#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jan 26 15:02:37 2024
# Process ID: 10696
# Current directory: C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15048 C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.xpr
# Log file: C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/vivado.log
# Journal file: C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/fossu/Desktop/IC_contest/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.008 ; gain = 217.867
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'kernel_sel' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:56]
WARNING: [VRFC 10-3380] identifier 'curr_state_layer0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:58]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:60]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:61]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:63]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:64]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:66]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/testfixture/PAT" to the wave window because it has 81920 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testfixture/L0_EXP0" to the wave window because it has 81920 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testfixture/L0_EXP1" to the wave window because it has 81920 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testfixture/L0_MEM0" to the wave window because it has 81920 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/testfixture/L0_MEM1" to the wave window because it has 81920 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1578.031 ; gain = 82.367
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194970 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'FR2P' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.734 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194970 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/busy}} {{/testfixture/u_CONV/curr_state_control}} {{/testfixture/u_CONV/next_state_control}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194970 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'FR2P' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.129 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194970 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/curr_state_layer1}} {{/testfixture/u_CONV/next_state_layer1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194970 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'FR2P' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.129 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1638.129 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.129 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/curr_state_layer1}} {{/testfixture/u_CONV/next_state_layer1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/pixel_column}} {{/testfixture/u_CONV/pixel_row}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/row_layer1}} {{/testfixture/u_CONV/column_layer1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/matrix_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/row_pos_layer1}} {{/testfixture/u_CONV/column_pos_layer1}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.129 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'FR2P' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.129 ; gain = 0.000
run all
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/cwr}} {{/testfixture/u_CONV/caddr_wr}} {{/testfixture/u_CONV/cdata_wr}} {{/testfixture/u_CONV/crd}} {{/testfixture/u_CONV/caddr_rd}} {{/testfixture/u_CONV/cdata_rd}} {{/testfixture/u_CONV/csel}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.129 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.211 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testfixture/u_CONV/max_num}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:109]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194980 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Layer 1 output was fail! 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3194980 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           0 is wrong!
               The output data is 00000, but the expected data is 04906 
Layer 1 (Max-pooling Output) with Kernel 1 be found           1 error !
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

FAIL!!!  There are           1 errors! in Layer 1 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3399740 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:103]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:104]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:105]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:106]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:107]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:108]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3399820 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3409690 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
save_wave_config {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg
set_property xsim.view C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg [get_filesets sim_1]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/L1_EXP1}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/L1_MEM0}} 
save_wave_config {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
save_wave_config {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_weight0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_bias0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp0.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer0_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer2_exp.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp1.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_sti.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/cnn_layer1_exp0.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/test_layer1.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.930 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3409690 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/u_CONV/curr_state_layer0}} {{/testfixture/u_CONV/next_state_layer0}} 
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/u_CONV/pixel_cnt}} 
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/u_CONV/flmm_sel}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3409690 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
current_wave_config {test_layer1.wcfg}
test_layer1.wcfg
add_wave {{/testfixture/u_CONV/curr_state_layer2}} {{/testfixture/u_CONV/next_state_layer2}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3409690 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3400380 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3410090 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'LYR2' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:125]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:127]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:129]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:133]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:135]
WARNING: [VRFC 10-3380] identifier 'LYR2' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          48 is wrong!
               The output data is 00000, but the expected data is 00124 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          80 is wrong!
               The output data is 00000, but the expected data is 06c25 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          82 is wrong!
               The output data is 00000, but the expected data is 0171e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          86 is wrong!
               The output data is 00000, but the expected data is 074b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         112 is wrong!
               The output data is 00000, but the expected data is 04498 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         116 is wrong!
               The output data is 00000, but the expected data is 008a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         118 is wrong!
               The output data is 00000, but the expected data is 05776 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         142 is wrong!
               The output data is 00000, but the expected data is 02f50 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         144 is wrong!
               The output data is 00000, but the expected data is 0172d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         148 is wrong!
               The output data is 00000, but the expected data is 005ec 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         150 is wrong!
               The output data is 00000, but the expected data is 007fa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         174 is wrong!
               The output data is 00000, but the expected data is 0975e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         176 is wrong!
               The output data is 00000, but the expected data is 0293f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         180 is wrong!
               The output data is 00000, but the expected data is 006b7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         182 is wrong!
               The output data is 00000, but the expected data is 002e7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         206 is wrong!
               The output data is 00000, but the expected data is 04383 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         208 is wrong!
               The output data is 00000, but the expected data is 020e4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         212 is wrong!
               The output data is 00000, but the expected data is 007a9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         214 is wrong!
               The output data is 00000, but the expected data is 0049b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         238 is wrong!
               The output data is 00000, but the expected data is 019c3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         240 is wrong!
               The output data is 00000, but the expected data is 0112b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         244 is wrong!
               The output data is 00000, but the expected data is 00dae 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         270 is wrong!
               The output data is 00000, but the expected data is 02114 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         272 is wrong!
               The output data is 00000, but the expected data is 00e34 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         276 is wrong!
               The output data is 00000, but the expected data is 015fd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         278 is wrong!
               The output data is 00000, but the expected data is 0004a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         302 is wrong!
               The output data is 00000, but the expected data is 01e90 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         304 is wrong!
               The output data is 00000, but the expected data is 002f1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         306 is wrong!
               The output data is 00000, but the expected data is 00cfd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         308 is wrong!
               The output data is 00000, but the expected data is 01f7c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         310 is wrong!
               The output data is 00000, but the expected data is 00183 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         334 is wrong!
               The output data is 00000, but the expected data is 011ee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         340 is wrong!
               The output data is 00000, but the expected data is 01df1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         364 is wrong!
               The output data is 00000, but the expected data is 05a43 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         366 is wrong!
               The output data is 00000, but the expected data is 01325 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         368 is wrong!
               The output data is 00000, but the expected data is 00142 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         370 is wrong!
               The output data is 00000, but the expected data is 00979 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         372 is wrong!
               The output data is 00000, but the expected data is 01aef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         374 is wrong!
               The output data is 00000, but the expected data is 00474 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         394 is wrong!
               The output data is 00000, but the expected data is 00f08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         396 is wrong!
               The output data is 00000, but the expected data is 0288d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         398 is wrong!
               The output data is 00000, but the expected data is 01d1f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         400 is wrong!
               The output data is 00000, but the expected data is 00b68 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         402 is wrong!
               The output data is 00000, but the expected data is 00dee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         404 is wrong!
               The output data is 00000, but the expected data is 025f9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         406 is wrong!
               The output data is 00000, but the expected data is 00a55 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         428 is wrong!
               The output data is 00000, but the expected data is 008cf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         430 is wrong!
               The output data is 00000, but the expected data is 01a14 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         434 is wrong!
               The output data is 00000, but the expected data is 019f3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         436 is wrong!
               The output data is 00000, but the expected data is 03a81 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         438 is wrong!
               The output data is 00000, but the expected data is 00d79 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         460 is wrong!
               The output data is 00000, but the expected data is 0022d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         462 is wrong!
               The output data is 00000, but the expected data is 00457 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         466 is wrong!
               The output data is 00000, but the expected data is 02bf7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         468 is wrong!
               The output data is 00000, but the expected data is 02dbf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         470 is wrong!
               The output data is 00000, but the expected data is 00730 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         498 is wrong!
               The output data is 00000, but the expected data is 02b0a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         500 is wrong!
               The output data is 00000, but the expected data is 007c1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         502 is wrong!
               The output data is 00000, but the expected data is 01161 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         530 is wrong!
               The output data is 00000, but the expected data is 01802 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         532 is wrong!
               The output data is 00000, but the expected data is 00e07 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         534 is wrong!
               The output data is 00000, but the expected data is 0103c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         556 is wrong!
               The output data is 00000, but the expected data is 010b3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         558 is wrong!
               The output data is 00000, but the expected data is 00e92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         562 is wrong!
               The output data is 00000, but the expected data is 01e0e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         564 is wrong!
               The output data is 00000, but the expected data is 00558 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         566 is wrong!
               The output data is 00000, but the expected data is 0021f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         588 is wrong!
               The output data is 00000, but the expected data is 000a7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         590 is wrong!
               The output data is 00000, but the expected data is 01c7e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         596 is wrong!
               The output data is 00000, but the expected data is 0083e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         598 is wrong!
               The output data is 00000, but the expected data is 00264 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         622 is wrong!
               The output data is 00000, but the expected data is 003b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         628 is wrong!
               The output data is 00000, but the expected data is 004d8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         630 is wrong!
               The output data is 00000, but the expected data is 00595 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         654 is wrong!
               The output data is 00000, but the expected data is 006fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         658 is wrong!
               The output data is 00000, but the expected data is 00150 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         660 is wrong!
               The output data is 00000, but the expected data is 0116d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         662 is wrong!
               The output data is 00000, but the expected data is 00cbd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         686 is wrong!
               The output data is 00000, but the expected data is 002bc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         690 is wrong!
               The output data is 00000, but the expected data is 00712 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         694 is wrong!
               The output data is 00000, but the expected data is 0121b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         718 is wrong!
               The output data is 00000, but the expected data is 01d92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         722 is wrong!
               The output data is 00000, but the expected data is 00374 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         724 is wrong!
               The output data is 00000, but the expected data is 00198 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         726 is wrong!
               The output data is 00000, but the expected data is 0133d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         750 is wrong!
               The output data is 00000, but the expected data is 022dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         754 is wrong!
               The output data is 00000, but the expected data is 00617 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         756 is wrong!
               The output data is 00000, but the expected data is 00869 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         758 is wrong!
               The output data is 00000, but the expected data is 01529 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         782 is wrong!
               The output data is 00000, but the expected data is 00ce1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         786 is wrong!
               The output data is 00000, but the expected data is 007c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         788 is wrong!
               The output data is 00000, but the expected data is 00f4b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         790 is wrong!
               The output data is 00000, but the expected data is 01ee3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         814 is wrong!
               The output data is 00000, but the expected data is 018f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         816 is wrong!
               The output data is 00000, but the expected data is 00805 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         818 is wrong!
               The output data is 00000, but the expected data is 0078a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         820 is wrong!
               The output data is 00000, but the expected data is 00fe1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         822 is wrong!
               The output data is 00000, but the expected data is 0233e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         846 is wrong!
               The output data is 00000, but the expected data is 00c46 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         848 is wrong!
               The output data is 00000, but the expected data is 00b03 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         850 is wrong!
               The output data is 00000, but the expected data is 0096c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         852 is wrong!
               The output data is 00000, but the expected data is 0095e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         854 is wrong!
               The output data is 00000, but the expected data is 01f9d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         880 is wrong!
               The output data is 00000, but the expected data is 00b13 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         882 is wrong!
               The output data is 00000, but the expected data is 008ea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         884 is wrong!
               The output data is 00000, but the expected data is 00f15 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         886 is wrong!
               The output data is 00000, but the expected data is 01cbc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         912 is wrong!
               The output data is 00000, but the expected data is 00d49 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         914 is wrong!
               The output data is 00000, but the expected data is 00c7c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         916 is wrong!
               The output data is 00000, but the expected data is 00e0b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         918 is wrong!
               The output data is 00000, but the expected data is 01829 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         944 is wrong!
               The output data is 00000, but the expected data is 015d0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         946 is wrong!
               The output data is 00000, but the expected data is 0132b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         948 is wrong!
               The output data is 00000, but the expected data is 01e62 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         950 is wrong!
               The output data is 00000, but the expected data is 005a8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         976 is wrong!
               The output data is 00000, but the expected data is 0133b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         978 is wrong!
               The output data is 00000, but the expected data is 016b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         980 is wrong!
               The output data is 00000, but the expected data is 00d3a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         984 is wrong!
               The output data is 00000, but the expected data is 0014a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         992 is wrong!
               The output data is 00000, but the expected data is 0898e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         994 is wrong!
               The output data is 00000, but the expected data is 092e8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         996 is wrong!
               The output data is 00000, but the expected data is 09824 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         998 is wrong!
               The output data is 00000, but the expected data is 09c5c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1000 is wrong!
               The output data is 00000, but the expected data is 09f72 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1002 is wrong!
               The output data is 00000, but the expected data is 0a253 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1004 is wrong!
               The output data is 00000, but the expected data is 0a49e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1006 is wrong!
               The output data is 00000, but the expected data is 0a431 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1008 is wrong!
               The output data is 00000, but the expected data is 08cb3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1010 is wrong!
               The output data is 00000, but the expected data is 05014 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1012 is wrong!
               The output data is 00000, but the expected data is 0562f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1014 is wrong!
               The output data is 00000, but the expected data is 045c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1016 is wrong!
               The output data is 00000, but the expected data is 04af6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1018 is wrong!
               The output data is 00000, but the expected data is 09888 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1020 is wrong!
               The output data is 00000, but the expected data is 0982b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1022 is wrong!
               The output data is 00000, but the expected data is 095d6 
Layer 1 (Max-pooling Output) with Kernel 0 be found         135 error !
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           1 is wrong!
               The output data is 00000, but the expected data is 05080 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           3 is wrong!
               The output data is 00000, but the expected data is 06094 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           5 is wrong!
               The output data is 00000, but the expected data is 0669b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           7 is wrong!
               The output data is 00000, but the expected data is 06ada 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           9 is wrong!
               The output data is 00000, but the expected data is 06e89 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          11 is wrong!
               The output data is 00000, but the expected data is 07233 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          13 is wrong!
               The output data is 00000, but the expected data is 07490 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          15 is wrong!
               The output data is 00000, but the expected data is 075c1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          17 is wrong!
               The output data is 00000, but the expected data is 0759e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          19 is wrong!
               The output data is 00000, but the expected data is 073cd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          21 is wrong!
               The output data is 00000, but the expected data is 06ff7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          23 is wrong!
               The output data is 00000, but the expected data is 06d12 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          25 is wrong!
               The output data is 00000, but the expected data is 0694d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          27 is wrong!
               The output data is 00000, but the expected data is 063ff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          29 is wrong!
               The output data is 00000, but the expected data is 05e94 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          31 is wrong!
               The output data is 00000, but the expected data is 05698 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          33 is wrong!
               The output data is 00000, but the expected data is 02934 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          35 is wrong!
               The output data is 00000, but the expected data is 0358c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          37 is wrong!
               The output data is 00000, but the expected data is 039f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          39 is wrong!
               The output data is 00000, but the expected data is 03de9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          41 is wrong!
               The output data is 00000, but the expected data is 040a4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          43 is wrong!
               The output data is 00000, but the expected data is 04433 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          45 is wrong!
               The output data is 00000, but the expected data is 04612 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          47 is wrong!
               The output data is 00000, but the expected data is 047c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          49 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          51 is wrong!
               The output data is 00000, but the expected data is 0455b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          53 is wrong!
               The output data is 00000, but the expected data is 042bb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          55 is wrong!
               The output data is 00000, but the expected data is 03f98 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          57 is wrong!
               The output data is 00000, but the expected data is 03cc7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          59 is wrong!
               The output data is 00000, but the expected data is 038dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          61 is wrong!
               The output data is 00000, but the expected data is 0343c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          63 is wrong!
               The output data is 00000, but the expected data is 02e0a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          65 is wrong!
               The output data is 00000, but the expected data is 029cb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          67 is wrong!
               The output data is 00000, but the expected data is 0359a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          69 is wrong!
               The output data is 00000, but the expected data is 03ab1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          71 is wrong!
               The output data is 00000, but the expected data is 03e02 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          73 is wrong!
               The output data is 00000, but the expected data is 0419f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          75 is wrong!
               The output data is 00000, but the expected data is 044b6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          77 is wrong!
               The output data is 00000, but the expected data is 04748 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          79 is wrong!
               The output data is 00000, but the expected data is 046dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          81 is wrong!
               The output data is 00000, but the expected data is 00fdb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          83 is wrong!
               The output data is 00000, but the expected data is 04623 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          85 is wrong!
               The output data is 00000, but the expected data is 0305c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          87 is wrong!
               The output data is 00000, but the expected data is 03fba 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          89 is wrong!
               The output data is 00000, but the expected data is 03d88 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          91 is wrong!
               The output data is 00000, but the expected data is 03915 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          93 is wrong!
               The output data is 00000, but the expected data is 033e1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          95 is wrong!
               The output data is 00000, but the expected data is 02e37 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          97 is wrong!
               The output data is 00000, but the expected data is 02a6b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          99 is wrong!
               The output data is 00000, but the expected data is 0353b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         101 is wrong!
               The output data is 00000, but the expected data is 03aff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         103 is wrong!
               The output data is 00000, but the expected data is 03f69 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         105 is wrong!
               The output data is 00000, but the expected data is 0421b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         107 is wrong!
               The output data is 00000, but the expected data is 04541 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         109 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         111 is wrong!
               The output data is 00000, but the expected data is 04889 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         115 is wrong!
               The output data is 00000, but the expected data is 0455d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         117 is wrong!
               The output data is 00000, but the expected data is 01aee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         119 is wrong!
               The output data is 00000, but the expected data is 03611 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         121 is wrong!
               The output data is 00000, but the expected data is 03d44 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         123 is wrong!
               The output data is 00000, but the expected data is 03999 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         125 is wrong!
               The output data is 00000, but the expected data is 033eb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         127 is wrong!
               The output data is 00000, but the expected data is 02ef1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         129 is wrong!
               The output data is 00000, but the expected data is 02a47 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         131 is wrong!
               The output data is 00000, but the expected data is 0359a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         133 is wrong!
               The output data is 00000, but the expected data is 03aff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         135 is wrong!
               The output data is 00000, but the expected data is 03f77 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         137 is wrong!
               The output data is 00000, but the expected data is 042d8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         139 is wrong!
               The output data is 00000, but the expected data is 045a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         141 is wrong!
               The output data is 00000, but the expected data is 047b5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         143 is wrong!
               The output data is 00000, but the expected data is 04798 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         147 is wrong!
               The output data is 00000, but the expected data is 046aa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         149 is wrong!
               The output data is 00000, but the expected data is 019be 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         151 is wrong!
               The output data is 00000, but the expected data is 02fea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         153 is wrong!
               The output data is 00000, but the expected data is 03ec6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         155 is wrong!
               The output data is 00000, but the expected data is 03a13 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         157 is wrong!
               The output data is 00000, but the expected data is 0348c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         159 is wrong!
               The output data is 00000, but the expected data is 02ee8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         161 is wrong!
               The output data is 00000, but the expected data is 02b35 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         163 is wrong!
               The output data is 00000, but the expected data is 035c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         165 is wrong!
               The output data is 00000, but the expected data is 03b31 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         167 is wrong!
               The output data is 00000, but the expected data is 03fc9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         169 is wrong!
               The output data is 00000, but the expected data is 042db 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         171 is wrong!
               The output data is 00000, but the expected data is 04566 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         173 is wrong!
               The output data is 00000, but the expected data is 045ec 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         175 is wrong!
               The output data is 00000, but the expected data is 01486 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         179 is wrong!
               The output data is 00000, but the expected data is 04685 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         181 is wrong!
               The output data is 00000, but the expected data is 0190c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         183 is wrong!
               The output data is 00000, but the expected data is 0298f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         185 is wrong!
               The output data is 00000, but the expected data is 03f28 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         187 is wrong!
               The output data is 00000, but the expected data is 03ad7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         189 is wrong!
               The output data is 00000, but the expected data is 03580 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         191 is wrong!
               The output data is 00000, but the expected data is 02eb1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         193 is wrong!
               The output data is 00000, but the expected data is 02bb9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         195 is wrong!
               The output data is 00000, but the expected data is 036a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         197 is wrong!
               The output data is 00000, but the expected data is 03c83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         199 is wrong!
               The output data is 00000, but the expected data is 040ba 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         201 is wrong!
               The output data is 00000, but the expected data is 042d1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         203 is wrong!
               The output data is 00000, but the expected data is 045fe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         205 is wrong!
               The output data is 00000, but the expected data is 045d2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         207 is wrong!
               The output data is 00000, but the expected data is 004f2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         209 is wrong!
               The output data is 00000, but the expected data is 003f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         211 is wrong!
               The output data is 00000, but the expected data is 041e8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         213 is wrong!
               The output data is 00000, but the expected data is 01bad 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         215 is wrong!
               The output data is 00000, but the expected data is 0275e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         217 is wrong!
               The output data is 00000, but the expected data is 03f08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         219 is wrong!
               The output data is 00000, but the expected data is 03aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         221 is wrong!
               The output data is 00000, but the expected data is 03639 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         223 is wrong!
               The output data is 00000, but the expected data is 02fcf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         225 is wrong!
               The output data is 00000, but the expected data is 02baa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         227 is wrong!
               The output data is 00000, but the expected data is 037a7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         229 is wrong!
               The output data is 00000, but the expected data is 03cb0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         231 is wrong!
               The output data is 00000, but the expected data is 04132 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         233 is wrong!
               The output data is 00000, but the expected data is 04439 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         235 is wrong!
               The output data is 00000, but the expected data is 04626 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         237 is wrong!
               The output data is 00000, but the expected data is 0480f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         239 is wrong!
               The output data is 00000, but the expected data is 00369 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         241 is wrong!
               The output data is 00000, but the expected data is 00b57 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         243 is wrong!
               The output data is 00000, but the expected data is 03830 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         245 is wrong!
               The output data is 00000, but the expected data is 01dd0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         247 is wrong!
               The output data is 00000, but the expected data is 0259c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         249 is wrong!
               The output data is 00000, but the expected data is 03fd3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         251 is wrong!
               The output data is 00000, but the expected data is 03b1b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         253 is wrong!
               The output data is 00000, but the expected data is 036d4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         255 is wrong!
               The output data is 00000, but the expected data is 03152 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         257 is wrong!
               The output data is 00000, but the expected data is 02c42 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         259 is wrong!
               The output data is 00000, but the expected data is 037bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         261 is wrong!
               The output data is 00000, but the expected data is 03d27 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         263 is wrong!
               The output data is 00000, but the expected data is 041c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         265 is wrong!
               The output data is 00000, but the expected data is 04507 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         267 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         269 is wrong!
               The output data is 00000, but the expected data is 04798 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         273 is wrong!
               The output data is 00000, but the expected data is 010b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         275 is wrong!
               The output data is 00000, but the expected data is 025ea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         277 is wrong!
               The output data is 00000, but the expected data is 01aca 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         279 is wrong!
               The output data is 00000, but the expected data is 01fb8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         281 is wrong!
               The output data is 00000, but the expected data is 03fcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         283 is wrong!
               The output data is 00000, but the expected data is 03bf7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         285 is wrong!
               The output data is 00000, but the expected data is 036a5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         287 is wrong!
               The output data is 00000, but the expected data is 03153 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         289 is wrong!
               The output data is 00000, but the expected data is 02c56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         291 is wrong!
               The output data is 00000, but the expected data is 0386a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         293 is wrong!
               The output data is 00000, but the expected data is 03d2f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         295 is wrong!
               The output data is 00000, but the expected data is 041d3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         297 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         299 is wrong!
               The output data is 00000, but the expected data is 047b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         301 is wrong!
               The output data is 00000, but the expected data is 047bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         305 is wrong!
               The output data is 00000, but the expected data is 00cb0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         307 is wrong!
               The output data is 00000, but the expected data is 018af 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         309 is wrong!
               The output data is 00000, but the expected data is 01267 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         311 is wrong!
               The output data is 00000, but the expected data is 0177c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         313 is wrong!
               The output data is 00000, but the expected data is 03f28 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         315 is wrong!
               The output data is 00000, but the expected data is 03c07 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         317 is wrong!
               The output data is 00000, but the expected data is 03646 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         319 is wrong!
               The output data is 00000, but the expected data is 031b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         321 is wrong!
               The output data is 00000, but the expected data is 02ca2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         323 is wrong!
               The output data is 00000, but the expected data is 037df 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         325 is wrong!
               The output data is 00000, but the expected data is 03d12 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         327 is wrong!
               The output data is 00000, but the expected data is 04200 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         329 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         331 is wrong!
               The output data is 00000, but the expected data is 0481f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         333 is wrong!
               The output data is 00000, but the expected data is 04841 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         337 is wrong!
               The output data is 00000, but the expected data is 00cc3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         339 is wrong!
               The output data is 00000, but the expected data is 012f0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         341 is wrong!
               The output data is 00000, but the expected data is 01017 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         343 is wrong!
               The output data is 00000, but the expected data is 018a4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         345 is wrong!
               The output data is 00000, but the expected data is 03e45 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         347 is wrong!
               The output data is 00000, but the expected data is 03b63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         349 is wrong!
               The output data is 00000, but the expected data is 03658 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         351 is wrong!
               The output data is 00000, but the expected data is 03261 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         353 is wrong!
               The output data is 00000, but the expected data is 02ccf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         355 is wrong!
               The output data is 00000, but the expected data is 03761 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         357 is wrong!
               The output data is 00000, but the expected data is 03d56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         359 is wrong!
               The output data is 00000, but the expected data is 041c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         361 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         363 is wrong!
               The output data is 00000, but the expected data is 0298c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         365 is wrong!
               The output data is 00000, but the expected data is 04834 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         369 is wrong!
               The output data is 00000, but the expected data is 0088c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         371 is wrong!
               The output data is 00000, but the expected data is 010b9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         373 is wrong!
               The output data is 00000, but the expected data is 00b21 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         375 is wrong!
               The output data is 00000, but the expected data is 02174 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         377 is wrong!
               The output data is 00000, but the expected data is 03e10 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         379 is wrong!
               The output data is 00000, but the expected data is 03bcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         381 is wrong!
               The output data is 00000, but the expected data is 03639 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         383 is wrong!
               The output data is 00000, but the expected data is 031c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         385 is wrong!
               The output data is 00000, but the expected data is 02ca8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         387 is wrong!
               The output data is 00000, but the expected data is 03750 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         389 is wrong!
               The output data is 00000, but the expected data is 03cda 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         391 is wrong!
               The output data is 00000, but the expected data is 04139 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         393 is wrong!
               The output data is 00000, but the expected data is 044da 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         395 is wrong!
               The output data is 00000, but the expected data is 0180a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         397 is wrong!
               The output data is 00000, but the expected data is 04626 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         399 is wrong!
               The output data is 00000, but the expected data is 004d9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         401 is wrong!
               The output data is 00000, but the expected data is 00113 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         403 is wrong!
               The output data is 00000, but the expected data is 00b74 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         405 is wrong!
               The output data is 00000, but the expected data is 006b7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         407 is wrong!
               The output data is 00000, but the expected data is 026bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         409 is wrong!
               The output data is 00000, but the expected data is 03e23 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         411 is wrong!
               The output data is 00000, but the expected data is 03ba8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         413 is wrong!
               The output data is 00000, but the expected data is 03672 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         415 is wrong!
               The output data is 00000, but the expected data is 03045 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         417 is wrong!
               The output data is 00000, but the expected data is 02c2e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         419 is wrong!
               The output data is 00000, but the expected data is 036a5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         421 is wrong!
               The output data is 00000, but the expected data is 03c42 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         423 is wrong!
               The output data is 00000, but the expected data is 040ab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         425 is wrong!
               The output data is 00000, but the expected data is 044ab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         427 is wrong!
               The output data is 00000, but the expected data is 01343 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         429 is wrong!
               The output data is 00000, but the expected data is 03bdc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         431 is wrong!
               The output data is 00000, but the expected data is 00ac3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         433 is wrong!
               The output data is 00000, but the expected data is 00599 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         439 is wrong!
               The output data is 00000, but the expected data is 02947 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         441 is wrong!
               The output data is 00000, but the expected data is 03dc2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         443 is wrong!
               The output data is 00000, but the expected data is 03a0c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         445 is wrong!
               The output data is 00000, but the expected data is 03562 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         447 is wrong!
               The output data is 00000, but the expected data is 03011 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         449 is wrong!
               The output data is 00000, but the expected data is 02b23 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         451 is wrong!
               The output data is 00000, but the expected data is 0365b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         453 is wrong!
               The output data is 00000, but the expected data is 03b63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         455 is wrong!
               The output data is 00000, but the expected data is 03f48 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         457 is wrong!
               The output data is 00000, but the expected data is 04373 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         459 is wrong!
               The output data is 00000, but the expected data is 020fe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         461 is wrong!
               The output data is 00000, but the expected data is 02624 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         463 is wrong!
               The output data is 00000, but the expected data is 00ed6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         465 is wrong!
               The output data is 00000, but the expected data is 002c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         471 is wrong!
               The output data is 00000, but the expected data is 02962 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         473 is wrong!
               The output data is 00000, but the expected data is 03d56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         475 is wrong!
               The output data is 00000, but the expected data is 03996 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         477 is wrong!
               The output data is 00000, but the expected data is 033f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         479 is wrong!
               The output data is 00000, but the expected data is 02e3d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         481 is wrong!
               The output data is 00000, but the expected data is 02ab1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         483 is wrong!
               The output data is 00000, but the expected data is 0358a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         485 is wrong!
               The output data is 00000, but the expected data is 03aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         487 is wrong!
               The output data is 00000, but the expected data is 03e6c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         489 is wrong!
               The output data is 00000, but the expected data is 041f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         491 is wrong!
               The output data is 00000, but the expected data is 031d0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         493 is wrong!
               The output data is 00000, but the expected data is 01be2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         495 is wrong!
               The output data is 00000, but the expected data is 011df 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         503 is wrong!
               The output data is 00000, but the expected data is 0264e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         505 is wrong!
               The output data is 00000, but the expected data is 03bb4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         507 is wrong!
               The output data is 00000, but the expected data is 0386b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         509 is wrong!
               The output data is 00000, but the expected data is 0330f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         511 is wrong!
               The output data is 00000, but the expected data is 02d83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         513 is wrong!
               The output data is 00000, but the expected data is 029dc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         515 is wrong!
               The output data is 00000, but the expected data is 034fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         517 is wrong!
               The output data is 00000, but the expected data is 03aa1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         519 is wrong!
               The output data is 00000, but the expected data is 03e62 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         521 is wrong!
               The output data is 00000, but the expected data is 041c9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         523 is wrong!
               The output data is 00000, but the expected data is 04aa1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         527 is wrong!
               The output data is 00000, but the expected data is 021fa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         535 is wrong!
               The output data is 00000, but the expected data is 021c3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         537 is wrong!
               The output data is 00000, but the expected data is 03a37 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         539 is wrong!
               The output data is 00000, but the expected data is 037a8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         541 is wrong!
               The output data is 00000, but the expected data is 031fd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         543 is wrong!
               The output data is 00000, but the expected data is 02cdf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         545 is wrong!
               The output data is 00000, but the expected data is 02863 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         547 is wrong!
               The output data is 00000, but the expected data is 03432 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         549 is wrong!
               The output data is 00000, but the expected data is 039a0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         551 is wrong!
               The output data is 00000, but the expected data is 03db2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         553 is wrong!
               The output data is 00000, but the expected data is 04117 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         555 is wrong!
               The output data is 00000, but the expected data is 04627 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         559 is wrong!
               The output data is 00000, but the expected data is 02039 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         567 is wrong!
               The output data is 00000, but the expected data is 01ba0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         569 is wrong!
               The output data is 00000, but the expected data is 039eb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         571 is wrong!
               The output data is 00000, but the expected data is 03692 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         573 is wrong!
               The output data is 00000, but the expected data is 031db 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         575 is wrong!
               The output data is 00000, but the expected data is 02bcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         577 is wrong!
               The output data is 00000, but the expected data is 027b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         579 is wrong!
               The output data is 00000, but the expected data is 03196 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         581 is wrong!
               The output data is 00000, but the expected data is 03867 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         583 is wrong!
               The output data is 00000, but the expected data is 03b88 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         585 is wrong!
               The output data is 00000, but the expected data is 03fda 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         587 is wrong!
               The output data is 00000, but the expected data is 044f0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         599 is wrong!
               The output data is 00000, but the expected data is 00e8d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         601 is wrong!
               The output data is 00000, but the expected data is 0384d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         603 is wrong!
               The output data is 00000, but the expected data is 035b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         605 is wrong!
               The output data is 00000, but the expected data is 031f4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         607 is wrong!
               The output data is 00000, but the expected data is 02a4f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         609 is wrong!
               The output data is 00000, but the expected data is 0260e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         611 is wrong!
               The output data is 00000, but the expected data is 03091 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         613 is wrong!
               The output data is 00000, but the expected data is 0360d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         615 is wrong!
               The output data is 00000, but the expected data is 03b83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         617 is wrong!
               The output data is 00000, but the expected data is 03e09 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         619 is wrong!
               The output data is 00000, but the expected data is 03e08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         631 is wrong!
               The output data is 00000, but the expected data is 0093d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         633 is wrong!
               The output data is 00000, but the expected data is 0361f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         635 is wrong!
               The output data is 00000, but the expected data is 0348d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         637 is wrong!
               The output data is 00000, but the expected data is 02f4d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         639 is wrong!
               The output data is 00000, but the expected data is 02899 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         641 is wrong!
               The output data is 00000, but the expected data is 02489 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         643 is wrong!
               The output data is 00000, but the expected data is 02ebe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         645 is wrong!
               The output data is 00000, but the expected data is 034c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         647 is wrong!
               The output data is 00000, but the expected data is 03988 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         649 is wrong!
               The output data is 00000, but the expected data is 03d45 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         651 is wrong!
               The output data is 00000, but the expected data is 03bb8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         653 is wrong!
               The output data is 00000, but the expected data is 01d6f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         665 is wrong!
               The output data is 00000, but the expected data is 03482 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         667 is wrong!
               The output data is 00000, but the expected data is 0325c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         669 is wrong!
               The output data is 00000, but the expected data is 02dbc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         671 is wrong!
               The output data is 00000, but the expected data is 0276b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         673 is wrong!
               The output data is 00000, but the expected data is 0235a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         675 is wrong!
               The output data is 00000, but the expected data is 02cef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         677 is wrong!
               The output data is 00000, but the expected data is 033b3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         679 is wrong!
               The output data is 00000, but the expected data is 037a3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         681 is wrong!
               The output data is 00000, but the expected data is 03ae9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         683 is wrong!
               The output data is 00000, but the expected data is 03ad7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         685 is wrong!
               The output data is 00000, but the expected data is 0370f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         697 is wrong!
               The output data is 00000, but the expected data is 0338c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         699 is wrong!
               The output data is 00000, but the expected data is 0314d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         701 is wrong!
               The output data is 00000, but the expected data is 02c1d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         703 is wrong!
               The output data is 00000, but the expected data is 026c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         705 is wrong!
               The output data is 00000, but the expected data is 020a6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         707 is wrong!
               The output data is 00000, but the expected data is 02aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         709 is wrong!
               The output data is 00000, but the expected data is 030b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         711 is wrong!
               The output data is 00000, but the expected data is 0358e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         713 is wrong!
               The output data is 00000, but the expected data is 0395d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         715 is wrong!
               The output data is 00000, but the expected data is 03953 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         717 is wrong!
               The output data is 00000, but the expected data is 0371a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         729 is wrong!
               The output data is 00000, but the expected data is 030bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         731 is wrong!
               The output data is 00000, but the expected data is 02e96 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         733 is wrong!
               The output data is 00000, but the expected data is 029d9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         735 is wrong!
               The output data is 00000, but the expected data is 02479 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         737 is wrong!
               The output data is 00000, but the expected data is 01e87 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         739 is wrong!
               The output data is 00000, but the expected data is 0274c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         741 is wrong!
               The output data is 00000, but the expected data is 02df7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         743 is wrong!
               The output data is 00000, but the expected data is 0333e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         745 is wrong!
               The output data is 00000, but the expected data is 0368b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         747 is wrong!
               The output data is 00000, but the expected data is 0368c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         749 is wrong!
               The output data is 00000, but the expected data is 03327 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         761 is wrong!
               The output data is 00000, but the expected data is 02f41 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         763 is wrong!
               The output data is 00000, but the expected data is 02c94 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         765 is wrong!
               The output data is 00000, but the expected data is 02749 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         767 is wrong!
               The output data is 00000, but the expected data is 02235 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         769 is wrong!
               The output data is 00000, but the expected data is 01b5f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         771 is wrong!
               The output data is 00000, but the expected data is 02408 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         773 is wrong!
               The output data is 00000, but the expected data is 02a72 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         775 is wrong!
               The output data is 00000, but the expected data is 03011 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         777 is wrong!
               The output data is 00000, but the expected data is 033cf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         779 is wrong!
               The output data is 00000, but the expected data is 0352a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         781 is wrong!
               The output data is 00000, but the expected data is 0335b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         793 is wrong!
               The output data is 00000, but the expected data is 02c96 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         795 is wrong!
               The output data is 00000, but the expected data is 02a82 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         797 is wrong!
               The output data is 00000, but the expected data is 0241e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         799 is wrong!
               The output data is 00000, but the expected data is 01f95 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         801 is wrong!
               The output data is 00000, but the expected data is 0188a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         803 is wrong!
               The output data is 00000, but the expected data is 0219c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         805 is wrong!
               The output data is 00000, but the expected data is 026c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         807 is wrong!
               The output data is 00000, but the expected data is 02d31 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         809 is wrong!
               The output data is 00000, but the expected data is 03092 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         811 is wrong!
               The output data is 00000, but the expected data is 032f5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         813 is wrong!
               The output data is 00000, but the expected data is 02f22 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         825 is wrong!
               The output data is 00000, but the expected data is 02926 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         827 is wrong!
               The output data is 00000, but the expected data is 025bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         829 is wrong!
               The output data is 00000, but the expected data is 02128 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         831 is wrong!
               The output data is 00000, but the expected data is 01d47 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         833 is wrong!
               The output data is 00000, but the expected data is 0159c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         835 is wrong!
               The output data is 00000, but the expected data is 01ecd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         837 is wrong!
               The output data is 00000, but the expected data is 02483 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         839 is wrong!
               The output data is 00000, but the expected data is 028c9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         841 is wrong!
               The output data is 00000, but the expected data is 02dd8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         843 is wrong!
               The output data is 00000, but the expected data is 030a6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         845 is wrong!
               The output data is 00000, but the expected data is 02e29 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         857 is wrong!
               The output data is 00000, but the expected data is 02535 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         859 is wrong!
               The output data is 00000, but the expected data is 022ee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         861 is wrong!
               The output data is 00000, but the expected data is 01ccf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         863 is wrong!
               The output data is 00000, but the expected data is 018f2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         865 is wrong!
               The output data is 00000, but the expected data is 010f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         867 is wrong!
               The output data is 00000, but the expected data is 01c46 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         869 is wrong!
               The output data is 00000, but the expected data is 02219 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         871 is wrong!
               The output data is 00000, but the expected data is 025d6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         873 is wrong!
               The output data is 00000, but the expected data is 029c5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         875 is wrong!
               The output data is 00000, but the expected data is 02cad 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         877 is wrong!
               The output data is 00000, but the expected data is 02b71 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         889 is wrong!
               The output data is 00000, but the expected data is 020f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         891 is wrong!
               The output data is 00000, but the expected data is 01f06 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         893 is wrong!
               The output data is 00000, but the expected data is 01b00 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         895 is wrong!
               The output data is 00000, but the expected data is 01625 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         897 is wrong!
               The output data is 00000, but the expected data is 00e2d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         899 is wrong!
               The output data is 00000, but the expected data is 0183f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         901 is wrong!
               The output data is 00000, but the expected data is 01dbb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         903 is wrong!
               The output data is 00000, but the expected data is 022c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         905 is wrong!
               The output data is 00000, but the expected data is 026af 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         907 is wrong!
               The output data is 00000, but the expected data is 02889 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         909 is wrong!
               The output data is 00000, but the expected data is 02858 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         911 is wrong!
               The output data is 00000, but the expected data is 01fa7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         921 is wrong!
               The output data is 00000, but the expected data is 01d76 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         923 is wrong!
               The output data is 00000, but the expected data is 01c25 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         925 is wrong!
               The output data is 00000, but the expected data is 017b5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         927 is wrong!
               The output data is 00000, but the expected data is 01288 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         929 is wrong!
               The output data is 00000, but the expected data is 00a64 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         931 is wrong!
               The output data is 00000, but the expected data is 01511 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         933 is wrong!
               The output data is 00000, but the expected data is 01af7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         935 is wrong!
               The output data is 00000, but the expected data is 01f6c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         937 is wrong!
               The output data is 00000, but the expected data is 02317 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         939 is wrong!
               The output data is 00000, but the expected data is 02512 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         941 is wrong!
               The output data is 00000, but the expected data is 0245d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         943 is wrong!
               The output data is 00000, but the expected data is 024bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         953 is wrong!
               The output data is 00000, but the expected data is 0189b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         955 is wrong!
               The output data is 00000, but the expected data is 01813 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         957 is wrong!
               The output data is 00000, but the expected data is 01440 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         959 is wrong!
               The output data is 00000, but the expected data is 00f5d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         961 is wrong!
               The output data is 00000, but the expected data is 00673 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         963 is wrong!
               The output data is 00000, but the expected data is 010fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         965 is wrong!
               The output data is 00000, but the expected data is 016d7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         967 is wrong!
               The output data is 00000, but the expected data is 01a92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         969 is wrong!
               The output data is 00000, but the expected data is 01e63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         971 is wrong!
               The output data is 00000, but the expected data is 02102 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         973 is wrong!
               The output data is 00000, but the expected data is 02072 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         975 is wrong!
               The output data is 00000, but the expected data is 01e83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         985 is wrong!
               The output data is 00000, but the expected data is 01268 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         987 is wrong!
               The output data is 00000, but the expected data is 01350 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         989 is wrong!
               The output data is 00000, but the expected data is 00fef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         991 is wrong!
               The output data is 00000, but the expected data is 00b2a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         993 is wrong!
               The output data is 00000, but the expected data is 00342 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         995 is wrong!
               The output data is 00000, but the expected data is 00dbb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         997 is wrong!
               The output data is 00000, but the expected data is 01267 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         999 is wrong!
               The output data is 00000, but the expected data is 016bb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1001 is wrong!
               The output data is 00000, but the expected data is 01a48 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1003 is wrong!
               The output data is 00000, but the expected data is 01b57 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1005 is wrong!
               The output data is 00000, but the expected data is 01c99 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1007 is wrong!
               The output data is 00000, but the expected data is 0164c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1017 is wrong!
               The output data is 00000, but the expected data is 00431 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1019 is wrong!
               The output data is 00000, but the expected data is 00e32 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1021 is wrong!
               The output data is 00000, but the expected data is 00b90 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1023 is wrong!
               The output data is 00000, but the expected data is 00727 
Layer 1 (Max-pooling Output) with Kernel 1 be found         424 error !
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

FAIL!!!  There are         559 errors! in Layer 1 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'LYR2' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:125]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:127]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:129]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          48 is wrong!
               The output data is 00000, but the expected data is 00124 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          80 is wrong!
               The output data is 00000, but the expected data is 06c25 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          82 is wrong!
               The output data is 00000, but the expected data is 0171e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel          86 is wrong!
               The output data is 00000, but the expected data is 074b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         112 is wrong!
               The output data is 00000, but the expected data is 04498 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         116 is wrong!
               The output data is 00000, but the expected data is 008a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         118 is wrong!
               The output data is 00000, but the expected data is 05776 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         142 is wrong!
               The output data is 00000, but the expected data is 02f50 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         144 is wrong!
               The output data is 00000, but the expected data is 0172d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         148 is wrong!
               The output data is 00000, but the expected data is 005ec 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         150 is wrong!
               The output data is 00000, but the expected data is 007fa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         174 is wrong!
               The output data is 00000, but the expected data is 0975e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         176 is wrong!
               The output data is 00000, but the expected data is 0293f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         180 is wrong!
               The output data is 00000, but the expected data is 006b7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         182 is wrong!
               The output data is 00000, but the expected data is 002e7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         206 is wrong!
               The output data is 00000, but the expected data is 04383 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         208 is wrong!
               The output data is 00000, but the expected data is 020e4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         212 is wrong!
               The output data is 00000, but the expected data is 007a9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         214 is wrong!
               The output data is 00000, but the expected data is 0049b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         238 is wrong!
               The output data is 00000, but the expected data is 019c3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         240 is wrong!
               The output data is 00000, but the expected data is 0112b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         244 is wrong!
               The output data is 00000, but the expected data is 00dae 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         270 is wrong!
               The output data is 00000, but the expected data is 02114 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         272 is wrong!
               The output data is 00000, but the expected data is 00e34 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         276 is wrong!
               The output data is 00000, but the expected data is 015fd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         278 is wrong!
               The output data is 00000, but the expected data is 0004a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         302 is wrong!
               The output data is 00000, but the expected data is 01e90 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         304 is wrong!
               The output data is 00000, but the expected data is 002f1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         306 is wrong!
               The output data is 00000, but the expected data is 00cfd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         308 is wrong!
               The output data is 00000, but the expected data is 01f7c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         310 is wrong!
               The output data is 00000, but the expected data is 00183 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         334 is wrong!
               The output data is 00000, but the expected data is 011ee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         340 is wrong!
               The output data is 00000, but the expected data is 01df1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         364 is wrong!
               The output data is 00000, but the expected data is 05a43 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         366 is wrong!
               The output data is 00000, but the expected data is 01325 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         368 is wrong!
               The output data is 00000, but the expected data is 00142 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         370 is wrong!
               The output data is 00000, but the expected data is 00979 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         372 is wrong!
               The output data is 00000, but the expected data is 01aef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         374 is wrong!
               The output data is 00000, but the expected data is 00474 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         394 is wrong!
               The output data is 00000, but the expected data is 00f08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         396 is wrong!
               The output data is 00000, but the expected data is 0288d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         398 is wrong!
               The output data is 00000, but the expected data is 01d1f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         400 is wrong!
               The output data is 00000, but the expected data is 00b68 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         402 is wrong!
               The output data is 00000, but the expected data is 00dee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         404 is wrong!
               The output data is 00000, but the expected data is 025f9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         406 is wrong!
               The output data is 00000, but the expected data is 00a55 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         428 is wrong!
               The output data is 00000, but the expected data is 008cf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         430 is wrong!
               The output data is 00000, but the expected data is 01a14 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         434 is wrong!
               The output data is 00000, but the expected data is 019f3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         436 is wrong!
               The output data is 00000, but the expected data is 03a81 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         438 is wrong!
               The output data is 00000, but the expected data is 00d79 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         460 is wrong!
               The output data is 00000, but the expected data is 0022d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         462 is wrong!
               The output data is 00000, but the expected data is 00457 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         466 is wrong!
               The output data is 00000, but the expected data is 02bf7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         468 is wrong!
               The output data is 00000, but the expected data is 02dbf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         470 is wrong!
               The output data is 00000, but the expected data is 00730 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         498 is wrong!
               The output data is 00000, but the expected data is 02b0a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         500 is wrong!
               The output data is 00000, but the expected data is 007c1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         502 is wrong!
               The output data is 00000, but the expected data is 01161 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         530 is wrong!
               The output data is 00000, but the expected data is 01802 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         532 is wrong!
               The output data is 00000, but the expected data is 00e07 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         534 is wrong!
               The output data is 00000, but the expected data is 0103c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         556 is wrong!
               The output data is 00000, but the expected data is 010b3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         558 is wrong!
               The output data is 00000, but the expected data is 00e92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         562 is wrong!
               The output data is 00000, but the expected data is 01e0e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         564 is wrong!
               The output data is 00000, but the expected data is 00558 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         566 is wrong!
               The output data is 00000, but the expected data is 0021f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         588 is wrong!
               The output data is 00000, but the expected data is 000a7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         590 is wrong!
               The output data is 00000, but the expected data is 01c7e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         596 is wrong!
               The output data is 00000, but the expected data is 0083e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         598 is wrong!
               The output data is 00000, but the expected data is 00264 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         622 is wrong!
               The output data is 00000, but the expected data is 003b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         628 is wrong!
               The output data is 00000, but the expected data is 004d8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         630 is wrong!
               The output data is 00000, but the expected data is 00595 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         654 is wrong!
               The output data is 00000, but the expected data is 006fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         658 is wrong!
               The output data is 00000, but the expected data is 00150 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         660 is wrong!
               The output data is 00000, but the expected data is 0116d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         662 is wrong!
               The output data is 00000, but the expected data is 00cbd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         686 is wrong!
               The output data is 00000, but the expected data is 002bc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         690 is wrong!
               The output data is 00000, but the expected data is 00712 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         694 is wrong!
               The output data is 00000, but the expected data is 0121b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         718 is wrong!
               The output data is 00000, but the expected data is 01d92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         722 is wrong!
               The output data is 00000, but the expected data is 00374 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         724 is wrong!
               The output data is 00000, but the expected data is 00198 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         726 is wrong!
               The output data is 00000, but the expected data is 0133d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         750 is wrong!
               The output data is 00000, but the expected data is 022dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         754 is wrong!
               The output data is 00000, but the expected data is 00617 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         756 is wrong!
               The output data is 00000, but the expected data is 00869 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         758 is wrong!
               The output data is 00000, but the expected data is 01529 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         782 is wrong!
               The output data is 00000, but the expected data is 00ce1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         786 is wrong!
               The output data is 00000, but the expected data is 007c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         788 is wrong!
               The output data is 00000, but the expected data is 00f4b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         790 is wrong!
               The output data is 00000, but the expected data is 01ee3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         814 is wrong!
               The output data is 00000, but the expected data is 018f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         816 is wrong!
               The output data is 00000, but the expected data is 00805 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         818 is wrong!
               The output data is 00000, but the expected data is 0078a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         820 is wrong!
               The output data is 00000, but the expected data is 00fe1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         822 is wrong!
               The output data is 00000, but the expected data is 0233e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         846 is wrong!
               The output data is 00000, but the expected data is 00c46 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         848 is wrong!
               The output data is 00000, but the expected data is 00b03 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         850 is wrong!
               The output data is 00000, but the expected data is 0096c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         852 is wrong!
               The output data is 00000, but the expected data is 0095e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         854 is wrong!
               The output data is 00000, but the expected data is 01f9d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         880 is wrong!
               The output data is 00000, but the expected data is 00b13 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         882 is wrong!
               The output data is 00000, but the expected data is 008ea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         884 is wrong!
               The output data is 00000, but the expected data is 00f15 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         886 is wrong!
               The output data is 00000, but the expected data is 01cbc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         912 is wrong!
               The output data is 00000, but the expected data is 00d49 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         914 is wrong!
               The output data is 00000, but the expected data is 00c7c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         916 is wrong!
               The output data is 00000, but the expected data is 00e0b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         918 is wrong!
               The output data is 00000, but the expected data is 01829 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         944 is wrong!
               The output data is 00000, but the expected data is 015d0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         946 is wrong!
               The output data is 00000, but the expected data is 0132b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         948 is wrong!
               The output data is 00000, but the expected data is 01e62 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         950 is wrong!
               The output data is 00000, but the expected data is 005a8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         976 is wrong!
               The output data is 00000, but the expected data is 0133b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         978 is wrong!
               The output data is 00000, but the expected data is 016b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         980 is wrong!
               The output data is 00000, but the expected data is 00d3a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         984 is wrong!
               The output data is 00000, but the expected data is 0014a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         992 is wrong!
               The output data is 00000, but the expected data is 0898e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         994 is wrong!
               The output data is 00000, but the expected data is 092e8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         996 is wrong!
               The output data is 00000, but the expected data is 09824 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel         998 is wrong!
               The output data is 00000, but the expected data is 09c5c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1000 is wrong!
               The output data is 00000, but the expected data is 09f72 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1002 is wrong!
               The output data is 00000, but the expected data is 0a253 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1004 is wrong!
               The output data is 00000, but the expected data is 0a49e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1006 is wrong!
               The output data is 00000, but the expected data is 0a431 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1008 is wrong!
               The output data is 00000, but the expected data is 08cb3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1010 is wrong!
               The output data is 00000, but the expected data is 05014 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1012 is wrong!
               The output data is 00000, but the expected data is 0562f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1014 is wrong!
               The output data is 00000, but the expected data is 045c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1016 is wrong!
               The output data is 00000, but the expected data is 04af6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1018 is wrong!
               The output data is 00000, but the expected data is 09888 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1020 is wrong!
               The output data is 00000, but the expected data is 0982b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 0 , Pixel        1022 is wrong!
               The output data is 00000, but the expected data is 095d6 
Layer 1 (Max-pooling Output) with Kernel 0 be found         135 error !
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           1 is wrong!
               The output data is 00000, but the expected data is 05080 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           3 is wrong!
               The output data is 00000, but the expected data is 06094 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           5 is wrong!
               The output data is 00000, but the expected data is 0669b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           7 is wrong!
               The output data is 00000, but the expected data is 06ada 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel           9 is wrong!
               The output data is 00000, but the expected data is 06e89 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          11 is wrong!
               The output data is 00000, but the expected data is 07233 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          13 is wrong!
               The output data is 00000, but the expected data is 07490 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          15 is wrong!
               The output data is 00000, but the expected data is 075c1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          17 is wrong!
               The output data is 00000, but the expected data is 0759e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          19 is wrong!
               The output data is 00000, but the expected data is 073cd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          21 is wrong!
               The output data is 00000, but the expected data is 06ff7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          23 is wrong!
               The output data is 00000, but the expected data is 06d12 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          25 is wrong!
               The output data is 00000, but the expected data is 0694d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          27 is wrong!
               The output data is 00000, but the expected data is 063ff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          29 is wrong!
               The output data is 00000, but the expected data is 05e94 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          31 is wrong!
               The output data is 00000, but the expected data is 05698 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          33 is wrong!
               The output data is 00000, but the expected data is 02934 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          35 is wrong!
               The output data is 00000, but the expected data is 0358c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          37 is wrong!
               The output data is 00000, but the expected data is 039f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          39 is wrong!
               The output data is 00000, but the expected data is 03de9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          41 is wrong!
               The output data is 00000, but the expected data is 040a4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          43 is wrong!
               The output data is 00000, but the expected data is 04433 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          45 is wrong!
               The output data is 00000, but the expected data is 04612 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          47 is wrong!
               The output data is 00000, but the expected data is 047c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          49 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          51 is wrong!
               The output data is 00000, but the expected data is 0455b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          53 is wrong!
               The output data is 00000, but the expected data is 042bb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          55 is wrong!
               The output data is 00000, but the expected data is 03f98 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          57 is wrong!
               The output data is 00000, but the expected data is 03cc7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          59 is wrong!
               The output data is 00000, but the expected data is 038dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          61 is wrong!
               The output data is 00000, but the expected data is 0343c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          63 is wrong!
               The output data is 00000, but the expected data is 02e0a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          65 is wrong!
               The output data is 00000, but the expected data is 029cb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          67 is wrong!
               The output data is 00000, but the expected data is 0359a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          69 is wrong!
               The output data is 00000, but the expected data is 03ab1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          71 is wrong!
               The output data is 00000, but the expected data is 03e02 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          73 is wrong!
               The output data is 00000, but the expected data is 0419f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          75 is wrong!
               The output data is 00000, but the expected data is 044b6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          77 is wrong!
               The output data is 00000, but the expected data is 04748 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          79 is wrong!
               The output data is 00000, but the expected data is 046dd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          81 is wrong!
               The output data is 00000, but the expected data is 00fdb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          83 is wrong!
               The output data is 00000, but the expected data is 04623 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          85 is wrong!
               The output data is 00000, but the expected data is 0305c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          87 is wrong!
               The output data is 00000, but the expected data is 03fba 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          89 is wrong!
               The output data is 00000, but the expected data is 03d88 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          91 is wrong!
               The output data is 00000, but the expected data is 03915 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          93 is wrong!
               The output data is 00000, but the expected data is 033e1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          95 is wrong!
               The output data is 00000, but the expected data is 02e37 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          97 is wrong!
               The output data is 00000, but the expected data is 02a6b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel          99 is wrong!
               The output data is 00000, but the expected data is 0353b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         101 is wrong!
               The output data is 00000, but the expected data is 03aff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         103 is wrong!
               The output data is 00000, but the expected data is 03f69 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         105 is wrong!
               The output data is 00000, but the expected data is 0421b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         107 is wrong!
               The output data is 00000, but the expected data is 04541 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         109 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         111 is wrong!
               The output data is 00000, but the expected data is 04889 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         115 is wrong!
               The output data is 00000, but the expected data is 0455d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         117 is wrong!
               The output data is 00000, but the expected data is 01aee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         119 is wrong!
               The output data is 00000, but the expected data is 03611 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         121 is wrong!
               The output data is 00000, but the expected data is 03d44 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         123 is wrong!
               The output data is 00000, but the expected data is 03999 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         125 is wrong!
               The output data is 00000, but the expected data is 033eb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         127 is wrong!
               The output data is 00000, but the expected data is 02ef1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         129 is wrong!
               The output data is 00000, but the expected data is 02a47 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         131 is wrong!
               The output data is 00000, but the expected data is 0359a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         133 is wrong!
               The output data is 00000, but the expected data is 03aff 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         135 is wrong!
               The output data is 00000, but the expected data is 03f77 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         137 is wrong!
               The output data is 00000, but the expected data is 042d8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         139 is wrong!
               The output data is 00000, but the expected data is 045a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         141 is wrong!
               The output data is 00000, but the expected data is 047b5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         143 is wrong!
               The output data is 00000, but the expected data is 04798 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         147 is wrong!
               The output data is 00000, but the expected data is 046aa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         149 is wrong!
               The output data is 00000, but the expected data is 019be 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         151 is wrong!
               The output data is 00000, but the expected data is 02fea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         153 is wrong!
               The output data is 00000, but the expected data is 03ec6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         155 is wrong!
               The output data is 00000, but the expected data is 03a13 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         157 is wrong!
               The output data is 00000, but the expected data is 0348c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         159 is wrong!
               The output data is 00000, but the expected data is 02ee8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         161 is wrong!
               The output data is 00000, but the expected data is 02b35 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         163 is wrong!
               The output data is 00000, but the expected data is 035c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         165 is wrong!
               The output data is 00000, but the expected data is 03b31 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         167 is wrong!
               The output data is 00000, but the expected data is 03fc9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         169 is wrong!
               The output data is 00000, but the expected data is 042db 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         171 is wrong!
               The output data is 00000, but the expected data is 04566 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         173 is wrong!
               The output data is 00000, but the expected data is 045ec 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         175 is wrong!
               The output data is 00000, but the expected data is 01486 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         179 is wrong!
               The output data is 00000, but the expected data is 04685 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         181 is wrong!
               The output data is 00000, but the expected data is 0190c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         183 is wrong!
               The output data is 00000, but the expected data is 0298f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         185 is wrong!
               The output data is 00000, but the expected data is 03f28 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         187 is wrong!
               The output data is 00000, but the expected data is 03ad7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         189 is wrong!
               The output data is 00000, but the expected data is 03580 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         191 is wrong!
               The output data is 00000, but the expected data is 02eb1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         193 is wrong!
               The output data is 00000, but the expected data is 02bb9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         195 is wrong!
               The output data is 00000, but the expected data is 036a2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         197 is wrong!
               The output data is 00000, but the expected data is 03c83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         199 is wrong!
               The output data is 00000, but the expected data is 040ba 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         201 is wrong!
               The output data is 00000, but the expected data is 042d1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         203 is wrong!
               The output data is 00000, but the expected data is 045fe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         205 is wrong!
               The output data is 00000, but the expected data is 045d2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         207 is wrong!
               The output data is 00000, but the expected data is 004f2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         209 is wrong!
               The output data is 00000, but the expected data is 003f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         211 is wrong!
               The output data is 00000, but the expected data is 041e8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         213 is wrong!
               The output data is 00000, but the expected data is 01bad 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         215 is wrong!
               The output data is 00000, but the expected data is 0275e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         217 is wrong!
               The output data is 00000, but the expected data is 03f08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         219 is wrong!
               The output data is 00000, but the expected data is 03aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         221 is wrong!
               The output data is 00000, but the expected data is 03639 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         223 is wrong!
               The output data is 00000, but the expected data is 02fcf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         225 is wrong!
               The output data is 00000, but the expected data is 02baa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         227 is wrong!
               The output data is 00000, but the expected data is 037a7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         229 is wrong!
               The output data is 00000, but the expected data is 03cb0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         231 is wrong!
               The output data is 00000, but the expected data is 04132 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         233 is wrong!
               The output data is 00000, but the expected data is 04439 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         235 is wrong!
               The output data is 00000, but the expected data is 04626 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         237 is wrong!
               The output data is 00000, but the expected data is 0480f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         239 is wrong!
               The output data is 00000, but the expected data is 00369 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         241 is wrong!
               The output data is 00000, but the expected data is 00b57 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         243 is wrong!
               The output data is 00000, but the expected data is 03830 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         245 is wrong!
               The output data is 00000, but the expected data is 01dd0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         247 is wrong!
               The output data is 00000, but the expected data is 0259c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         249 is wrong!
               The output data is 00000, but the expected data is 03fd3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         251 is wrong!
               The output data is 00000, but the expected data is 03b1b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         253 is wrong!
               The output data is 00000, but the expected data is 036d4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         255 is wrong!
               The output data is 00000, but the expected data is 03152 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         257 is wrong!
               The output data is 00000, but the expected data is 02c42 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         259 is wrong!
               The output data is 00000, but the expected data is 037bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         261 is wrong!
               The output data is 00000, but the expected data is 03d27 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         263 is wrong!
               The output data is 00000, but the expected data is 041c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         265 is wrong!
               The output data is 00000, but the expected data is 04507 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         267 is wrong!
               The output data is 00000, but the expected data is 04782 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         269 is wrong!
               The output data is 00000, but the expected data is 04798 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         273 is wrong!
               The output data is 00000, but the expected data is 010b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         275 is wrong!
               The output data is 00000, but the expected data is 025ea 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         277 is wrong!
               The output data is 00000, but the expected data is 01aca 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         279 is wrong!
               The output data is 00000, but the expected data is 01fb8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         281 is wrong!
               The output data is 00000, but the expected data is 03fcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         283 is wrong!
               The output data is 00000, but the expected data is 03bf7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         285 is wrong!
               The output data is 00000, but the expected data is 036a5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         287 is wrong!
               The output data is 00000, but the expected data is 03153 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         289 is wrong!
               The output data is 00000, but the expected data is 02c56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         291 is wrong!
               The output data is 00000, but the expected data is 0386a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         293 is wrong!
               The output data is 00000, but the expected data is 03d2f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         295 is wrong!
               The output data is 00000, but the expected data is 041d3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         297 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         299 is wrong!
               The output data is 00000, but the expected data is 047b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         301 is wrong!
               The output data is 00000, but the expected data is 047bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         305 is wrong!
               The output data is 00000, but the expected data is 00cb0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         307 is wrong!
               The output data is 00000, but the expected data is 018af 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         309 is wrong!
               The output data is 00000, but the expected data is 01267 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         311 is wrong!
               The output data is 00000, but the expected data is 0177c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         313 is wrong!
               The output data is 00000, but the expected data is 03f28 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         315 is wrong!
               The output data is 00000, but the expected data is 03c07 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         317 is wrong!
               The output data is 00000, but the expected data is 03646 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         319 is wrong!
               The output data is 00000, but the expected data is 031b1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         321 is wrong!
               The output data is 00000, but the expected data is 02ca2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         323 is wrong!
               The output data is 00000, but the expected data is 037df 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         325 is wrong!
               The output data is 00000, but the expected data is 03d12 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         327 is wrong!
               The output data is 00000, but the expected data is 04200 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         329 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         331 is wrong!
               The output data is 00000, but the expected data is 0481f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         333 is wrong!
               The output data is 00000, but the expected data is 04841 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         337 is wrong!
               The output data is 00000, but the expected data is 00cc3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         339 is wrong!
               The output data is 00000, but the expected data is 012f0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         341 is wrong!
               The output data is 00000, but the expected data is 01017 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         343 is wrong!
               The output data is 00000, but the expected data is 018a4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         345 is wrong!
               The output data is 00000, but the expected data is 03e45 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         347 is wrong!
               The output data is 00000, but the expected data is 03b63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         349 is wrong!
               The output data is 00000, but the expected data is 03658 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         351 is wrong!
               The output data is 00000, but the expected data is 03261 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         353 is wrong!
               The output data is 00000, but the expected data is 02ccf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         355 is wrong!
               The output data is 00000, but the expected data is 03761 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         357 is wrong!
               The output data is 00000, but the expected data is 03d56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         359 is wrong!
               The output data is 00000, but the expected data is 041c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         361 is wrong!
               The output data is 00000, but the expected data is 04516 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         363 is wrong!
               The output data is 00000, but the expected data is 0298c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         365 is wrong!
               The output data is 00000, but the expected data is 04834 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         369 is wrong!
               The output data is 00000, but the expected data is 0088c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         371 is wrong!
               The output data is 00000, but the expected data is 010b9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         373 is wrong!
               The output data is 00000, but the expected data is 00b21 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         375 is wrong!
               The output data is 00000, but the expected data is 02174 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         377 is wrong!
               The output data is 00000, but the expected data is 03e10 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         379 is wrong!
               The output data is 00000, but the expected data is 03bcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         381 is wrong!
               The output data is 00000, but the expected data is 03639 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         383 is wrong!
               The output data is 00000, but the expected data is 031c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         385 is wrong!
               The output data is 00000, but the expected data is 02ca8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         387 is wrong!
               The output data is 00000, but the expected data is 03750 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         389 is wrong!
               The output data is 00000, but the expected data is 03cda 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         391 is wrong!
               The output data is 00000, but the expected data is 04139 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         393 is wrong!
               The output data is 00000, but the expected data is 044da 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         395 is wrong!
               The output data is 00000, but the expected data is 0180a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         397 is wrong!
               The output data is 00000, but the expected data is 04626 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         399 is wrong!
               The output data is 00000, but the expected data is 004d9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         401 is wrong!
               The output data is 00000, but the expected data is 00113 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         403 is wrong!
               The output data is 00000, but the expected data is 00b74 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         405 is wrong!
               The output data is 00000, but the expected data is 006b7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         407 is wrong!
               The output data is 00000, but the expected data is 026bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         409 is wrong!
               The output data is 00000, but the expected data is 03e23 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         411 is wrong!
               The output data is 00000, but the expected data is 03ba8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         413 is wrong!
               The output data is 00000, but the expected data is 03672 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         415 is wrong!
               The output data is 00000, but the expected data is 03045 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         417 is wrong!
               The output data is 00000, but the expected data is 02c2e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         419 is wrong!
               The output data is 00000, but the expected data is 036a5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         421 is wrong!
               The output data is 00000, but the expected data is 03c42 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         423 is wrong!
               The output data is 00000, but the expected data is 040ab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         425 is wrong!
               The output data is 00000, but the expected data is 044ab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         427 is wrong!
               The output data is 00000, but the expected data is 01343 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         429 is wrong!
               The output data is 00000, but the expected data is 03bdc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         431 is wrong!
               The output data is 00000, but the expected data is 00ac3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         433 is wrong!
               The output data is 00000, but the expected data is 00599 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         439 is wrong!
               The output data is 00000, but the expected data is 02947 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         441 is wrong!
               The output data is 00000, but the expected data is 03dc2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         443 is wrong!
               The output data is 00000, but the expected data is 03a0c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         445 is wrong!
               The output data is 00000, but the expected data is 03562 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         447 is wrong!
               The output data is 00000, but the expected data is 03011 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         449 is wrong!
               The output data is 00000, but the expected data is 02b23 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         451 is wrong!
               The output data is 00000, but the expected data is 0365b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         453 is wrong!
               The output data is 00000, but the expected data is 03b63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         455 is wrong!
               The output data is 00000, but the expected data is 03f48 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         457 is wrong!
               The output data is 00000, but the expected data is 04373 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         459 is wrong!
               The output data is 00000, but the expected data is 020fe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         461 is wrong!
               The output data is 00000, but the expected data is 02624 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         463 is wrong!
               The output data is 00000, but the expected data is 00ed6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         465 is wrong!
               The output data is 00000, but the expected data is 002c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         471 is wrong!
               The output data is 00000, but the expected data is 02962 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         473 is wrong!
               The output data is 00000, but the expected data is 03d56 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         475 is wrong!
               The output data is 00000, but the expected data is 03996 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         477 is wrong!
               The output data is 00000, but the expected data is 033f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         479 is wrong!
               The output data is 00000, but the expected data is 02e3d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         481 is wrong!
               The output data is 00000, but the expected data is 02ab1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         483 is wrong!
               The output data is 00000, but the expected data is 0358a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         485 is wrong!
               The output data is 00000, but the expected data is 03aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         487 is wrong!
               The output data is 00000, but the expected data is 03e6c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         489 is wrong!
               The output data is 00000, but the expected data is 041f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         491 is wrong!
               The output data is 00000, but the expected data is 031d0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         493 is wrong!
               The output data is 00000, but the expected data is 01be2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         495 is wrong!
               The output data is 00000, but the expected data is 011df 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         503 is wrong!
               The output data is 00000, but the expected data is 0264e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         505 is wrong!
               The output data is 00000, but the expected data is 03bb4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         507 is wrong!
               The output data is 00000, but the expected data is 0386b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         509 is wrong!
               The output data is 00000, but the expected data is 0330f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         511 is wrong!
               The output data is 00000, but the expected data is 02d83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         513 is wrong!
               The output data is 00000, but the expected data is 029dc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         515 is wrong!
               The output data is 00000, but the expected data is 034fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         517 is wrong!
               The output data is 00000, but the expected data is 03aa1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         519 is wrong!
               The output data is 00000, but the expected data is 03e62 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         521 is wrong!
               The output data is 00000, but the expected data is 041c9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         523 is wrong!
               The output data is 00000, but the expected data is 04aa1 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         527 is wrong!
               The output data is 00000, but the expected data is 021fa 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         535 is wrong!
               The output data is 00000, but the expected data is 021c3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         537 is wrong!
               The output data is 00000, but the expected data is 03a37 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         539 is wrong!
               The output data is 00000, but the expected data is 037a8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         541 is wrong!
               The output data is 00000, but the expected data is 031fd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         543 is wrong!
               The output data is 00000, but the expected data is 02cdf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         545 is wrong!
               The output data is 00000, but the expected data is 02863 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         547 is wrong!
               The output data is 00000, but the expected data is 03432 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         549 is wrong!
               The output data is 00000, but the expected data is 039a0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         551 is wrong!
               The output data is 00000, but the expected data is 03db2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         553 is wrong!
               The output data is 00000, but the expected data is 04117 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         555 is wrong!
               The output data is 00000, but the expected data is 04627 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         559 is wrong!
               The output data is 00000, but the expected data is 02039 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         567 is wrong!
               The output data is 00000, but the expected data is 01ba0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         569 is wrong!
               The output data is 00000, but the expected data is 039eb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         571 is wrong!
               The output data is 00000, but the expected data is 03692 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         573 is wrong!
               The output data is 00000, but the expected data is 031db 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         575 is wrong!
               The output data is 00000, but the expected data is 02bcd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         577 is wrong!
               The output data is 00000, but the expected data is 027b2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         579 is wrong!
               The output data is 00000, but the expected data is 03196 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         581 is wrong!
               The output data is 00000, but the expected data is 03867 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         583 is wrong!
               The output data is 00000, but the expected data is 03b88 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         585 is wrong!
               The output data is 00000, but the expected data is 03fda 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         587 is wrong!
               The output data is 00000, but the expected data is 044f0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         599 is wrong!
               The output data is 00000, but the expected data is 00e8d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         601 is wrong!
               The output data is 00000, but the expected data is 0384d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         603 is wrong!
               The output data is 00000, but the expected data is 035b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         605 is wrong!
               The output data is 00000, but the expected data is 031f4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         607 is wrong!
               The output data is 00000, but the expected data is 02a4f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         609 is wrong!
               The output data is 00000, but the expected data is 0260e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         611 is wrong!
               The output data is 00000, but the expected data is 03091 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         613 is wrong!
               The output data is 00000, but the expected data is 0360d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         615 is wrong!
               The output data is 00000, but the expected data is 03b83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         617 is wrong!
               The output data is 00000, but the expected data is 03e09 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         619 is wrong!
               The output data is 00000, but the expected data is 03e08 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         631 is wrong!
               The output data is 00000, but the expected data is 0093d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         633 is wrong!
               The output data is 00000, but the expected data is 0361f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         635 is wrong!
               The output data is 00000, but the expected data is 0348d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         637 is wrong!
               The output data is 00000, but the expected data is 02f4d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         639 is wrong!
               The output data is 00000, but the expected data is 02899 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         641 is wrong!
               The output data is 00000, but the expected data is 02489 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         643 is wrong!
               The output data is 00000, but the expected data is 02ebe 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         645 is wrong!
               The output data is 00000, but the expected data is 034c0 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         647 is wrong!
               The output data is 00000, but the expected data is 03988 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         649 is wrong!
               The output data is 00000, but the expected data is 03d45 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         651 is wrong!
               The output data is 00000, but the expected data is 03bb8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         653 is wrong!
               The output data is 00000, but the expected data is 01d6f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         665 is wrong!
               The output data is 00000, but the expected data is 03482 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         667 is wrong!
               The output data is 00000, but the expected data is 0325c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         669 is wrong!
               The output data is 00000, but the expected data is 02dbc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         671 is wrong!
               The output data is 00000, but the expected data is 0276b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         673 is wrong!
               The output data is 00000, but the expected data is 0235a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         675 is wrong!
               The output data is 00000, but the expected data is 02cef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         677 is wrong!
               The output data is 00000, but the expected data is 033b3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         679 is wrong!
               The output data is 00000, but the expected data is 037a3 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         681 is wrong!
               The output data is 00000, but the expected data is 03ae9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         683 is wrong!
               The output data is 00000, but the expected data is 03ad7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         685 is wrong!
               The output data is 00000, but the expected data is 0370f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         697 is wrong!
               The output data is 00000, but the expected data is 0338c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         699 is wrong!
               The output data is 00000, but the expected data is 0314d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         701 is wrong!
               The output data is 00000, but the expected data is 02c1d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         703 is wrong!
               The output data is 00000, but the expected data is 026c4 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         705 is wrong!
               The output data is 00000, but the expected data is 020a6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         707 is wrong!
               The output data is 00000, but the expected data is 02aab 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         709 is wrong!
               The output data is 00000, but the expected data is 030b8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         711 is wrong!
               The output data is 00000, but the expected data is 0358e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         713 is wrong!
               The output data is 00000, but the expected data is 0395d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         715 is wrong!
               The output data is 00000, but the expected data is 03953 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         717 is wrong!
               The output data is 00000, but the expected data is 0371a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         729 is wrong!
               The output data is 00000, but the expected data is 030bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         731 is wrong!
               The output data is 00000, but the expected data is 02e96 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         733 is wrong!
               The output data is 00000, but the expected data is 029d9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         735 is wrong!
               The output data is 00000, but the expected data is 02479 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         737 is wrong!
               The output data is 00000, but the expected data is 01e87 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         739 is wrong!
               The output data is 00000, but the expected data is 0274c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         741 is wrong!
               The output data is 00000, but the expected data is 02df7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         743 is wrong!
               The output data is 00000, but the expected data is 0333e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         745 is wrong!
               The output data is 00000, but the expected data is 0368b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         747 is wrong!
               The output data is 00000, but the expected data is 0368c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         749 is wrong!
               The output data is 00000, but the expected data is 03327 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         761 is wrong!
               The output data is 00000, but the expected data is 02f41 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         763 is wrong!
               The output data is 00000, but the expected data is 02c94 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         765 is wrong!
               The output data is 00000, but the expected data is 02749 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         767 is wrong!
               The output data is 00000, but the expected data is 02235 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         769 is wrong!
               The output data is 00000, but the expected data is 01b5f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         771 is wrong!
               The output data is 00000, but the expected data is 02408 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         773 is wrong!
               The output data is 00000, but the expected data is 02a72 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         775 is wrong!
               The output data is 00000, but the expected data is 03011 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         777 is wrong!
               The output data is 00000, but the expected data is 033cf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         779 is wrong!
               The output data is 00000, but the expected data is 0352a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         781 is wrong!
               The output data is 00000, but the expected data is 0335b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         793 is wrong!
               The output data is 00000, but the expected data is 02c96 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         795 is wrong!
               The output data is 00000, but the expected data is 02a82 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         797 is wrong!
               The output data is 00000, but the expected data is 0241e 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         799 is wrong!
               The output data is 00000, but the expected data is 01f95 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         801 is wrong!
               The output data is 00000, but the expected data is 0188a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         803 is wrong!
               The output data is 00000, but the expected data is 0219c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         805 is wrong!
               The output data is 00000, but the expected data is 026c8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         807 is wrong!
               The output data is 00000, but the expected data is 02d31 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         809 is wrong!
               The output data is 00000, but the expected data is 03092 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         811 is wrong!
               The output data is 00000, but the expected data is 032f5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         813 is wrong!
               The output data is 00000, but the expected data is 02f22 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         825 is wrong!
               The output data is 00000, but the expected data is 02926 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         827 is wrong!
               The output data is 00000, but the expected data is 025bd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         829 is wrong!
               The output data is 00000, but the expected data is 02128 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         831 is wrong!
               The output data is 00000, but the expected data is 01d47 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         833 is wrong!
               The output data is 00000, but the expected data is 0159c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         835 is wrong!
               The output data is 00000, but the expected data is 01ecd 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         837 is wrong!
               The output data is 00000, but the expected data is 02483 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         839 is wrong!
               The output data is 00000, but the expected data is 028c9 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         841 is wrong!
               The output data is 00000, but the expected data is 02dd8 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         843 is wrong!
               The output data is 00000, but the expected data is 030a6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         845 is wrong!
               The output data is 00000, but the expected data is 02e29 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         857 is wrong!
               The output data is 00000, but the expected data is 02535 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         859 is wrong!
               The output data is 00000, but the expected data is 022ee 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         861 is wrong!
               The output data is 00000, but the expected data is 01ccf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         863 is wrong!
               The output data is 00000, but the expected data is 018f2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         865 is wrong!
               The output data is 00000, but the expected data is 010f7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         867 is wrong!
               The output data is 00000, but the expected data is 01c46 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         869 is wrong!
               The output data is 00000, but the expected data is 02219 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         871 is wrong!
               The output data is 00000, but the expected data is 025d6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         873 is wrong!
               The output data is 00000, but the expected data is 029c5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         875 is wrong!
               The output data is 00000, but the expected data is 02cad 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         877 is wrong!
               The output data is 00000, but the expected data is 02b71 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         889 is wrong!
               The output data is 00000, but the expected data is 020f6 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         891 is wrong!
               The output data is 00000, but the expected data is 01f06 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         893 is wrong!
               The output data is 00000, but the expected data is 01b00 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         895 is wrong!
               The output data is 00000, but the expected data is 01625 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         897 is wrong!
               The output data is 00000, but the expected data is 00e2d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         899 is wrong!
               The output data is 00000, but the expected data is 0183f 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         901 is wrong!
               The output data is 00000, but the expected data is 01dbb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         903 is wrong!
               The output data is 00000, but the expected data is 022c2 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         905 is wrong!
               The output data is 00000, but the expected data is 026af 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         907 is wrong!
               The output data is 00000, but the expected data is 02889 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         909 is wrong!
               The output data is 00000, but the expected data is 02858 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         911 is wrong!
               The output data is 00000, but the expected data is 01fa7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         921 is wrong!
               The output data is 00000, but the expected data is 01d76 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         923 is wrong!
               The output data is 00000, but the expected data is 01c25 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         925 is wrong!
               The output data is 00000, but the expected data is 017b5 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         927 is wrong!
               The output data is 00000, but the expected data is 01288 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         929 is wrong!
               The output data is 00000, but the expected data is 00a64 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         931 is wrong!
               The output data is 00000, but the expected data is 01511 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         933 is wrong!
               The output data is 00000, but the expected data is 01af7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         935 is wrong!
               The output data is 00000, but the expected data is 01f6c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         937 is wrong!
               The output data is 00000, but the expected data is 02317 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         939 is wrong!
               The output data is 00000, but the expected data is 02512 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         941 is wrong!
               The output data is 00000, but the expected data is 0245d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         943 is wrong!
               The output data is 00000, but the expected data is 024bf 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         953 is wrong!
               The output data is 00000, but the expected data is 0189b 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         955 is wrong!
               The output data is 00000, but the expected data is 01813 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         957 is wrong!
               The output data is 00000, but the expected data is 01440 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         959 is wrong!
               The output data is 00000, but the expected data is 00f5d 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         961 is wrong!
               The output data is 00000, but the expected data is 00673 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         963 is wrong!
               The output data is 00000, but the expected data is 010fc 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         965 is wrong!
               The output data is 00000, but the expected data is 016d7 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         967 is wrong!
               The output data is 00000, but the expected data is 01a92 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         969 is wrong!
               The output data is 00000, but the expected data is 01e63 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         971 is wrong!
               The output data is 00000, but the expected data is 02102 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         973 is wrong!
               The output data is 00000, but the expected data is 02072 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         975 is wrong!
               The output data is 00000, but the expected data is 01e83 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         985 is wrong!
               The output data is 00000, but the expected data is 01268 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         987 is wrong!
               The output data is 00000, but the expected data is 01350 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         989 is wrong!
               The output data is 00000, but the expected data is 00fef 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         991 is wrong!
               The output data is 00000, but the expected data is 00b2a 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         993 is wrong!
               The output data is 00000, but the expected data is 00342 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         995 is wrong!
               The output data is 00000, but the expected data is 00dbb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         997 is wrong!
               The output data is 00000, but the expected data is 01267 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel         999 is wrong!
               The output data is 00000, but the expected data is 016bb 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1001 is wrong!
               The output data is 00000, but the expected data is 01a48 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1003 is wrong!
               The output data is 00000, but the expected data is 01b57 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1005 is wrong!
               The output data is 00000, but the expected data is 01c99 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1007 is wrong!
               The output data is 00000, but the expected data is 0164c 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1017 is wrong!
               The output data is 00000, but the expected data is 00431 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1019 is wrong!
               The output data is 00000, but the expected data is 00e32 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1021 is wrong!
               The output data is 00000, but the expected data is 00b90 
WRONG! Layer 1 (Max-pooling Output) with Kernel 1 , Pixel        1023 is wrong!
               The output data is 00000, but the expected data is 00727 
Layer 1 (Max-pooling Output) with Kernel 1 be found         424 error !
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

FAIL!!!  There are         559 errors! in Layer 1 

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
run all
-----------------------------------------------------

Error!!! The simulation can't be terminated under normal operation!

-------------------------FAIL------------------------

-----------------------------------------------------

$finish called at time : 100 ms : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 257
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2329.387 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:126]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:127]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:131]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:126]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:127]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:131]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:122]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:125]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:129]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:118]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:121]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:124]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:128]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2329.387 ; gain = 0.000
run all
Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Layer 2 output was fail! 

-----------------------------------------------------

$finish called at time : 3420340 ns : File "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" Line 277
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sim_1\imports\2019_grad_cell\testfixture.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\IC同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.srcs\sources_1\imports\2019_grad_cell\CONV.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:110]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:111]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:112]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:113]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:114]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:115]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:116]
WARNING: [VRFC 10-3380] identifier 'FRFL' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:117]
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:119]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:120]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:122]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:123]
WARNING: [VRFC 10-3380] identifier 'LYR0' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:125]
WARNING: [VRFC 10-3380] identifier 'WBD1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:126]
WARNING: [VRFC 10-3380] identifier 'MAXP' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:130]
WARNING: [VRFC 10-3380] identifier 'LYR1' is used before its declaration [C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/fossu/Desktop/IC同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 22:40:11 2024...
