-- VHDL for IBM SMS ALD page 13.13.11.1
-- Title: 1401 OP DECODE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/24/2020 2:18:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_13_11_1_1401_OP_DECODE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_REG_1401_NOT_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_OP_REG_1401_C_BIT:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B:	 in STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B:	 in STD_LOGIC;
		PS_OP_REG_2_BIT:	 in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B:	 in STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE:	 in STD_LOGIC;
		MS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC:	 out STD_LOGIC;
		PS_1401_I_RING_8_BRANCH_OPS:	 out STD_LOGIC;
		PS_1401_I_RING_9_BRANCH_OPS:	 out STD_LOGIC;
		PS_1401_CARD_OR_PRINT_OP_CODE:	 out STD_LOGIC;
		PS_1401_NO_EXE_CY_BRANCH_OPS:	 out STD_LOGIC;
		MS_1401_CARD_OR_PRINT_OP_CODE:	 out STD_LOGIC);
end ALD_13_13_11_1_1401_OP_DECODE;

architecture behavioral of ALD_13_13_11_1_1401_OP_DECODE is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_1B_G: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_1G_R: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_2H_P: STD_LOGIC;
	signal OUT_2I_R: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_4A_D <= NOT(PS_OP_REG_1401_NOT_C_BIT AND PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B AND PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B );
	OUT_4B_F <= NOT(PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B AND PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B AND PS_OP_REG_1401_C_BIT );
	OUT_2B_D <= NOT(OUT_4A_D AND OUT_4B_F AND OUT_4C_D );
	OUT_1B_G <= NOT(OUT_2B_D AND PS_LAST_INSN_RO_CYCLE );
	OUT_4C_D <= NOT(PS_OP_REG_1401_NOT_C_BIT AND PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B AND PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B );
	OUT_4D_C <= NOT(PS_OP_REG_2_BIT AND OUT_1G_R );
	OUT_2D_C <= NOT(OUT_4A_D AND OUT_4B_F AND MS_1401_COND_TEST_OP_CODE );
	OUT_2E_G <= NOT(OUT_4H_C AND MS_STOP_DOT_BRANCH_OP_CODE );
	OUT_2F_E <= NOT(OUT_4D_C AND MS_E_CH_STACKER_SEL_OP_CODE AND MS_E_CH_FORMS_CTRL_OP_CODE );
	OUT_4G_E <= NOT(PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B AND PS_1401_MODE AND MS_CONTROL_REG_DISABLE );
	OUT_1G_R <= NOT OUT_4G_E;
	OUT_4H_C <= NOT OUT_1G_R;
	OUT_2H_P <= NOT(MS_E_CH_STACKER_SEL_OP_CODE AND MS_E_CH_FORMS_CTRL_OP_CODE );
	OUT_2I_R <= NOT(MS_STOP_DOT_BRANCH_OP_CODE AND MS_1401_COND_TEST_OP_CODE );
	OUT_DOT_1D <= OUT_2D_C OR OUT_2E_G;
	OUT_DOT_1H <= OUT_2H_P OR OUT_2I_R;

	MS_1401_NO_OP_DOT_LIROC <= OUT_1B_G;
	PS_1401_I_RING_9_BRANCH_OPS <= OUT_2F_E;
	PS_1401_CARD_OR_PRINT_OP_CODE <= OUT_1G_R;
	MS_1401_CARD_OR_PRINT_OP_CODE <= OUT_4H_C;
	PS_1401_I_RING_8_BRANCH_OPS <= OUT_DOT_1D;
	PS_1401_NO_EXE_CY_BRANCH_OPS <= OUT_DOT_1H;


end;
