// Seed: 1719891078
module module_0 (
    id_1,
    id_2
);
  output supply1 id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11
);
  supply1 id_13 = -1, id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  wire id_15;
  ;
endmodule
