module module_0 (
    id_1,
    id_2,
    id_3
);
  assign id_2 = id_2;
  id_4 id_5 (
      .id_3(1),
      .id_2(id_4[id_3]),
      .id_1(id_4[1-1'd0 : 1]),
      .id_3(1 & id_3 & 1 & |id_1[id_2] & 1'b0 & id_4)
  );
  always @(posedge id_5 or posedge 1'b0) begin
    id_4 = id_3;
    id_4[1] <= id_4;
  end
  logic [1 : id_6[id_6[1 'b0]]] id_7;
  always @(posedge id_6 or posedge id_6) id_7 <= id_7;
endmodule
