--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml FPGA.twx FPGA.ncd -o FPGA.twr FPGA.pcf

Design file:              FPGA.ncd
Physical constraint file: FPGA.pcf
Device,package,speed:     xc3s50,pq208,-5 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock key1 to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
led5        |    9.700(F)|counter/t0/res_not0002|   0.000|
------------+------------+----------------------+--------+

Clock key2 to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
led5        |   10.048(F)|counter/t0/res_not0002|   0.000|
            |   10.163(F)|counter/t1/res_not0002|   0.000|
            |   10.993(F)|counter/t2/res_not0002|   0.000|
            |   10.531(F)|counter/t3/res_not0002|   0.000|
            |   11.389(F)|counter/t4/res_not0002|   0.000|
            |   10.906(F)|counter/t5/res_not0002|   0.000|
            |   10.099(F)|counter/t6/res_not0002|   0.000|
            |   11.622(F)|counter/t7/res_not0002|   0.000|
------------+------------+----------------------+--------+

Clock to Setup on destination clock key1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
key1           |         |         |         |    1.623|
key2           |         |         |    0.714|    1.623|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
key1           |         |         |         |    1.623|
key2           |         |         |    0.436|    1.639|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
key0           |led0           |    5.681|
key0           |led1           |    6.065|
key0           |led2           |    6.378|
key0           |led3           |    6.398|
key0           |led4           |    6.677|
---------------+---------------+---------+


Analysis completed Tue Oct 14 19:10:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



