s       top_clock       p_0_in[0]       4280 -2147483648 -2147483648       4280
s       top_clock       top_reset       7690 -2147483648 -2147483648       7690
t       top_clock uart_rx_sync[1]       1460 -2147483648 -2147483648       1460
