INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Applying external generics to 'cc_cmplr_v3_0_964aa42461b15ac2'...
Delivering EJava files for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Generating implementation netlist for 'cc_cmplr_v3_0_964aa42461b15ac2'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Running synthesis for 'cc_cmplr_v3_0_964aa42461b15ac2'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdb6f725de847aa51/tmp/_cg/cc_cmplr_v3_0_964a
a42461b15ac2
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdb6f725de847aa51/tmp/_cg/cc_cmplr_v3_0_964a
a42461b15ac2
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_964aa42461b15ac2'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Applying external generics to 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Delivering EJava files for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Generating implementation netlist for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Running synthesis for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdb6f725de847aa51/tmp/_cg/cc_cmplr_v3_0_e58a
4eb9f6488d2d
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cdb6f725de847aa51/tmp/_cg/cc_cmplr_v3_0_e58a
4eb9f6488d2d
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_e58a4eb9f6488d2d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Applying external generics to 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Delivering associated files for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Delivering EJava files for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Generating implementation netlist for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Running synthesis for 'fr_cmplr_v6_3_15ffe94f3ff4129f'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_15ffe94f3ff4129f'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Applying external generics to 'fr_cmplr_v6_3_483a28da4a562c1e'...
Delivering associated files for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Delivering EJava files for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Generating implementation netlist for 'fr_cmplr_v6_3_483a28da4a562c1e'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Running synthesis for 'fr_cmplr_v6_3_483a28da4a562c1e'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_483a28da4a562c1e'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_483a28da4a562c1e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Applying external generics to 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Delivering associated files for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Delivering EJava files for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Generating implementation netlist for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Running synthesis for 'fr_cmplr_v6_3_8e79a078fc118dc6'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_8e79a078fc118dc6'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Applying external generics to 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Delivering associated files for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Delivering EJava files for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Generating implementation netlist for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Running synthesis for 'fr_cmplr_v6_3_b1697e0c92d2e32a'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_b1697e0c92d2e32a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
