// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Test_area_prmter_Test_area_prmter,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=621006,HLS_SYN_TPT=621007,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=2284,HLS_SYN_LUT=4155,HLS_VERSION=2022_2}" *)

module Test_area_prmter (
        ap_clk,
        ap_rst_n,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        m_axi_RESULT_AWVALID,
        m_axi_RESULT_AWREADY,
        m_axi_RESULT_AWADDR,
        m_axi_RESULT_AWID,
        m_axi_RESULT_AWLEN,
        m_axi_RESULT_AWSIZE,
        m_axi_RESULT_AWBURST,
        m_axi_RESULT_AWLOCK,
        m_axi_RESULT_AWCACHE,
        m_axi_RESULT_AWPROT,
        m_axi_RESULT_AWQOS,
        m_axi_RESULT_AWREGION,
        m_axi_RESULT_AWUSER,
        m_axi_RESULT_WVALID,
        m_axi_RESULT_WREADY,
        m_axi_RESULT_WDATA,
        m_axi_RESULT_WSTRB,
        m_axi_RESULT_WLAST,
        m_axi_RESULT_WID,
        m_axi_RESULT_WUSER,
        m_axi_RESULT_ARVALID,
        m_axi_RESULT_ARREADY,
        m_axi_RESULT_ARADDR,
        m_axi_RESULT_ARID,
        m_axi_RESULT_ARLEN,
        m_axi_RESULT_ARSIZE,
        m_axi_RESULT_ARBURST,
        m_axi_RESULT_ARLOCK,
        m_axi_RESULT_ARCACHE,
        m_axi_RESULT_ARPROT,
        m_axi_RESULT_ARQOS,
        m_axi_RESULT_ARREGION,
        m_axi_RESULT_ARUSER,
        m_axi_RESULT_RVALID,
        m_axi_RESULT_RREADY,
        m_axi_RESULT_RDATA,
        m_axi_RESULT_RLAST,
        m_axi_RESULT_RID,
        m_axi_RESULT_RUSER,
        m_axi_RESULT_RRESP,
        m_axi_RESULT_BVALID,
        m_axi_RESULT_BREADY,
        m_axi_RESULT_BRESP,
        m_axi_RESULT_BID,
        m_axi_RESULT_BUSER,
        INPUT_STREAM_TDATA,
        INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST,
        INPUT_STREAM_TID,
        INPUT_STREAM_TDEST,
        INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY
);

parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_M_AXI_RESULT_ID_WIDTH = 1;
parameter    C_M_AXI_RESULT_ADDR_WIDTH = 64;
parameter    C_M_AXI_RESULT_DATA_WIDTH = 32;
parameter    C_M_AXI_RESULT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_WUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_RUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_BUSER_WIDTH = 1;
parameter    C_M_AXI_RESULT_USER_VALUE = 0;
parameter    C_M_AXI_RESULT_PROT_VALUE = 0;
parameter    C_M_AXI_RESULT_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_RESULT_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   m_axi_RESULT_AWVALID;
input   m_axi_RESULT_AWREADY;
output  [C_M_AXI_RESULT_ADDR_WIDTH - 1:0] m_axi_RESULT_AWADDR;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_AWID;
output  [7:0] m_axi_RESULT_AWLEN;
output  [2:0] m_axi_RESULT_AWSIZE;
output  [1:0] m_axi_RESULT_AWBURST;
output  [1:0] m_axi_RESULT_AWLOCK;
output  [3:0] m_axi_RESULT_AWCACHE;
output  [2:0] m_axi_RESULT_AWPROT;
output  [3:0] m_axi_RESULT_AWQOS;
output  [3:0] m_axi_RESULT_AWREGION;
output  [C_M_AXI_RESULT_AWUSER_WIDTH - 1:0] m_axi_RESULT_AWUSER;
output   m_axi_RESULT_WVALID;
input   m_axi_RESULT_WREADY;
output  [C_M_AXI_RESULT_DATA_WIDTH - 1:0] m_axi_RESULT_WDATA;
output  [C_M_AXI_RESULT_WSTRB_WIDTH - 1:0] m_axi_RESULT_WSTRB;
output   m_axi_RESULT_WLAST;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_WID;
output  [C_M_AXI_RESULT_WUSER_WIDTH - 1:0] m_axi_RESULT_WUSER;
output   m_axi_RESULT_ARVALID;
input   m_axi_RESULT_ARREADY;
output  [C_M_AXI_RESULT_ADDR_WIDTH - 1:0] m_axi_RESULT_ARADDR;
output  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_ARID;
output  [7:0] m_axi_RESULT_ARLEN;
output  [2:0] m_axi_RESULT_ARSIZE;
output  [1:0] m_axi_RESULT_ARBURST;
output  [1:0] m_axi_RESULT_ARLOCK;
output  [3:0] m_axi_RESULT_ARCACHE;
output  [2:0] m_axi_RESULT_ARPROT;
output  [3:0] m_axi_RESULT_ARQOS;
output  [3:0] m_axi_RESULT_ARREGION;
output  [C_M_AXI_RESULT_ARUSER_WIDTH - 1:0] m_axi_RESULT_ARUSER;
input   m_axi_RESULT_RVALID;
output   m_axi_RESULT_RREADY;
input  [C_M_AXI_RESULT_DATA_WIDTH - 1:0] m_axi_RESULT_RDATA;
input   m_axi_RESULT_RLAST;
input  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_RID;
input  [C_M_AXI_RESULT_RUSER_WIDTH - 1:0] m_axi_RESULT_RUSER;
input  [1:0] m_axi_RESULT_RRESP;
input   m_axi_RESULT_BVALID;
output   m_axi_RESULT_BREADY;
input  [1:0] m_axi_RESULT_BRESP;
input  [C_M_AXI_RESULT_ID_WIDTH - 1:0] m_axi_RESULT_BID;
input  [C_M_AXI_RESULT_BUSER_WIDTH - 1:0] m_axi_RESULT_BUSER;
input  [23:0] INPUT_STREAM_TDATA;
input  [2:0] INPUT_STREAM_TKEEP;
input  [2:0] INPUT_STREAM_TSTRB;
input  [0:0] INPUT_STREAM_TUSER;
input  [0:0] INPUT_STREAM_TLAST;
input  [0:0] INPUT_STREAM_TID;
input  [0:0] INPUT_STREAM_TDEST;
input   INPUT_STREAM_TVALID;
output   INPUT_STREAM_TREADY;

 reg    ap_rst_n_inv;
wire   [31:0] param_i_q0;
wire   [3:0] param_t_we0;
wire   [31:0] param_t_q0;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [63:0] result_r;
wire    RESULT_AWREADY;
wire    RESULT_WREADY;
wire    RESULT_ARREADY;
wire    RESULT_RVALID;
wire   [31:0] RESULT_RDATA;
wire   [8:0] RESULT_RFIFONUM;
wire    RESULT_BVALID;
wire   [1:0] RESULT_BRESP;
wire   [0:0] RESULT_BID;
wire   [0:0] RESULT_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_result_c_din;
wire    entry_proc_U0_result_c_write;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_done;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_out;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY;
wire   [23:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_write;
wire   [9:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write;
wire   [10:0] AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din;
wire    AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_start;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_done;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_start_out;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_start_write;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data14_read;
wire   [7:0] rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_din;
wire    rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_write;
wire    ImgProcess_0_600_1024_1_2_U0_ap_start;
wire    ImgProcess_0_600_1024_1_2_U0_ap_done;
wire    ImgProcess_0_600_1024_1_2_U0_ap_continue;
wire    ImgProcess_0_600_1024_1_2_U0_ap_idle;
wire    ImgProcess_0_600_1024_1_2_U0_ap_ready;
wire    ImgProcess_0_600_1024_1_2_U0_img_1_data15_read;
wire   [0:0] ImgProcess_0_600_1024_1_2_U0_param_address0;
wire    ImgProcess_0_600_1024_1_2_U0_param_ce0;
wire   [3:0] ImgProcess_0_600_1024_1_2_U0_param_we0;
wire   [31:0] ImgProcess_0_600_1024_1_2_U0_param_d0;
wire    memcpy_1_U0_ap_start;
wire    memcpy_1_U0_ap_done;
wire    memcpy_1_U0_ap_continue;
wire    memcpy_1_U0_ap_idle;
wire    memcpy_1_U0_ap_ready;
wire    memcpy_1_U0_m_axi_RESULT_AWVALID;
wire   [63:0] memcpy_1_U0_m_axi_RESULT_AWADDR;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_AWID;
wire   [31:0] memcpy_1_U0_m_axi_RESULT_AWLEN;
wire   [2:0] memcpy_1_U0_m_axi_RESULT_AWSIZE;
wire   [1:0] memcpy_1_U0_m_axi_RESULT_AWBURST;
wire   [1:0] memcpy_1_U0_m_axi_RESULT_AWLOCK;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_AWCACHE;
wire   [2:0] memcpy_1_U0_m_axi_RESULT_AWPROT;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_AWQOS;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_AWREGION;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_AWUSER;
wire    memcpy_1_U0_m_axi_RESULT_WVALID;
wire   [31:0] memcpy_1_U0_m_axi_RESULT_WDATA;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_WSTRB;
wire    memcpy_1_U0_m_axi_RESULT_WLAST;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_WID;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_WUSER;
wire    memcpy_1_U0_m_axi_RESULT_ARVALID;
wire   [63:0] memcpy_1_U0_m_axi_RESULT_ARADDR;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_ARID;
wire   [31:0] memcpy_1_U0_m_axi_RESULT_ARLEN;
wire   [2:0] memcpy_1_U0_m_axi_RESULT_ARSIZE;
wire   [1:0] memcpy_1_U0_m_axi_RESULT_ARBURST;
wire   [1:0] memcpy_1_U0_m_axi_RESULT_ARLOCK;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_ARCACHE;
wire   [2:0] memcpy_1_U0_m_axi_RESULT_ARPROT;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_ARQOS;
wire   [3:0] memcpy_1_U0_m_axi_RESULT_ARREGION;
wire   [0:0] memcpy_1_U0_m_axi_RESULT_ARUSER;
wire    memcpy_1_U0_m_axi_RESULT_RREADY;
wire    memcpy_1_U0_m_axi_RESULT_BREADY;
wire    memcpy_1_U0_dest_read;
wire   [0:0] memcpy_1_U0_param_address0;
wire    memcpy_1_U0_param_ce0;
wire    param_i_full_n;
wire    param_t_empty_n;
wire    result_c_full_n;
wire   [63:0] result_c_dout;
wire   [3:0] result_c_num_data_valid;
wire   [3:0] result_c_fifo_cap;
wire    result_c_empty_n;
wire    img_0_data_full_n;
wire   [23:0] img_0_data_dout;
wire   [1:0] img_0_data_num_data_valid;
wire   [1:0] img_0_data_fifo_cap;
wire    img_0_data_empty_n;
wire    img_0_rows_c_full_n;
wire   [9:0] img_0_rows_c_dout;
wire   [1:0] img_0_rows_c_num_data_valid;
wire   [1:0] img_0_rows_c_fifo_cap;
wire    img_0_rows_c_empty_n;
wire    img_0_cols_c_full_n;
wire   [10:0] img_0_cols_c_dout;
wire   [1:0] img_0_cols_c_num_data_valid;
wire   [1:0] img_0_cols_c_fifo_cap;
wire    img_0_cols_c_empty_n;
wire    img_1_data_full_n;
wire   [7:0] img_1_data_dout;
wire   [1:0] img_1_data_num_data_valid;
wire   [1:0] img_1_data_fifo_cap;
wire    img_1_data_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;
wire    ap_sync_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;
wire   [0:0] start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din;
wire    start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n;
wire   [0:0] start_for_rgb2gray_9_0_600_1024_1_2_2_U0_dout;
wire    start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n;
wire   [0:0] start_for_ImgProcess_0_600_1024_1_2_U0_din;
wire    start_for_ImgProcess_0_600_1024_1_2_U0_full_n;
wire   [0:0] start_for_ImgProcess_0_600_1024_1_2_U0_dout;
wire    start_for_ImgProcess_0_600_1024_1_2_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready = 1'b0;
end

Test_area_prmter_param_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
param_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(ImgProcess_0_600_1024_1_2_U0_param_address0),
    .i_ce0(ImgProcess_0_600_1024_1_2_U0_param_ce0),
    .i_we0(ImgProcess_0_600_1024_1_2_U0_param_we0),
    .i_d0(ImgProcess_0_600_1024_1_2_U0_param_d0),
    .i_q0(param_i_q0),
    .t_address0(memcpy_1_U0_param_address0),
    .t_ce0(memcpy_1_U0_param_ce0),
    .t_we0(param_t_we0),
    .t_d0(32'd0),
    .t_q0(param_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(param_i_full_n),
    .i_write(ImgProcess_0_600_1024_1_2_U0_ap_done),
    .t_empty_n(param_t_empty_n),
    .t_read(memcpy_1_U0_ap_ready)
);

Test_area_prmter_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Test_area_prmter_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .result_r(result_r)
);

Test_area_prmter_RESULT_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_RESULT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_RESULT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_RESULT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_RESULT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_RESULT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_RESULT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_RESULT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_RESULT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_RESULT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_RESULT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_RESULT_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
RESULT_m_axi_U(
    .AWVALID(m_axi_RESULT_AWVALID),
    .AWREADY(m_axi_RESULT_AWREADY),
    .AWADDR(m_axi_RESULT_AWADDR),
    .AWID(m_axi_RESULT_AWID),
    .AWLEN(m_axi_RESULT_AWLEN),
    .AWSIZE(m_axi_RESULT_AWSIZE),
    .AWBURST(m_axi_RESULT_AWBURST),
    .AWLOCK(m_axi_RESULT_AWLOCK),
    .AWCACHE(m_axi_RESULT_AWCACHE),
    .AWPROT(m_axi_RESULT_AWPROT),
    .AWQOS(m_axi_RESULT_AWQOS),
    .AWREGION(m_axi_RESULT_AWREGION),
    .AWUSER(m_axi_RESULT_AWUSER),
    .WVALID(m_axi_RESULT_WVALID),
    .WREADY(m_axi_RESULT_WREADY),
    .WDATA(m_axi_RESULT_WDATA),
    .WSTRB(m_axi_RESULT_WSTRB),
    .WLAST(m_axi_RESULT_WLAST),
    .WID(m_axi_RESULT_WID),
    .WUSER(m_axi_RESULT_WUSER),
    .ARVALID(m_axi_RESULT_ARVALID),
    .ARREADY(m_axi_RESULT_ARREADY),
    .ARADDR(m_axi_RESULT_ARADDR),
    .ARID(m_axi_RESULT_ARID),
    .ARLEN(m_axi_RESULT_ARLEN),
    .ARSIZE(m_axi_RESULT_ARSIZE),
    .ARBURST(m_axi_RESULT_ARBURST),
    .ARLOCK(m_axi_RESULT_ARLOCK),
    .ARCACHE(m_axi_RESULT_ARCACHE),
    .ARPROT(m_axi_RESULT_ARPROT),
    .ARQOS(m_axi_RESULT_ARQOS),
    .ARREGION(m_axi_RESULT_ARREGION),
    .ARUSER(m_axi_RESULT_ARUSER),
    .RVALID(m_axi_RESULT_RVALID),
    .RREADY(m_axi_RESULT_RREADY),
    .RDATA(m_axi_RESULT_RDATA),
    .RLAST(m_axi_RESULT_RLAST),
    .RID(m_axi_RESULT_RID),
    .RUSER(m_axi_RESULT_RUSER),
    .RRESP(m_axi_RESULT_RRESP),
    .BVALID(m_axi_RESULT_BVALID),
    .BREADY(m_axi_RESULT_BREADY),
    .BRESP(m_axi_RESULT_BRESP),
    .BID(m_axi_RESULT_BID),
    .BUSER(m_axi_RESULT_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(RESULT_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(RESULT_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(RESULT_RDATA),
    .I_RFIFONUM(RESULT_RFIFONUM),
    .I_AWVALID(memcpy_1_U0_m_axi_RESULT_AWVALID),
    .I_AWREADY(RESULT_AWREADY),
    .I_AWADDR(memcpy_1_U0_m_axi_RESULT_AWADDR),
    .I_AWLEN(memcpy_1_U0_m_axi_RESULT_AWLEN),
    .I_WVALID(memcpy_1_U0_m_axi_RESULT_WVALID),
    .I_WREADY(RESULT_WREADY),
    .I_WDATA(memcpy_1_U0_m_axi_RESULT_WDATA),
    .I_WSTRB(memcpy_1_U0_m_axi_RESULT_WSTRB),
    .I_BVALID(RESULT_BVALID),
    .I_BREADY(memcpy_1_U0_m_axi_RESULT_BREADY)
);

Test_area_prmter_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .result(result_r),
    .result_c_din(entry_proc_U0_result_c_din),
    .result_c_num_data_valid(result_c_num_data_valid),
    .result_c_fifo_cap(result_c_fifo_cap),
    .result_c_full_n(result_c_full_n),
    .result_c_write(entry_proc_U0_result_c_write)
);

Test_area_prmter_AXIvideo2xfMat_24_9_600_1024_1_2_s AXIvideo2xfMat_24_9_600_1024_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start),
    .start_full_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n),
    .ap_done(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_done),
    .ap_continue(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue),
    .ap_idle(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle),
    .ap_ready(AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready),
    .start_out(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_out),
    .start_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write),
    .INPUT_STREAM_TDATA(INPUT_STREAM_TDATA),
    .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
    .INPUT_STREAM_TREADY(AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY),
    .INPUT_STREAM_TKEEP(INPUT_STREAM_TKEEP),
    .INPUT_STREAM_TSTRB(INPUT_STREAM_TSTRB),
    .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
    .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
    .INPUT_STREAM_TID(INPUT_STREAM_TID),
    .INPUT_STREAM_TDEST(INPUT_STREAM_TDEST),
    .img_0_data14_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_din),
    .img_0_data14_num_data_valid(img_0_data_num_data_valid),
    .img_0_data14_fifo_cap(img_0_data_fifo_cap),
    .img_0_data14_full_n(img_0_data_full_n),
    .img_0_data14_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_write),
    .img_0_rows_c_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din),
    .img_0_rows_c_num_data_valid(img_0_rows_c_num_data_valid),
    .img_0_rows_c_fifo_cap(img_0_rows_c_fifo_cap),
    .img_0_rows_c_full_n(img_0_rows_c_full_n),
    .img_0_rows_c_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write),
    .img_0_cols_c_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din),
    .img_0_cols_c_num_data_valid(img_0_cols_c_num_data_valid),
    .img_0_cols_c_fifo_cap(img_0_cols_c_fifo_cap),
    .img_0_cols_c_full_n(img_0_cols_c_full_n),
    .img_0_cols_c_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write)
);

Test_area_prmter_rgb2gray_9_0_600_1024_1_2_2_s rgb2gray_9_0_600_1024_1_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(rgb2gray_9_0_600_1024_1_2_2_U0_ap_start),
    .start_full_n(start_for_ImgProcess_0_600_1024_1_2_U0_full_n),
    .ap_done(rgb2gray_9_0_600_1024_1_2_2_U0_ap_done),
    .ap_continue(rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue),
    .ap_idle(rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle),
    .ap_ready(rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready),
    .start_out(rgb2gray_9_0_600_1024_1_2_2_U0_start_out),
    .start_write(rgb2gray_9_0_600_1024_1_2_2_U0_start_write),
    .p_src_rows_dout(img_0_rows_c_dout),
    .p_src_rows_num_data_valid(img_0_rows_c_num_data_valid),
    .p_src_rows_fifo_cap(img_0_rows_c_fifo_cap),
    .p_src_rows_empty_n(img_0_rows_c_empty_n),
    .p_src_rows_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read),
    .p_src_cols_dout(img_0_cols_c_dout),
    .p_src_cols_num_data_valid(img_0_cols_c_num_data_valid),
    .p_src_cols_fifo_cap(img_0_cols_c_fifo_cap),
    .p_src_cols_empty_n(img_0_cols_c_empty_n),
    .p_src_cols_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read),
    .img_0_data14_dout(img_0_data_dout),
    .img_0_data14_num_data_valid(img_0_data_num_data_valid),
    .img_0_data14_fifo_cap(img_0_data_fifo_cap),
    .img_0_data14_empty_n(img_0_data_empty_n),
    .img_0_data14_read(rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data14_read),
    .img_1_data15_din(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_din),
    .img_1_data15_num_data_valid(img_1_data_num_data_valid),
    .img_1_data15_fifo_cap(img_1_data_fifo_cap),
    .img_1_data15_full_n(img_1_data_full_n),
    .img_1_data15_write(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_write)
);

Test_area_prmter_ImgProcess_0_600_1024_1_2_s ImgProcess_0_600_1024_1_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ImgProcess_0_600_1024_1_2_U0_ap_start),
    .ap_done(ImgProcess_0_600_1024_1_2_U0_ap_done),
    .ap_continue(ImgProcess_0_600_1024_1_2_U0_ap_continue),
    .ap_idle(ImgProcess_0_600_1024_1_2_U0_ap_idle),
    .ap_ready(ImgProcess_0_600_1024_1_2_U0_ap_ready),
    .img_1_data15_dout(img_1_data_dout),
    .img_1_data15_num_data_valid(img_1_data_num_data_valid),
    .img_1_data15_fifo_cap(img_1_data_fifo_cap),
    .img_1_data15_empty_n(img_1_data_empty_n),
    .img_1_data15_read(ImgProcess_0_600_1024_1_2_U0_img_1_data15_read),
    .param_address0(ImgProcess_0_600_1024_1_2_U0_param_address0),
    .param_ce0(ImgProcess_0_600_1024_1_2_U0_param_ce0),
    .param_we0(ImgProcess_0_600_1024_1_2_U0_param_we0),
    .param_d0(ImgProcess_0_600_1024_1_2_U0_param_d0)
);

Test_area_prmter_memcpy_1 memcpy_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(memcpy_1_U0_ap_start),
    .ap_done(memcpy_1_U0_ap_done),
    .ap_continue(memcpy_1_U0_ap_continue),
    .ap_idle(memcpy_1_U0_ap_idle),
    .ap_ready(memcpy_1_U0_ap_ready),
    .m_axi_RESULT_AWVALID(memcpy_1_U0_m_axi_RESULT_AWVALID),
    .m_axi_RESULT_AWREADY(RESULT_AWREADY),
    .m_axi_RESULT_AWADDR(memcpy_1_U0_m_axi_RESULT_AWADDR),
    .m_axi_RESULT_AWID(memcpy_1_U0_m_axi_RESULT_AWID),
    .m_axi_RESULT_AWLEN(memcpy_1_U0_m_axi_RESULT_AWLEN),
    .m_axi_RESULT_AWSIZE(memcpy_1_U0_m_axi_RESULT_AWSIZE),
    .m_axi_RESULT_AWBURST(memcpy_1_U0_m_axi_RESULT_AWBURST),
    .m_axi_RESULT_AWLOCK(memcpy_1_U0_m_axi_RESULT_AWLOCK),
    .m_axi_RESULT_AWCACHE(memcpy_1_U0_m_axi_RESULT_AWCACHE),
    .m_axi_RESULT_AWPROT(memcpy_1_U0_m_axi_RESULT_AWPROT),
    .m_axi_RESULT_AWQOS(memcpy_1_U0_m_axi_RESULT_AWQOS),
    .m_axi_RESULT_AWREGION(memcpy_1_U0_m_axi_RESULT_AWREGION),
    .m_axi_RESULT_AWUSER(memcpy_1_U0_m_axi_RESULT_AWUSER),
    .m_axi_RESULT_WVALID(memcpy_1_U0_m_axi_RESULT_WVALID),
    .m_axi_RESULT_WREADY(RESULT_WREADY),
    .m_axi_RESULT_WDATA(memcpy_1_U0_m_axi_RESULT_WDATA),
    .m_axi_RESULT_WSTRB(memcpy_1_U0_m_axi_RESULT_WSTRB),
    .m_axi_RESULT_WLAST(memcpy_1_U0_m_axi_RESULT_WLAST),
    .m_axi_RESULT_WID(memcpy_1_U0_m_axi_RESULT_WID),
    .m_axi_RESULT_WUSER(memcpy_1_U0_m_axi_RESULT_WUSER),
    .m_axi_RESULT_ARVALID(memcpy_1_U0_m_axi_RESULT_ARVALID),
    .m_axi_RESULT_ARREADY(1'b0),
    .m_axi_RESULT_ARADDR(memcpy_1_U0_m_axi_RESULT_ARADDR),
    .m_axi_RESULT_ARID(memcpy_1_U0_m_axi_RESULT_ARID),
    .m_axi_RESULT_ARLEN(memcpy_1_U0_m_axi_RESULT_ARLEN),
    .m_axi_RESULT_ARSIZE(memcpy_1_U0_m_axi_RESULT_ARSIZE),
    .m_axi_RESULT_ARBURST(memcpy_1_U0_m_axi_RESULT_ARBURST),
    .m_axi_RESULT_ARLOCK(memcpy_1_U0_m_axi_RESULT_ARLOCK),
    .m_axi_RESULT_ARCACHE(memcpy_1_U0_m_axi_RESULT_ARCACHE),
    .m_axi_RESULT_ARPROT(memcpy_1_U0_m_axi_RESULT_ARPROT),
    .m_axi_RESULT_ARQOS(memcpy_1_U0_m_axi_RESULT_ARQOS),
    .m_axi_RESULT_ARREGION(memcpy_1_U0_m_axi_RESULT_ARREGION),
    .m_axi_RESULT_ARUSER(memcpy_1_U0_m_axi_RESULT_ARUSER),
    .m_axi_RESULT_RVALID(1'b0),
    .m_axi_RESULT_RREADY(memcpy_1_U0_m_axi_RESULT_RREADY),
    .m_axi_RESULT_RDATA(32'd0),
    .m_axi_RESULT_RLAST(1'b0),
    .m_axi_RESULT_RID(1'd0),
    .m_axi_RESULT_RFIFONUM(9'd0),
    .m_axi_RESULT_RUSER(1'd0),
    .m_axi_RESULT_RRESP(2'd0),
    .m_axi_RESULT_BVALID(RESULT_BVALID),
    .m_axi_RESULT_BREADY(memcpy_1_U0_m_axi_RESULT_BREADY),
    .m_axi_RESULT_BRESP(RESULT_BRESP),
    .m_axi_RESULT_BID(RESULT_BID),
    .m_axi_RESULT_BUSER(RESULT_BUSER),
    .dest_dout(result_c_dout),
    .dest_num_data_valid(result_c_num_data_valid),
    .dest_fifo_cap(result_c_fifo_cap),
    .dest_empty_n(result_c_empty_n),
    .dest_read(memcpy_1_U0_dest_read),
    .param_address0(memcpy_1_U0_param_address0),
    .param_ce0(memcpy_1_U0_param_ce0),
    .param_q0(param_t_q0)
);

Test_area_prmter_fifo_w64_d6_S result_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_result_c_din),
    .if_full_n(result_c_full_n),
    .if_write(entry_proc_U0_result_c_write),
    .if_dout(result_c_dout),
    .if_num_data_valid(result_c_num_data_valid),
    .if_fifo_cap(result_c_fifo_cap),
    .if_empty_n(result_c_empty_n),
    .if_read(memcpy_1_U0_dest_read)
);

Test_area_prmter_fifo_w24_d2_S img_0_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_din),
    .if_full_n(img_0_data_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_data14_write),
    .if_dout(img_0_data_dout),
    .if_num_data_valid(img_0_data_num_data_valid),
    .if_fifo_cap(img_0_data_fifo_cap),
    .if_empty_n(img_0_data_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_img_0_data14_read)
);

Test_area_prmter_fifo_w10_d2_S img_0_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_din),
    .if_full_n(img_0_rows_c_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_rows_c_write),
    .if_dout(img_0_rows_c_dout),
    .if_num_data_valid(img_0_rows_c_num_data_valid),
    .if_fifo_cap(img_0_rows_c_fifo_cap),
    .if_empty_n(img_0_rows_c_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_rows_read)
);

Test_area_prmter_fifo_w11_d2_S img_0_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_din),
    .if_full_n(img_0_cols_c_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_img_0_cols_c_write),
    .if_dout(img_0_cols_c_dout),
    .if_num_data_valid(img_0_cols_c_num_data_valid),
    .if_fifo_cap(img_0_cols_c_fifo_cap),
    .if_empty_n(img_0_cols_c_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_p_src_cols_read)
);

Test_area_prmter_fifo_w8_d2_S img_1_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_din),
    .if_full_n(img_1_data_full_n),
    .if_write(rgb2gray_9_0_600_1024_1_2_2_U0_img_1_data15_write),
    .if_dout(img_1_data_dout),
    .if_num_data_valid(img_1_data_num_data_valid),
    .if_fifo_cap(img_1_data_fifo_cap),
    .if_empty_n(img_1_data_empty_n),
    .if_read(ImgProcess_0_600_1024_1_2_U0_img_1_data15_read)
);

Test_area_prmter_start_for_rgb2gray_9_0_600_1024_1_2_2_U0 start_for_rgb2gray_9_0_600_1024_1_2_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din),
    .if_full_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_full_n),
    .if_write(AXIvideo2xfMat_24_9_600_1024_1_2_U0_start_write),
    .if_dout(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_dout),
    .if_empty_n(start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n),
    .if_read(rgb2gray_9_0_600_1024_1_2_2_U0_ap_ready)
);

Test_area_prmter_start_for_ImgProcess_0_600_1024_1_2_U0 start_for_ImgProcess_0_600_1024_1_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ImgProcess_0_600_1024_1_2_U0_din),
    .if_full_n(start_for_ImgProcess_0_600_1024_1_2_U0_full_n),
    .if_write(rgb2gray_9_0_600_1024_1_2_2_U0_start_write),
    .if_dout(start_for_ImgProcess_0_600_1024_1_2_U0_dout),
    .if_empty_n(start_for_ImgProcess_0_600_1024_1_2_U0_empty_n),
    .if_read(ImgProcess_0_600_1024_1_2_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready <= ap_sync_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_continue = 1'b1;

assign AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_start = ((ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready ^ 1'b1) & ap_start);

assign INPUT_STREAM_TREADY = AXIvideo2xfMat_24_9_600_1024_1_2_U0_INPUT_STREAM_TREADY;

assign ImgProcess_0_600_1024_1_2_U0_ap_continue = param_i_full_n;

assign ImgProcess_0_600_1024_1_2_U0_ap_start = start_for_ImgProcess_0_600_1024_1_2_U0_empty_n;

assign RESULT_BID = 1'd0;

assign RESULT_BRESP = 2'd0;

assign RESULT_BUSER = 1'd0;

assign ap_done = memcpy_1_U0_ap_done;

assign ap_idle = (rgb2gray_9_0_600_1024_1_2_2_U0_ap_idle & memcpy_1_U0_ap_idle & (param_t_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & ImgProcess_0_600_1024_1_2_U0_ap_idle & AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready = (ap_sync_reg_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready | AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_AXIvideo2xfMat_24_9_600_1024_1_2_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign memcpy_1_U0_ap_continue = 1'b1;

assign memcpy_1_U0_ap_start = param_t_empty_n;

assign param_t_we0 = 1'b0;

assign rgb2gray_9_0_600_1024_1_2_2_U0_ap_continue = 1'b1;

assign rgb2gray_9_0_600_1024_1_2_2_U0_ap_start = start_for_rgb2gray_9_0_600_1024_1_2_2_U0_empty_n;

assign start_for_ImgProcess_0_600_1024_1_2_U0_din = 1'b1;

assign start_for_rgb2gray_9_0_600_1024_1_2_2_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "Test_area_prmter_hls_deadlock_detector.vh"
// synthesis translate_on

reg find_kernel_block = 0;
// synthesis translate_off
`include "Test_area_prmter_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //Test_area_prmter

