0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/statemachine_tb.sv,1506456718,systemVerilog,,,,statemachine_tb,,xil_defaultlib,,,,,,
C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/statemachine.sv,1506606793,systemVerilog,,,,statemachine,,xil_defaultlib,,,,,,
