{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417650819422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417650819422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 17:53:38 2014 " "Processing started: Wed Dec 03 17:53:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417650819422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417650819422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417650819422 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417650821468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux_001 " "Found entity 1: Video_System_rsp_xbar_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_mux " "Found entity 1: Video_System_rsp_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_004 " "Found entity 1: Video_System_rsp_xbar_demux_004" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_003 " "Found entity 1: Video_System_rsp_xbar_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_rsp_xbar_demux_002 " "Found entity 1: Video_System_rsp_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux_004 " "Found entity 1: Video_System_cmd_xbar_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_mux " "Found entity 1: Video_System_cmd_xbar_mux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_002 " "Found entity 1: Video_System_cmd_xbar_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux_001 " "Found entity 1: Video_System_cmd_xbar_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_cmd_xbar_demux " "Found entity 1: Video_System_cmd_xbar_demux" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_id_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_id_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_004_default_decode " "Found entity 1: Video_System_id_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_004 " "Found entity 2: Video_System_id_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_004.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_id_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_id_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_003_default_decode " "Found entity 1: Video_System_id_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_003 " "Found entity 2: Video_System_id_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_id_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_id_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_002_default_decode " "Found entity 1: Video_System_id_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router_002 " "Found entity 2: Video_System_id_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_id_router.sv(48) " "Verilog HDL Declaration information at Video_System_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_id_router.sv(49) " "Verilog HDL Declaration information at Video_System_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_id_router_default_decode " "Found entity 1: Video_System_id_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_id_router " "Found entity 2: Video_System_id_router" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_addr_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_addr_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_002_default_decode " "Found entity 1: Video_System_addr_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_002 " "Found entity 2: Video_System_addr_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_addr_router_001.sv(48) " "Verilog HDL Declaration information at Video_System_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_addr_router_001.sv(49) " "Verilog HDL Declaration information at Video_System_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_001_default_decode " "Found entity 1: Video_System_addr_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router_001 " "Found entity 2: Video_System_addr_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_addr_router.sv(48) " "Verilog HDL Declaration information at Video_System_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_addr_router.sv(49) " "Verilog HDL Declaration information at Video_System_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_addr_router_default_decode " "Found entity 1: Video_System_addr_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_addr_router " "Found entity 2: Video_System_addr_router" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_pio_0 " "Found entity 1: Video_System_pio_0" {  } { { "Video_System/synthesis/submodules/Video_System_pio_0.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "Video_System/synthesis/submodules/altera_up_ps2.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_command_out.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_data_in.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Video_System_ps2_0.v(258) " "Verilog HDL Module Instantiation warning at Video_System_ps2_0.v(258): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 258 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_ps2_0 " "Found entity 1: Video_System_ps2_0" {  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Clock_Signals " "Found entity 1: Video_System_Clock_Signals" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_tm_count " "Found entity 13: Video_System_CPU_nios2_oci_compute_tm_count" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifowp_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifowp_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifocount_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifocount_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Alpha_Blender " "Found entity 1: Video_System_Alpha_Blender" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_char_buffer_with_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_char_buffer_with_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Char_Buffer_with_DMA " "Found entity 1: Video_System_Char_Buffer_with_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822466 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Example_3_Both_Buffers.v(176) " "Verilog HDL Module Instantiation warning at Example_3_Both_Buffers.v(176): ignored dangling comma in List of Port Connections" {  } { { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1417650822466 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Example_3_Both_Buffers Example_3_Both_Buffers.v(74) " "Verilog Module Declaration warning at Example_3_Both_Buffers.v(74): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Example_3_Both_Buffers\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 74 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650822466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_3_both_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file example_3_both_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_3_Both_Buffers " "Found entity 1: Example_3_Both_Buffers" {  } { { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650822466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650822466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1567) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1567): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417650822497 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1569) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1569): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417650822497 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1725) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1725): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417650822497 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2553) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2553): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417650822497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_3_Both_Buffers " "Elaborating entity \"Example_3_Both_Buffers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417650823074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Char_Buffer_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Char_Buffer_System\"" {  } { { "Example_3_Both_Buffers.v" "Char_Buffer_System" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3125 " "Parameter \"maximum_depth\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3125 " "Parameter \"numwords_a\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823496 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650823496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9d1 " "Found entity 1: altsyncram_i9d1" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650823776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650823776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9d1 Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated " "Elaborating entity \"altsyncram_i9d1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Char_Buffer_with_DMA Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma " "Elaborating entity \"Video_System_Char_Buffer_with_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823870 ""}  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650823870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650823995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650823995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650823995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Character_Rom" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824276 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650824276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824666 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650824666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650824915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650824915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650824915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825617 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825617 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825633 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825633 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825648 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825648 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825648 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650825648 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825711 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650825711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650825929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650825929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650825929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650826335 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650826350 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650826350 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650826350 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826397 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650826397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650826912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650826912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650826912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650827006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650827006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650827037 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Alpha_Blender Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender " "Elaborating entity \"Video_System_Alpha_Blender\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\"" {  } { { "Video_System/synthesis/Video_System.v" "alpha_blender" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "alpha_blender" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Char_Buffer_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827084 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650827084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aig1 " "Found entity 1: altsyncram_aig1" {  } { { "db/altsyncram_aig1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_aig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650827193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650827193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aig1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated " "Elaborating entity \"altsyncram_aig1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827271 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650827271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_big1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_big1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_big1 " "Found entity 1: altsyncram_big1" {  } { { "db/altsyncram_big1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_big1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650827380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650827380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_big1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_big1:auto_generated " "Elaborating entity \"altsyncram_big1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_big1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650827474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827474 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650827474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827505 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650827505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ev71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ev71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ev71 " "Found entity 1: altsyncram_ev71" {  } { { "db/altsyncram_ev71.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_ev71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650827614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650827614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ev71 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ev71:auto_generated " "Elaborating entity \"altsyncram_ev71\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ev71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_tm_count Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_tm_count:Video_System_CPU_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_tm_count\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_tm_count:Video_System_CPU_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_compute_tm_count_tm_count" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifowp_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifowp_inc:Video_System_CPU_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Video_System_CPU_nios2_oci_fifowp_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifowp_inc:Video_System_CPU_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_fifowp_inc_fifowp" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifocount_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifocount_inc:Video_System_CPU_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Video_System_CPU_nios2_oci_fifocount_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifocount_inc:Video_System_CPU_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_fifocount_inc_fifocount" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650827832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Clock_Signals Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals " "Elaborating entity \"Video_System_Clock_Signals\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\"" {  } { { "Video_System/synthesis/Video_System.v" "clock_signals" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650827832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDRAM_CLK Video_System_Clock_Signals.v(97) " "Verilog HDL or VHDL warning at Video_System_Clock_Signals.v(97): object \"SDRAM_CLK\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650827832 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Clock_Signals:clock_signals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828113 ""}  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650828113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_ps2_0 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0 " "Elaborating entity \"Video_System_ps2_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\"" {  } { { "Video_System/synthesis/Video_System.v" "ps2_0" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "PS2_Serial_Port" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(228) " "Verilog HDL assignment warning at altera_up_ps2.v(228): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_ps2.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650828129 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "Video_System/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(192) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(192): truncated value with size 32 to match size of target (4)" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_data_in.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650828144 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "Video_System/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(246) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(246): truncated value with size 32 to match size of target (13)" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_command_out.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650828144 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(257) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(257): truncated value with size 32 to match size of target (20)" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_command_out.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650828144 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(273) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(273): truncated value with size 32 to match size of target (17)" {  } { { "Video_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_up_ps2_command_out.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417650828144 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "Incoming_Data_FIFO" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 258 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828207 ""}  } { { "Video_System/synthesis/submodules/Video_System_ps2_0.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_ps2_0.v" 258 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650828207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Elaborating entity \"scfifo_tr31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_gj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Elaborating entity \"altsyncram_rqd1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_gj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_mbj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Elaborating entity \"altsyncram_mbj1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3o8 " "Found entity 1: cmpr_3o8" {  } { { "db/cmpr_3o8.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cmpr_3o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer " "Elaborating entity \"cmpr_3o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gj31.tdf" "almost_full_comparer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_gj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison " "Elaborating entity \"cmpr_3o8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison\"" {  } { { "db/a_dpfifo_gj31.tdf" "three_comparison" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_gj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/cntr_r57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650828722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650828722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Elaborating entity \"cntr_r57\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_dpfifo_gj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_pio_0 Video_System:Char_Buffer_System\|Video_System_pio_0:pio_0 " "Elaborating entity \"Video_System_pio_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_pio_0:pio_0\"" {  } { { "Video_System/synthesis/Video_System.v" "pio_0" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_instruction_master_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_data_master_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory_s1_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma_avalon_char_control_slave_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "ps2_0_avalon_ps2_slave_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "Video_System/synthesis/Video_System.v" "pio_0_s1_translator" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router Video_System:Char_Buffer_System\|Video_System_addr_router:addr_router " "Elaborating entity \"Video_System_addr_router\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router:addr_router\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_default_decode Video_System:Char_Buffer_System\|Video_System_addr_router:addr_router\|Video_System_addr_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_addr_router_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router:addr_router\|Video_System_addr_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_001 Video_System:Char_Buffer_System\|Video_System_addr_router_001:addr_router_001 " "Elaborating entity \"Video_System_addr_router_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router_001:addr_router_001\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_001_default_decode Video_System:Char_Buffer_System\|Video_System_addr_router_001:addr_router_001\|Video_System_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Video_System_addr_router_001_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router_001:addr_router_001\|Video_System_addr_router_001_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_001.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_002 Video_System:Char_Buffer_System\|Video_System_addr_router_002:addr_router_002 " "Elaborating entity \"Video_System_addr_router_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router_002:addr_router_002\"" {  } { { "Video_System/synthesis/Video_System.v" "addr_router_002" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_addr_router_002_default_decode Video_System:Char_Buffer_System\|Video_System_addr_router_002:addr_router_002\|Video_System_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_addr_router_002_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_addr_router_002:addr_router_002\|Video_System_addr_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_addr_router_002.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router Video_System:Char_Buffer_System\|Video_System_id_router:id_router " "Elaborating entity \"Video_System_id_router\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router:id_router\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_default_decode Video_System:Char_Buffer_System\|Video_System_id_router:id_router\|Video_System_id_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_id_router_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router:id_router\|Video_System_id_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_002 Video_System:Char_Buffer_System\|Video_System_id_router_002:id_router_002 " "Elaborating entity \"Video_System_id_router_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_002:id_router_002\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router_002" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_002_default_decode Video_System:Char_Buffer_System\|Video_System_id_router_002:id_router_002\|Video_System_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_id_router_002_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_002:id_router_002\|Video_System_id_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_002.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_003 Video_System:Char_Buffer_System\|Video_System_id_router_003:id_router_003 " "Elaborating entity \"Video_System_id_router_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_003:id_router_003\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router_003" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650828987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_003_default_decode Video_System:Char_Buffer_System\|Video_System_id_router_003:id_router_003\|Video_System_id_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_id_router_003_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_003:id_router_003\|Video_System_id_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_003.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_004 Video_System:Char_Buffer_System\|Video_System_id_router_004:id_router_004 " "Elaborating entity \"Video_System_id_router_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_004:id_router_004\"" {  } { { "Video_System/synthesis/Video_System.v" "id_router_004" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_id_router_004_default_decode Video_System:Char_Buffer_System\|Video_System_id_router_004:id_router_004\|Video_System_id_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_id_router_004_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_id_router_004:id_router_004\|Video_System_id_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_id_router_004.sv" "the_default_decode" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "burst_adapter" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "Video_System/synthesis/Video_System.v" "burst_adapter_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Video_System_cmd_xbar_demux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux_001 Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Video_System_cmd_xbar_demux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_demux_002 Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"Video_System_cmd_xbar_demux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_demux_002" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_mux Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Video_System_cmd_xbar_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_mux" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" "arb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_cmd_xbar_mux_004 Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"Video_System_cmd_xbar_mux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "Video_System/synthesis/Video_System.v" "cmd_xbar_mux_004" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux_002 Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Video_System_rsp_xbar_demux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux_002" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux_003 Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"Video_System_rsp_xbar_demux_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux_003" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_demux_004 Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"Video_System_rsp_xbar_demux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_demux_004" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_mux Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Video_System_rsp_xbar_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_mux" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" "arb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_rsp_xbar_mux_001 Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Video_System_rsp_xbar_mux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rsp_xbar_mux_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" "arb" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter_001" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter_002" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829205 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417650829205 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650829205 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650829205 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417650829205 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "Video_System/synthesis/Video_System.v" "width_adapter_003" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829205 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417650829221 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650829221 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417650829221 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1417650829221 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Video_System:Char_Buffer_System\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Video_System/synthesis/Video_System.v" "crosser" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 4015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Video_System:Char_Buffer_System\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650829252 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Clock_Signals.v" "DE_Clock_Generator_System" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Clock_Signals.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1417650831764 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1417650831889 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 757 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650834743 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 740 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650834743 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 740 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650834743 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1417650834743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1417650834743 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a4 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a3 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a2 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a1 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a0 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a5 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a16 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a15 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a14 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a13 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a12 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a11 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a23 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a9 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a21 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a22 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a8 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a7 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a20 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a6 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a19 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a18 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a17 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a10 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a27 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a28 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a29 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a30 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a31 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a24 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a25 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""} { "Info" "IBAL_BAL_RAM_SLICE" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a26 " "RAM block slice \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 66 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/Video_System.v" 715 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 176 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842356 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1417650842356 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1417650842356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_i9d1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3125 " "Parameter \"NUMWORDS_A\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Video_System_Onchip_Memory.hex " "Parameter \"INIT_FILE\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417650842450 ""}  } { { "db/altsyncram_i9d1.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_i9d1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417650842450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tg23.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tg23.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tg23 " "Found entity 1: altsyncram_tg23" {  } { { "db/altsyncram_tg23.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/altsyncram_tg23.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650842606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650842606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8oa " "Found entity 1: decode_8oa" {  } { { "db/decode_8oa.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/decode_8oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650842715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650842715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5kb " "Found entity 1: mux_5kb" {  } { { "db/mux_5kb.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/mux_5kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417650842824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417650842824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417650843635 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3167 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4133 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3740 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 599 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417650844197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417650844197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417650847803 "|Example_3_Both_Buffers|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417650847803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "230 " "230 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417650851330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.map.smsg " "Generated suppressed messages file D:/Maestria/FPGA_3C_2014/P4/verilog/Example_3_Both_Buffers.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417650852375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417650854154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417650854154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4117 " "Implemented 4117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417650856073 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417650856073 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417650856073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3605 " "Implemented 3605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417650856073 ""} { "Info" "ICUT_CUT_TM_RAMS" "425 " "Implemented 425 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417650856073 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1417650856073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417650856073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417650856229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 17:54:16 2014 " "Processing ended: Wed Dec 03 17:54:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417650856229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417650856229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417650856229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417650856229 ""}
