// SPDX-License-Identifier:	GPL-2.0+
/*
 * Copyright 2019-2023 NXP
 *
 */

#ifndef _LX2160A_BAREMETAL_H_
#define _LX2160A_BAREMETAL_H_

/* Number of cores in each cluster */
#define CORE_NUM_PER_CLUSTER 2

#if defined(CONFIG_BAREMETAL)

#define CFG_BAREMETAL_FIRST_CORE 0

/* set Master core size to 512M, slave core to 64M, share mem to 64M */
#define CFG_BAREMETAL_SYS_SDRAM_MASTER_SIZE    (512 * 1024 * 1024UL)
#define CFG_BAREMETAL_SYS_SDRAM_SLAVE_SIZE (64 * 1024 * 1024UL)
#define CFG_BAREMETAL_SYS_SDRAM_RESERVE_SIZE (16 * 1024 * 1024UL)
#define CFG_BAREMETAL_SYS_SDRAM_SHARE_SIZE \
	((64 * 1024 * 1024UL) - CFG_BAREMETAL_SYS_SDRAM_RESERVE_SIZE)
#define CFG_BAREMETAL_SYS_SDRAM_SHARE_BASE \
	(CFG_SYS_SDRAM_BASE + CFG_BAREMETAL_SYS_SDRAM_MASTER_SIZE \
	+ CFG_BAREMETAL_SYS_SDRAM_SLAVE_SIZE * (CONFIG_MAX_CPUS - 1))
#define CFG_BAREMETAL_SYS_SDRAM_RESERVE_BASE \
	(CFG_BAREMETAL_SYS_SDRAM_SHARE_BASE + \
	CFG_BAREMETAL_SYS_SDRAM_SHARE_SIZE)

#if defined(CONFIG_BAREMETAL_SLAVE_MODE)

#define CONFIG_PL011_SERIAL
#undef CONFIG_EXTRA_ENV_SETTINGS

#endif /* CONFIG_BAREMETAL_SLAVE_MODE */

#endif /* CONFIG_BAREMETAL */

#endif /* _LX2160A_BAREMETAL_H_ */
