

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov  7 13:49:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4195352|  4195352|  41.954 ms|  41.954 ms|  4195353|  4195353|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_29_1_fu_266                  |dft_Pipeline_VITIS_LOOP_29_1                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3_fu_318  |dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3  |  4194321|  4194321|  41.943 ms|  41.943 ms|  4194308|  4194308|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       32|    5|    1205|   1779|    -|
|Memory           |       32|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|   1311|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    5|    1295|   3096|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |CTRL_BUS_s_axi_U                                         |CTRL_BUS_s_axi                                |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_29_1_fu_266                  |dft_Pipeline_VITIS_LOOP_29_1                  |        0|   0|    24|    84|    0|
    |grp_dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3_fu_318  |dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3  |       32|   5|  1145|  1655|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |       32|   5|  1205|  1779|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_sample_U     |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_1_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_2_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_3_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_4_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_5_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_6_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_7_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_8_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_9_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_10_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_11_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_12_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_13_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_14_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |real_sample_15_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_U     |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_1_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_2_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_3_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_4_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_5_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_6_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_7_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_8_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_9_U   |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_10_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_11_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_12_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_13_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_14_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imag_sample_15_U  |real_sample_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                           |       32|  0|   0|    0|  2048| 1024|    32|        65536|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3_fu_318_imag_op_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3_fu_318_real_op_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6                                                                |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                          |          |   0|  0|   6|           3|           3|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |imag_op_stream_TDATA_int_regslice       |   9|          2|   32|         64|
    |imag_op_stream_TKEEP_int_regslice       |   9|          2|    4|          8|
    |imag_op_stream_TLAST_int_regslice       |   9|          2|    1|          2|
    |imag_op_stream_TSTRB_int_regslice       |   9|          2|    4|          8|
    |imag_sample_10_address0                 |  14|          3|    6|         18|
    |imag_sample_10_ce0                      |  14|          3|    1|          3|
    |imag_sample_10_we0                      |   9|          2|    1|          2|
    |imag_sample_11_address0                 |  14|          3|    6|         18|
    |imag_sample_11_ce0                      |  14|          3|    1|          3|
    |imag_sample_11_we0                      |   9|          2|    1|          2|
    |imag_sample_12_address0                 |  14|          3|    6|         18|
    |imag_sample_12_ce0                      |  14|          3|    1|          3|
    |imag_sample_12_we0                      |   9|          2|    1|          2|
    |imag_sample_13_address0                 |  14|          3|    6|         18|
    |imag_sample_13_ce0                      |  14|          3|    1|          3|
    |imag_sample_13_we0                      |   9|          2|    1|          2|
    |imag_sample_14_address0                 |  14|          3|    6|         18|
    |imag_sample_14_ce0                      |  14|          3|    1|          3|
    |imag_sample_14_we0                      |   9|          2|    1|          2|
    |imag_sample_15_address0                 |  14|          3|    6|         18|
    |imag_sample_15_ce0                      |  14|          3|    1|          3|
    |imag_sample_15_we0                      |   9|          2|    1|          2|
    |imag_sample_1_address0                  |  14|          3|    6|         18|
    |imag_sample_1_ce0                       |  14|          3|    1|          3|
    |imag_sample_1_we0                       |   9|          2|    1|          2|
    |imag_sample_2_address0                  |  14|          3|    6|         18|
    |imag_sample_2_ce0                       |  14|          3|    1|          3|
    |imag_sample_2_we0                       |   9|          2|    1|          2|
    |imag_sample_3_address0                  |  14|          3|    6|         18|
    |imag_sample_3_ce0                       |  14|          3|    1|          3|
    |imag_sample_3_we0                       |   9|          2|    1|          2|
    |imag_sample_4_address0                  |  14|          3|    6|         18|
    |imag_sample_4_ce0                       |  14|          3|    1|          3|
    |imag_sample_4_we0                       |   9|          2|    1|          2|
    |imag_sample_5_address0                  |  14|          3|    6|         18|
    |imag_sample_5_ce0                       |  14|          3|    1|          3|
    |imag_sample_5_we0                       |   9|          2|    1|          2|
    |imag_sample_6_address0                  |  14|          3|    6|         18|
    |imag_sample_6_ce0                       |  14|          3|    1|          3|
    |imag_sample_6_we0                       |   9|          2|    1|          2|
    |imag_sample_7_address0                  |  14|          3|    6|         18|
    |imag_sample_7_ce0                       |  14|          3|    1|          3|
    |imag_sample_7_we0                       |   9|          2|    1|          2|
    |imag_sample_8_address0                  |  14|          3|    6|         18|
    |imag_sample_8_ce0                       |  14|          3|    1|          3|
    |imag_sample_8_we0                       |   9|          2|    1|          2|
    |imag_sample_9_address0                  |  14|          3|    6|         18|
    |imag_sample_9_ce0                       |  14|          3|    1|          3|
    |imag_sample_9_we0                       |   9|          2|    1|          2|
    |imag_sample_address0                    |  14|          3|    6|         18|
    |imag_sample_ce0                         |  14|          3|    1|          3|
    |imag_sample_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |imag_sample_we0                         |   9|          2|    1|          2|
    |real_op_stream_TDATA_int_regslice       |   9|          2|   32|         64|
    |real_op_stream_TKEEP_int_regslice       |   9|          2|    4|          8|
    |real_op_stream_TLAST_int_regslice       |   9|          2|    1|          2|
    |real_op_stream_TSTRB_int_regslice       |   9|          2|    4|          8|
    |real_sample_10_address0                 |  14|          3|    6|         18|
    |real_sample_10_ce0                      |  14|          3|    1|          3|
    |real_sample_10_we0                      |   9|          2|    1|          2|
    |real_sample_11_address0                 |  14|          3|    6|         18|
    |real_sample_11_ce0                      |  14|          3|    1|          3|
    |real_sample_11_we0                      |   9|          2|    1|          2|
    |real_sample_12_address0                 |  14|          3|    6|         18|
    |real_sample_12_ce0                      |  14|          3|    1|          3|
    |real_sample_12_we0                      |   9|          2|    1|          2|
    |real_sample_13_address0                 |  14|          3|    6|         18|
    |real_sample_13_ce0                      |  14|          3|    1|          3|
    |real_sample_13_we0                      |   9|          2|    1|          2|
    |real_sample_14_address0                 |  14|          3|    6|         18|
    |real_sample_14_ce0                      |  14|          3|    1|          3|
    |real_sample_14_we0                      |   9|          2|    1|          2|
    |real_sample_15_address0                 |  14|          3|    6|         18|
    |real_sample_15_ce0                      |  14|          3|    1|          3|
    |real_sample_15_we0                      |   9|          2|    1|          2|
    |real_sample_1_address0                  |  14|          3|    6|         18|
    |real_sample_1_ce0                       |  14|          3|    1|          3|
    |real_sample_1_we0                       |   9|          2|    1|          2|
    |real_sample_2_address0                  |  14|          3|    6|         18|
    |real_sample_2_ce0                       |  14|          3|    1|          3|
    |real_sample_2_we0                       |   9|          2|    1|          2|
    |real_sample_3_address0                  |  14|          3|    6|         18|
    |real_sample_3_ce0                       |  14|          3|    1|          3|
    |real_sample_3_we0                       |   9|          2|    1|          2|
    |real_sample_4_address0                  |  14|          3|    6|         18|
    |real_sample_4_ce0                       |  14|          3|    1|          3|
    |real_sample_4_we0                       |   9|          2|    1|          2|
    |real_sample_5_address0                  |  14|          3|    6|         18|
    |real_sample_5_ce0                       |  14|          3|    1|          3|
    |real_sample_5_we0                       |   9|          2|    1|          2|
    |real_sample_6_address0                  |  14|          3|    6|         18|
    |real_sample_6_ce0                       |  14|          3|    1|          3|
    |real_sample_6_we0                       |   9|          2|    1|          2|
    |real_sample_7_address0                  |  14|          3|    6|         18|
    |real_sample_7_ce0                       |  14|          3|    1|          3|
    |real_sample_7_we0                       |   9|          2|    1|          2|
    |real_sample_8_address0                  |  14|          3|    6|         18|
    |real_sample_8_ce0                       |  14|          3|    1|          3|
    |real_sample_8_we0                       |   9|          2|    1|          2|
    |real_sample_9_address0                  |  14|          3|    6|         18|
    |real_sample_9_ce0                       |  14|          3|    1|          3|
    |real_sample_9_we0                       |   9|          2|    1|          2|
    |real_sample_address0                    |  14|          3|    6|         18|
    |real_sample_ce0                         |  14|          3|    1|          3|
    |real_sample_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |real_sample_we0                         |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1311|        283|  341|        911|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   6|   0|    6|          0|
    |grp_dft_Pipeline_VITIS_LOOP_29_1_fu_266_ap_start_reg                  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_42_3_fu_318_ap_start_reg  |   1|   0|    1|          0|
    |imag_op_stream_TDATA_reg                                              |  32|   0|   32|          0|
    |imag_op_stream_TKEEP_reg                                              |   4|   0|    4|          0|
    |imag_op_stream_TLAST_reg                                              |   1|   0|    1|          0|
    |imag_op_stream_TSTRB_reg                                              |   4|   0|    4|          0|
    |real_op_stream_TDATA_reg                                              |  32|   0|   32|          0|
    |real_op_stream_TKEEP_reg                                              |   4|   0|    4|          0|
    |real_op_stream_TLAST_reg                                              |   1|   0|    1|          0|
    |real_op_stream_TSTRB_reg                                              |   4|   0|    4|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  90|   0|   90|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------+--------------+
|s_axi_CTRL_BUS_AWVALID     |   in|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY     |  out|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR      |   in|    4|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID      |   in|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY      |  out|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA       |   in|   32|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB       |   in|    4|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID     |   in|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY     |  out|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR      |   in|    4|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID      |  out|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY      |   in|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA       |  out|   32|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP       |  out|    2|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID      |  out|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY      |   in|    1|       s_axi|                     CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP       |  out|    2|       s_axi|                     CTRL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|                          dft|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|                          dft|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|                          dft|  return value|
|real_sample_stream_TDATA   |   in|   32|        axis|  real_sample_stream_V_data_V|       pointer|
|real_sample_stream_TVALID  |   in|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TREADY  |  out|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TLAST   |   in|    1|        axis|  real_sample_stream_V_last_V|       pointer|
|real_sample_stream_TKEEP   |   in|    4|        axis|  real_sample_stream_V_keep_V|       pointer|
|real_sample_stream_TSTRB   |   in|    4|        axis|  real_sample_stream_V_strb_V|       pointer|
|imag_sample_stream_TDATA   |   in|   32|        axis|  imag_sample_stream_V_data_V|       pointer|
|imag_sample_stream_TVALID  |   in|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TREADY  |  out|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TLAST   |   in|    1|        axis|  imag_sample_stream_V_last_V|       pointer|
|imag_sample_stream_TKEEP   |   in|    4|        axis|  imag_sample_stream_V_keep_V|       pointer|
|imag_sample_stream_TSTRB   |   in|    4|        axis|  imag_sample_stream_V_strb_V|       pointer|
|real_op_stream_TDATA       |  out|   32|        axis|      real_op_stream_V_data_V|       pointer|
|real_op_stream_TVALID      |  out|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TREADY      |   in|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TLAST       |  out|    1|        axis|      real_op_stream_V_last_V|       pointer|
|real_op_stream_TKEEP       |  out|    4|        axis|      real_op_stream_V_keep_V|       pointer|
|real_op_stream_TSTRB       |  out|    4|        axis|      real_op_stream_V_strb_V|       pointer|
|imag_op_stream_TDATA       |  out|   32|        axis|      imag_op_stream_V_data_V|       pointer|
|imag_op_stream_TVALID      |  out|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TREADY      |   in|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TLAST       |  out|    1|        axis|      imag_op_stream_V_last_V|       pointer|
|imag_op_stream_TKEEP       |  out|    4|        axis|      imag_op_stream_V_keep_V|       pointer|
|imag_op_stream_TSTRB       |  out|    4|        axis|      imag_op_stream_V_strb_V|       pointer|
+---------------------------+-----+-----+------------+-----------------------------+--------------+

