
{
  'fileSets' => [
    {
      'files' => [
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_sim/gen_pwm.v'
        }
      ],
      'name' => 'vivado_hls_sim_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_sim/gen_pwm.vhd'
        }
      ],
      'name' => 'vivado_hls_sim_vhdl_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'verilogSource',
          'logicalName' => 'work',
          'name' => 'verilog_impl/gen_pwm.v'
        }
      ],
      'name' => 'vivado_hls_impl_verilog_fileset'
    },
    {
      'files' => [
        {
          'fileType' => 'vhdlSource',
          'logicalName' => 'work',
          'name' => 'vhdl_impl/gen_pwm.vhd'
        }
      ],
      'name' => 'vivado_hls_impl_vhdl_fileset'
    }
  ],
  'DesignConstraint' => {
      'clk_period' => '20.000000'
  },
  'library' => 'VIVADO_HLS',
  'model' => {
    'modelParameters'=>{
        'combinational' => '0',
        'latency' => 'x',
        'II' => 'x'
    },
    'ports' => [
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_clk',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_rst',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_start',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_done',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_idle',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'ap_ready',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'in',
        'left' => '0',
        'name' => 'ap_ce',
        'right' => '0',
        'type' => 'std_logic'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'Signed'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'duty',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'Signed'
        },
        'direction' => 'in',
        'left' => '31',
        'name' => 'freq',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'Signed'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'out_r',
        'right' => '0',
        'type' => 'std_logic_vector'
      },
      {
        'dataType' => {
          'fractionWidth' => '0',
          'type' => 'bool'
        },
        'direction' => 'out',
        'left' => '0',
        'name' => 'out_r_ap_vld',
        'right' => '0',
        'type' => 'std_logic'
      }
    ],
    'views' => [
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsynthesis'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_impl_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsynthesis'
      },
      {
        'envIdentifier' => 'verilogSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_verilog_fileset'
        },
        'language' => 'VERILOG',
        'name' => 'xilinx_verilogsimulation'
      },
      {
        'envIdentifier' => 'vhdlSource:sysgen.xilinx.com:synthesis',
        'fileSetRef' => {
          'localName' => 'vivado_hls_sim_vhdl_fileset'
        },
        'language' => 'VHDL',
        'name' => 'xilinx_vhdlsimulation'
      }
    ]
  },
  'name' => 'gen_pwm',
  'vendor' => 'xilinx.com',
  'version' => '1.0'
}
