SCHM0106

HEADER
{
 FREEID 1
 VARIABLES
 {
  #ARCHITECTURE="Execution_Stage"
  #BLOCKTABLE_INCLUDED="0"
  #ENTITY="Execution_Stage"
  #LANGUAGE="VHDL"
  CREATIONDATE="30/06/2019"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #LANGUAGE="VHDL"
  }
 }
 
 BODY
 {
 }
 
}

