ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'gaozh' on host 'desktop-21n89uk' (Windows NT_amd64 version 6.2) on Sun Nov 17 14:24:09 -0800 2024
INFO: [HLS 200-10] In directory 'C:/GIM_HLS/XOR_HLS'
Sourcing Tcl script 'C:/GIM_HLS/XOR_HLS/XOR/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/GIM_HLS/XOR_HLS/XOR/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project XOR 
INFO: [HLS 200-10] Opening project 'C:/GIM_HLS/XOR_HLS/XOR'.
INFO: [HLS 200-1510] Running: set_top accelerator 
INFO: [HLS 200-1510] Running: add_files accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'accelerator.cpp' to the project
INFO: [HLS 200-1510] Running: add_files act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'act_pe.cpp' to the project
INFO: [HLS 200-1510] Running: add_files array.cpp 
INFO: [HLS 200-10] Adding design file 'array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'bias_pe.cpp' to the project
INFO: [HLS 200-1510] Running: add_files error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'error_pe.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'weight_pe.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp -cflags -DHWCOSIM -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/GIM_HLS/XOR_HLS/XOR/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k70t-fbv676-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./XOR/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accelerator accelerator 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
make: 'csim.exe' is up to date.
The following are the predictions of the DNN:
0
1
1
0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.601 seconds; peak allocated memory: 94.219 MB.
