{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699494409485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699494409486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:46:49 2023 " "Processing started: Wed Nov 08 20:46:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699494409486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699494409486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699494409486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699494411402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494411714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699494411714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699494411964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.vhd 2 1 " "Using design file top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494412683 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494412683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494412683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst " "Elaborating entity \"top\" for hierarchy \"top:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 96 408 624 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494412699 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_timer_out top.vhd(9) " "VHDL Signal Declaration warning at top.vhd(9): used implicit default value for signal \"o_timer_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1699494412699 "|lab3|top:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_SetCounter top.vhd(14) " "Verilog HDL or VHDL warning at top.vhd(14): object \"int_SetCounter\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/lab3_3155/lab3/top.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494412699 "|lab3|top:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494412949 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494412949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494412949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div top:inst\|clk_div:clock_divider " "Elaborating entity \"clk_div\" for hierarchy \"top:inst\|clk_div:clock_divider\"" {  } { { "top.vhd" "clock_divider" { Text "D:/lab3_3155/lab3/top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494412949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_4bit.vhd 2 1 " "Using design file counter_4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bit-rtl " "Found design unit 1: counter_4bit-rtl" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413183 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494413183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit top:inst\|counter_4bit:Timer_m " "Elaborating entity \"counter_4bit\" for hierarchy \"top:inst\|counter_4bit:Timer_m\"" {  } { { "top.vhd" "Timer_m" { Text "D:/lab3_3155/lab3/top.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494413183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_na counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_na\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494413183 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nb counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nb\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494413183 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nc counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nc\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494413183 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_nd counter_4bit.vhd(16) " "Verilog HDL or VHDL warning at counter_4bit.vhd(16): object \"int_nd\" assigned a value but never read" {  } { { "counter_4bit.vhd" "" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494413183 "|lab3|top:inst|counter_4bit:Timer_m"}
{ "Warning" "WSGN_SEARCH_FILE" "enardff_2.vhd 2 1 " "Using design file enardff_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardff_2.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413418 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardff_2.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494413418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 top:inst\|counter_4bit:Timer_m\|enARdFF_2:reg_A " "Elaborating entity \"enARdFF_2\" for hierarchy \"top:inst\|counter_4bit:Timer_m\|enARdFF_2:reg_A\"" {  } { { "counter_4bit.vhd" "reg_A" { Text "D:/lab3_3155/lab3/counter_4bit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494413418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer_o.vhd 2 1 " "Using design file timer_o.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_o-rtl " "Found design unit 1: timer_o-rtl" {  } { { "timer_o.vhd" "" { Text "D:/lab3_3155/lab3/timer_o.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413637 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_o " "Found entity 1: timer_o" {  } { { "timer_o.vhd" "" { Text "D:/lab3_3155/lab3/timer_o.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494413637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_o top:inst\|timer_o:Timer_out " "Elaborating entity \"timer_o\" for hierarchy \"top:inst\|timer_o:Timer_out\"" {  } { { "top.vhd" "Timer_out" { Text "D:/lab3_3155/lab3/top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494413637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_2.vhd 2 1 " "Using design file debouncer_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413871 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494413871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494413871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 top:inst\|debouncer_2:debouncer " "Elaborating entity \"debouncer_2\" for hierarchy \"top:inst\|debouncer_2:debouncer\"" {  } { { "top.vhd" "debouncer" { Text "D:/lab3_3155/lab3/top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494413871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(38) " "Verilog HDL or VHDL warning at debouncer_2.vhd(38): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "D:/lab3_3155/lab3/debouncer_2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494413871 "|lab3|top:inst|debouncer_2:debouncer"}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "fsm.vhd" "" { Text "D:/lab3_3155/lab3/fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414121 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/lab3_3155/lab3/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494414121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm top:inst\|fsm:fsm_controller " "Elaborating entity \"fsm\" for hierarchy \"top:inst\|fsm:fsm_controller\"" {  } { { "top.vhd" "fsm_controller" { Text "D:/lab3_3155/lab3/top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494414121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enardff_2_rr.vhd 2 1 " "Using design file enardff_2_rr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2_rr-rtl " "Found design unit 1: enARdFF_2_rr-rtl" {  } { { "enardff_2_rr.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2_rr.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414340 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2_rr " "Found entity 1: enARdFF_2_rr" {  } { { "enardff_2_rr.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2_rr.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494414340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2_rr top:inst\|fsm:fsm_controller\|enARdFF_2_rr:reg_A " "Elaborating entity \"enARdFF_2_rr\" for hierarchy \"top:inst\|fsm:fsm_controller\|enARdFF_2_rr:reg_A\"" {  } { { "fsm.vhd" "reg_A" { Text "D:/lab3_3155/lab3/fsm.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494414340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitcomparator.vhd 2 1 " "Using design file fourbitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-structural " "Found design unit 1: fourBitComparator-structural" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414574 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494414574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator top:inst\|fourBitComparator:cmp " "Elaborating entity \"fourBitComparator\" for hierarchy \"top:inst\|fourBitComparator:cmp\"" {  } { { "top.vhd" "cmp" { Text "D:/lab3_3155/lab3/top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494414590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EQ_Previous fourbitcomparator.vhd(12) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(12): object \"EQ_Previous\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699494414590 "|lab3|top:inst|fourBitComparator:cmp"}
{ "Warning" "WSGN_SEARCH_FILE" "onebitcomparator.vhd 2 1 " "Using design file onebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414809 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "D:/lab3_3155/lab3/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494414809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator top:inst\|fourBitComparator:cmp\|oneBitComparator:b3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"top:inst\|fourBitComparator:cmp\|oneBitComparator:b3\"" {  } { { "fourbitcomparator.vhd" "b3" { Text "D:/lab3_3155/lab3/fourbitcomparator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494414809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1_4.vhd 2 1 " "Using design file mux2to1_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_4-rtl " "Found design unit 1: mux2to1_4-rtl" {  } { { "mux2to1_4.vhd" "" { Text "D:/lab3_3155/lab3/mux2to1_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_4 " "Found entity 1: mux2to1_4" {  } { { "mux2to1_4.vhd" "" { Text "D:/lab3_3155/lab3/mux2to1_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699494414965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699494414965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_4 top:inst\|mux2to1_4:mux " "Elaborating entity \"mux2to1_4\" for hierarchy \"top:inst\|mux2to1_4:mux\"" {  } { { "top.vhd" "mux" { Text "D:/lab3_3155/lab3/top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699494414965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1699494415809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enardff_2_rr.vhd" "" { Text "D:/lab3_3155/lab3/enardff_2_rr.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1699494415965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1699494415965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[3\] GND " "Pin \"timer\[3\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699494415996 "|lab3|timer[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[2\] GND " "Pin \"timer\[2\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699494415996 "|lab3|timer[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[1\] GND " "Pin \"timer\[1\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699494415996 "|lab3|timer[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[0\] GND " "Pin \"timer\[0\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699494415996 "|lab3|timer[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699494415996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699494416137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699494416934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699494416934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699494417075 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699494417075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699494417075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699494417075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699494417450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:46:57 2023 " "Processing ended: Wed Nov 08 20:46:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699494417450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699494417450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699494417450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699494417450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699494420512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699494420512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:46:59 2023 " "Processing started: Wed Nov 08 20:46:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699494420512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699494420512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699494420512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699494421012 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1699494421012 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1699494421012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1699494421184 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699494421200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699494421275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699494421276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699494421276 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699494421473 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699494421489 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699494422536 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699494422536 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699494422536 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699494422536 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699494422536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699494422536 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 21 " "No exact pin location assignment(s) for 4 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer\[3\] " "Pin timer\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { timer[3] } } } { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699494423942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer\[2\] " "Pin timer\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { timer[2] } } } { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699494423942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer\[1\] " "Pin timer\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { timer[1] } } } { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699494423942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "timer\[0\] " "Pin timer\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/pin_planner.ppl" { timer[0] } } } { "lab3.bdf" "" { Schematic "D:/lab3_3155/lab3/lab3.bdf" { { 152 624 800 168 "timer" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699494423942 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1699494423942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_1Hz  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 42 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_1Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_100hz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:inst\|clk_div:clock_divider\|clock_100hz_int~0 " "Destination node top:inst\|clk_div:clock_divider\|clock_100hz_int~0" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_100hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_100hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:inst\|clk_div:clock_divider\|clock_100Khz_int~0 " "Destination node top:inst\|clk_div:clock_divider\|clock_100Khz_int~0" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_100Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_100Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_10Hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:inst\|clk_div:clock_divider\|clock_10Hz_int~0 " "Destination node top:inst\|clk_div:clock_divider\|clock_10Hz_int~0" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_10Hz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 52 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_10Hz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:inst\|clk_div:clock_divider\|clock_10Khz_int~0 " "Destination node top:inst\|clk_div:clock_divider\|clock_10Khz_int~0" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_10Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_10Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:inst\|clk_div:clock_divider\|clock_1Khz_int~0 " "Destination node top:inst\|clk_div:clock_divider\|clock_1Khz_int~0" {  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_1Khz_int~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_1Khz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "Automatically promoted node top:inst\|clk_div:clock_divider\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699494424192 ""}  } { { "clk_div.vhd" "" { Text "D:/lab3_3155/lab3/clk_div.vhd" 51 -1 0 } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top:inst|clk_div:clock_divider|clock_1Mhz_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lab3_3155/lab3/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699494424192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699494425005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699494425005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699494425005 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1699494425020 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1699494425020 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699494425020 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 10 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 66 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 70 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699494425192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1699494425192 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699494425192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699494425208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699494430336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699494430695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699494430711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699494432320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699494432320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699494433242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/lab3_3155/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699494436024 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699494436024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699494437540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699494437555 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699494437555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699494437571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699494437977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699494438321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699494438587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699494438883 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699494439196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/lab3_3155/lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file D:/lab3_3155/lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699494440759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699494442868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:47:22 2023 " "Processing ended: Wed Nov 08 20:47:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699494442868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699494442868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699494442868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699494442868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699494444431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699494444431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:47:24 2023 " "Processing started: Wed Nov 08 20:47:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699494444431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699494444431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699494444431 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699494448599 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699494448724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699494451553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:47:31 2023 " "Processing ended: Wed Nov 08 20:47:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699494451553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699494451553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699494451553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699494451553 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699494452271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699494453912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699494453912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:47:32 2023 " "Processing started: Wed Nov 08 20:47:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699494453912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699494453912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699494453912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1699494454459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699494455147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1699494455147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1699494455225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1699494455225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1699494455740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Hz top:inst\|clk_div:clock_divider\|clock_1Hz " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Hz top:inst\|clk_div:clock_divider\|clock_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_10Hz_int top:inst\|clk_div:clock_divider\|clock_10Hz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_10Hz_int top:inst\|clk_div:clock_divider\|clock_10Hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_100hz_int top:inst\|clk_div:clock_divider\|clock_100hz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_100hz_int top:inst\|clk_div:clock_divider\|clock_100hz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Khz_int top:inst\|clk_div:clock_divider\|clock_1Khz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Khz_int top:inst\|clk_div:clock_divider\|clock_1Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_10Khz_int top:inst\|clk_div:clock_divider\|clock_10Khz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_10Khz_int top:inst\|clk_div:clock_divider\|clock_10Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_100Khz_int top:inst\|clk_div:clock_divider\|clock_100Khz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_100Khz_int top:inst\|clk_div:clock_divider\|clock_100Khz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Mhz_int top:inst\|clk_div:clock_divider\|clock_1Mhz_int " "create_clock -period 1.000 -name top:inst\|clk_div:clock_divider\|clock_1Mhz_int top:inst\|clk_div:clock_divider\|clock_1Mhz_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699494455740 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1699494456100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456100 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1699494456100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1699494456131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699494456147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699494456147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.459 " "Worst-case setup slack is -1.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459        -7.767 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -1.459        -7.767 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892        -5.119 clk  " "   -0.892        -5.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594        -1.055 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -0.594        -1.055 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590        -1.160 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -0.590        -1.160 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586        -1.050 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -0.586        -1.050 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584        -1.039 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -0.584        -1.039 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556        -0.992 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -0.556        -0.992 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -0.786 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "   -0.381        -0.786 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494456162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.446 " "Worst-case hold slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -0.446 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -0.446        -0.446 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442        -0.442 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -0.442        -0.442 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396        -0.396 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -0.396        -0.396 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360        -0.360 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -0.360        -0.360 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -0.323 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -0.323        -0.323 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "    0.401         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz  " "    0.404         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 clk  " "    0.473         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494456178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494456194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494456287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.995 clk  " "   -3.000       -11.995 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -12.850 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -1.285       -12.850 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494456303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699494456725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1699494456741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1699494457178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699494457350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699494457350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.226 " "Worst-case setup slack is -1.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226        -6.282 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -1.226        -6.282 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692        -3.865 clk  " "   -0.692        -3.865 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -0.592 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -0.432        -0.592 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429        -0.644 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -0.429        -0.644 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.587 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -0.423        -0.587 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -0.585 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -0.423        -0.585 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402        -0.588 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -0.402        -0.588 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239        -0.393 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "   -0.239        -0.393 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494457366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.325 " "Worst-case hold slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325        -0.325 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -0.325        -0.325 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -0.308 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -0.308        -0.308 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263        -0.263 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -0.263        -0.263 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239        -0.239 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -0.239        -0.239 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -0.214 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -0.214        -0.214 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "    0.353         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz  " "    0.356         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 clk  " "    0.427         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494457381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494457491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494457506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.995 clk  " "   -3.000       -11.995 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -12.850 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -1.285       -12.850 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -1.285        -5.140 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494457522 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699494457991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699494458241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699494458241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.203 " "Worst-case setup slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -0.676 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -0.203        -0.676 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 clk  " "    0.078         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "    0.216         0.000 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "    0.220         0.000 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "    0.225         0.000 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "    0.226         0.000 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "    0.236         0.000 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "    0.315         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494458350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.373 " "Worst-case hold slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373        -0.373 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -0.373        -0.373 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371        -0.371 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -0.371        -0.371 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319        -0.319 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -0.319        -0.319 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -0.308 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -0.308        -0.308 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.296 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -0.296        -0.296 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "    0.180         0.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz  " "    0.183         0.000 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494458366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494458381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699494458397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.665 clk  " "   -3.000       -10.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -10.000 top:inst\|clk_div:clock_divider\|clock_1Hz  " "   -1.000       -10.000 top:inst\|clk_div:clock_divider\|clock_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_100Khz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_100Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_100hz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_100hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_10Hz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_10Khz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_10Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_1Khz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_1Khz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_1Mhz_int  " "   -1.000        -4.000 top:inst\|clk_div:clock_divider\|clock_1Mhz_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699494458413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699494460679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699494460679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699494461397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:47:41 2023 " "Processing ended: Wed Nov 08 20:47:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699494461397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699494461397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699494461397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699494461397 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699494462726 ""}
