INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/M_E_databack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module M_E_databack
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/PC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
WARNING: [VRFC 10-3609] overwriting previous definition of module 'defines' [../../../../project_1.srcs/sources_1/new/defines.vh:2]
INFO: [VRFC 10-311] analyzing module PC_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/SrcAE_SrcBE_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SrcAE_SrcBE_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/accessMem_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module accessMem_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/access_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module access_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/decode_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module decode_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/exe_accessMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module exe_accessMem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getEqualD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module getEqualD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/getRdD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module getRdD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_J_PCBranchD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_J_PCBranchD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_PCBranchD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCBranchD_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_PCBranchD_final
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCPLus8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_PCPLus8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_PCSrcD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_PCSrcD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_ResultW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_ResultW_withHilo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ResultW_withHilo_withPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_ResultW_withHilo_withPC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_ShiftSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_ShiftSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcAE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_SrcAE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_SrcBE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_SrcBE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteDataE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_WriteDataE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_WriteRegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_WriteRegE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/get_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module get_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mips_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module mips_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/mul_div_choose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module mul_div_choose
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/shift_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module shift_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/sig_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module defines
INFO: [VRFC 10-311] analyzing module sig_extend
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sources_1/new/sig_extend.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/forever/Desktop/1/Assembly_line_plus3.0/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
