<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v</a>
defines: 
time_elapsed: 0.624s
ram usage: 29928 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp10hbcapb/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top_module --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v:1</a>: No timescale set for &#34;top_module&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v:1</a>: Compile module &#34;work@top_module&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v:1</a>: Top level module &#34;work@top_module&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:EL0514] <a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v:3</a>: Undefined variable: N.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top_module --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top_module), id:49
|vpiName:work@top_module
|uhdmallPackages:
\_package: builtin, id:50, parent:work@top_module
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:51
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:52
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:53
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:54
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top_module, id:55, file:<a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v</a>, line:1, parent:work@top_module
  |vpiDefName:work@top_module
  |vpiFullName:work@top_module
  |vpiProcess:
  \_initial: , id:12
    |vpiStmt:
    \_begin: , id:13, line:12
      |vpiFullName:work@top_module
      |vpiStmt:
      \_assignment: , id:18, line:13
        |vpiBlocking:1
        |vpiLhs:
        \_bit_select: (Out), id:14, line:13
          |vpiName:Out
          |vpiFullName:work@top_module.Out
          |vpiIndex:
          \_constant: , id:15, line:13
            |vpiConstType:7
            |vpiSize:32
            |INT:0
        |vpiRhs:
        \_bit_select: (Array), id:16, line:13
          |vpiName:Array
          |vpiFullName:work@top_module.Array
          |vpiIndex:
          \_constant: , id:17, line:13
            |vpiConstType:7
            |vpiSize:32
            |INT:0
      |vpiStmt:
      \_assignment: , id:25, line:14
        |vpiBlocking:1
        |vpiLhs:
        \_part_select: , id:21, line:14, parent:Out
          |vpiConstantSelect:1
          |vpiParent:
          \_ref_obj: (Out), id:22
          |vpiLeftRange:
          \_constant: , id:19, line:14
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:20, line:14
            |vpiConstType:7
            |vpiSize:32
            |INT:1
        |vpiRhs:
        \_bit_select: (Array), id:23, line:14
          |vpiName:Array
          |vpiFullName:work@top_module.Array
          |vpiIndex:
          \_constant: , id:24, line:14
            |vpiConstType:7
            |vpiSize:32
            |INT:0
  |vpiPort:
  \_port: (N), id:56, line:2
    |vpiName:N
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:60
      |vpiActual:
      \_logic_net: (N), id:59, line:2
        |vpiName:N
        |vpiFullName:work@top_module.N
        |vpiNetType:1
  |vpiPort:
  \_port: (In), id:57, line:3
    |vpiName:In
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:62
      |vpiActual:
      \_logic_net: (In), id:61, line:3
        |vpiName:In
        |vpiFullName:work@top_module.In
        |vpiNetType:1
  |vpiPort:
  \_port: (Out), id:58, line:4
    |vpiName:Out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:64
      |vpiActual:
      \_logic_net: (Out), id:63, line:4
        |vpiName:Out
        |vpiFullName:work@top_module.Out
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , id:4, line:9
    |vpiRhs:
    \_bit_select: (In), id:2, line:9
      |vpiName:In
      |vpiFullName:work@top_module.In
      |vpiIndex:
      \_constant: , id:3, line:9
        |vpiConstType:7
        |vpiSize:32
        |INT:0
    |vpiLhs:
    \_bit_select: (Array), id:0, line:9
      |vpiName:Array
      |vpiFullName:work@top_module.Array
      |vpiIndex:
      \_constant: , id:1, line:9
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiContAssign:
  \_cont_assign: , id:11, line:10
    |vpiRhs:
    \_part_select: , id:9, line:10, parent:In
      |vpiConstantSelect:1
      |vpiParent:
      \_ref_obj: (In), id:10
      |vpiLeftRange:
      \_constant: , id:7, line:10
        |vpiConstType:7
        |vpiSize:32
        |INT:7
      |vpiRightRange:
      \_constant: , id:8, line:10
        |vpiConstType:7
        |vpiSize:32
        |INT:1
    |vpiLhs:
    \_bit_select: (Array), id:5, line:10
      |vpiName:Array
      |vpiFullName:work@top_module.Array
      |vpiIndex:
      \_constant: , id:6, line:10
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiNet:
  \_logic_net: (N), id:59, line:2
  |vpiNet:
  \_logic_net: (In), id:61, line:3
  |vpiNet:
  \_logic_net: (Out), id:63, line:4
  |vpiNet:
  \_logic_net: (Array), id:65, line:7
    |vpiName:Array
    |vpiFullName:work@top_module.Array
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top_module (work@top_module), id:66, file:<a href="../../../../third_party/tests/ivtest/ivltests/check_constant_6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/check_constant_6.v</a>, line:1
  |vpiDefName:work@top_module
  |vpiName:work@top_module
  |vpiPort:
  \_port: (N), id:26, line:2, parent:work@top_module
    |vpiName:N
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:46
      |vpiActual:
      \_logic_net: (N), id:32, line:2, parent:work@top_module
        |vpiName:N
        |vpiFullName:work@top_module.N
        |vpiNetType:1
        |vpiRange:
        \_range: , id:31
          |vpiLeftRange:
          \_constant: , id:29
            |INT:2
          |vpiRightRange:
          \_constant: , id:30
            |INT:0
  |vpiPort:
  \_port: (In), id:27, line:3, parent:work@top_module
    |vpiName:In
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:47
      |vpiActual:
      \_logic_net: (In), id:36, line:3, parent:work@top_module
        |vpiName:In
        |vpiFullName:work@top_module.In
        |vpiNetType:1
        |vpiRange:
        \_range: , id:35
          |vpiLeftRange:
          \_ref_obj: (N), id:33, line:3
            |vpiName:N
          |vpiRightRange:
          \_constant: , id:34
            |INT:0
  |vpiPort:
  \_port: (Out), id:28, line:4, parent:work@top_module
    |vpiName:Out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:48
      |vpiActual:
      \_logic_net: (Out), id:40, line:4, parent:work@top_module
        |vpiName:Out
        |vpiFullName:work@top_module.Out
        |vpiNetType:48
        |vpiRange:
        \_range: , id:39
          |vpiLeftRange:
          \_constant: , id:37
            |INT:7
          |vpiRightRange:
          \_constant: , id:38
            |INT:0
  |vpiNet:
  \_logic_net: (N), id:32, line:2, parent:work@top_module
  |vpiNet:
  \_logic_net: (In), id:36, line:3, parent:work@top_module
  |vpiNet:
  \_logic_net: (Out), id:40, line:4, parent:work@top_module
  |vpiRegArray:
  \_array_var: , id:41
    |vpiReg:
    \_logic_var: (Array), id:45, line:7
      |vpiName:Array
      |vpiRange:
      \_range: , id:44
        |vpiLeftRange:
        \_constant: , id:42
          |INT:7
        |vpiRightRange:
        \_constant: , id:43
          |INT:0

Object: work_top_module of type 32 @ 1
Object:  of type 8 @ 9
Object: In of type 106 @ 9
Object:  of type 7 @ 9
Object: Array of type 106 @ 9
Object:  of type 7 @ 9
Object:  of type 8 @ 10
Object:  of type 42 @ 10
Object:  of type 7 @ 10
Object:  of type 7 @ 10
Object: In of type 608 @ 0
Object: Array of type 106 @ 10
Object:  of type 7 @ 10
Object:  of type 24 @ 0
Object: work_top_module of type 4 @ 12
Object:  of type 3 @ 13
Object: Array of type 106 @ 13
Object:  of type 7 @ 13
Object: Out of type 106 @ 13
Object:  of type 7 @ 13
Object:  of type 3 @ 14
Object: Array of type 106 @ 14
Object:  of type 7 @ 14
Object:  of type 42 @ 14
Object:  of type 7 @ 14
Object:  of type 7 @ 14
Object: Out of type 608 @ 0
Object: builtin of type 600 @ 0
Object: work_top_module of type 32 @ 1
Object: N of type 44 @ 2
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: In of type 44 @ 3
Object:  of type 115 @ 0
Object: N of type 608 @ 3
Object:  of type 7 @ 0
Object: Out of type 44 @ 4
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: N of type 36 @ 2
Object: In of type 36 @ 3
Object: Out of type 36 @ 4
%Warning-IMPLICIT: Signal definition not found, creating implicitly: &#39;Array&#39;
                   ... Use &#34;/* verilator lint_off IMPLICIT */&#34; and lint_on around source to disable this message.
%Error: Illegal bit or array select; type does not have a bit range, or bad dimension: type is logic
              : ... In instance work_top_module
%Error: Expecting expression to be constant, but variable isn&#39;t const: &#39;N&#39;
%Error: MSB of bit range isn&#39;t a constant
%Error: Extracting 7 bits from only 2 bit number
              : ... In instance work_top_module
%Warning-SELRANGE: Selection index out of range: 7:1 outside 1:0
                         : ... In instance work_top_module
%Warning-WIDTH: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 7 bits.
                      : ... In instance work_top_module
%Warning-WIDTH: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                      : ... In instance work_top_module
%Error: Exiting due to 4 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top_module --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>