/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DPRSR_CSUM_ROW_ENTRY_MUTABLE_H__
#define __REGISTER_INCLUDES_DPRSR_CSUM_ROW_ENTRY_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>












namespace tofino {
  namespace register_classes {

class DprsrCsumRowEntryMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum DprsrHdrEnum {
    kHem,
    kHim
  };
  enum DprsrInpEnum {
    kIem,
    kIim
  };
public:
  DprsrCsumRowEntryMutable(
      int chipNumber, int index_pipe_addrmap, DprsrHdrEnum selector_dprsr_hdr, int index_dprsr_tphv_csum_cfg_entry_g, int index_dprsr_csum_row_entry, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_hdr, index_dprsr_tphv_csum_cfg_entry_g, index_dprsr_csum_row_entry), 4, true, write_callback, read_callback, std::string("DprsrCsumRowEntryMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_hdr) + "," + boost::lexical_cast<std::string>(index_dprsr_tphv_csum_cfg_entry_g) + "," + boost::lexical_cast<std::string>(index_dprsr_csum_row_entry))
    {
    }
  DprsrCsumRowEntryMutable(
      int chipNumber, int index_pipe_addrmap, DprsrInpEnum selector_dprsr_inp, int index_dprsr_phv_csum_cfg_entry_g, int index_dprsr_csum_row_entry, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_inp, index_dprsr_phv_csum_cfg_entry_g, index_dprsr_csum_row_entry), 4, true, write_callback, read_callback, std::string("DprsrCsumRowEntryMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_inp) + "," + boost::lexical_cast<std::string>(index_dprsr_phv_csum_cfg_entry_g) + "," + boost::lexical_cast<std::string>(index_dprsr_csum_row_entry))
    {
    }
  DprsrCsumRowEntryMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "DprsrCsumRowEntryMutable")
    {
    }
public:







  uint8_t zero_m_s_b() { return zero_m_s_b_; }
  void zero_m_s_b(const uint8_t &v) { zero_m_s_b_=v; }







  uint8_t zero_l_s_b() { return zero_l_s_b_; }
  void zero_l_s_b(const uint8_t &v) { zero_l_s_b_=v; }







  uint8_t swap() { return swap_; }
  void swap(const uint8_t &v) { swap_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();

    *data = 0;

    *data |= 0;

    *data |= 0;
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    zero_m_s_b_ = (data & 0x1);
    zero_l_s_b_ = ((data >> 1) & 0x1);
    swap_ = ((data >> 2) & 0x1);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    zero_m_s_b_ = 0;
    zero_l_s_b_ = 0;
    swap_ = 0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DprsrCsumRowEntryMutable") + ":\n";
    r += indent_string + "  " + std::string("zero_m_s_b") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(zero_m_s_b_) ) + "\n";
    all_zeros &= (0 == zero_m_s_b_);
    r += indent_string + "  " + std::string("zero_l_s_b") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(zero_l_s_b_) ) + "\n";
    all_zeros &= (0 == zero_l_s_b_);
    r += indent_string + "  " + std::string("swap") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(swap_) ) + "\n";
    all_zeros &= (0 == swap_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("DprsrCsumRowEntryMutable") + ":\n";
    r += indent_string + "  " + std::string("zero_m_s_b") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(zero_m_s_b_) ) + "\n";
    all_zeros &= (0 == zero_m_s_b_);
    r += indent_string + "  " + std::string("zero_l_s_b") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(zero_l_s_b_) ) + "\n";
    all_zeros &= (0 == zero_l_s_b_);
    r += indent_string + "  " + std::string("swap") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(swap_) ) + "\n";
    all_zeros &= (0 == swap_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t zero_m_s_b_;
  uint8_t zero_l_s_b_;
  uint8_t swap_;
private:
  static int StartOffset(
      int index_pipe_addrmap, DprsrHdrEnum selector_dprsr_hdr, int index_dprsr_tphv_csum_cfg_entry_g, int index_dprsr_csum_row_entry
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    offset += 0x40000; // to get to hdr
    switch (selector_dprsr_hdr) {
      case kHem:
        offset += 0x4000; // to get to hem
        assert(index_dprsr_tphv_csum_cfg_entry_g < 6);
        offset += index_dprsr_tphv_csum_cfg_entry_g * 0x400; // dprsr_tphv_csum_cfg_entry_g[]
        assert(index_dprsr_csum_row_entry < 156);
        offset += index_dprsr_csum_row_entry * 0x4; // dprsr_csum_row_entry[]
        break;
      case kHim:
        offset += 0x20000; // to get to him
        assert(index_dprsr_tphv_csum_cfg_entry_g < 6);
        offset += index_dprsr_tphv_csum_cfg_entry_g * 0x400; // dprsr_tphv_csum_cfg_entry_g[]
        assert(index_dprsr_csum_row_entry < 156);
        offset += index_dprsr_csum_row_entry * 0x4; // dprsr_csum_row_entry[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int StartOffset(
      int index_pipe_addrmap, DprsrInpEnum selector_dprsr_inp, int index_dprsr_phv_csum_cfg_entry_g, int index_dprsr_csum_row_entry
      ) {
    int offset=0;
    offset += 0x2000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x800000; // pipe_addrmap[]
    offset += 0x780000; // to get to deparser
    switch (selector_dprsr_inp) {
      case kIem:
        offset += 0x4000; // to get to iem
        assert(index_dprsr_phv_csum_cfg_entry_g < 6);
        offset += index_dprsr_phv_csum_cfg_entry_g * 0x800; // dprsr_phv_csum_cfg_entry_g[]
        assert(index_dprsr_csum_row_entry < 288);
        offset += index_dprsr_csum_row_entry * 0x4; // dprsr_csum_row_entry[]
        break;
      case kIim:
        assert(index_dprsr_phv_csum_cfg_entry_g < 6);
        offset += index_dprsr_phv_csum_cfg_entry_g * 0x800; // dprsr_phv_csum_cfg_entry_g[]
        assert(index_dprsr_csum_row_entry < 288);
        offset += index_dprsr_csum_row_entry * 0x4; // dprsr_csum_row_entry[]
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};











  }; // namespace register_classes
}; // namespace tofino

#endif // __REGISTER_INCLUDES_DPRSR_CSUM_ROW_ENTRY_MUTABLE_H__
