// Seed: 2057952462
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri id_4;
  assign id_4 = 1;
endmodule
module module_1;
  supply1 id_2 = 1, id_3;
  supply1 id_4;
  module_0(
      id_4, id_3, id_3
  );
  assign id_3 = id_4;
  assign {id_3, 1, 1, {1, 1'b0}, id_4 == id_1, id_3, 1} = id_3;
endmodule
module module_2 (
    input wire id_0,
    output tri id_1,
    output tri id_2,
    output supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri id_8,
    input logic id_9
    , id_11
);
  wire id_12;
  always @(posedge id_0 or posedge 1 | id_11) id_4 = #1 id_9;
  module_0(
      id_11, id_11, id_11
  );
endmodule
