// Seed: 1003551995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[-1] = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_3
  );
  output logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[-1] = 1;
  logic [id_5 : (  -1  )] id_13;
  wire id_14;
  reg id_15;
  localparam id_16 = ~1;
  always @(1'b0 or -1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_15 = id_1;
    end
  end
  logic ["" : 1] id_17;
endmodule
