#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555d2d14c380 .scope module, "clock_divider_tb" "clock_divider_tb" 2 4;
 .timescale -12 -12;
v0x555d2d1645b0_0 .var "clk_divider_enable", 0 0;
v0x555d2d164670_0 .var "division_ratio", 5 0;
v0x555d2d164710_0 .net "output_clk", 0 0, L_0x555d2d165000;  1 drivers
v0x555d2d1647e0_0 .var "reference_clk", 0 0;
v0x555d2d1648b0_0 .var "reset", 0 0;
S_0x555d2d14c500 .scope module, "uut" "clock_divider" 2 12, 3 1 0, S_0x555d2d14c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reference_clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk_divider_enable"
    .port_info 3 /INPUT 6 "division_ratio"
    .port_info 4 /OUTPUT 1 "output_clk"
L_0x555d2d139bc0 .functor OR 1, v0x555d2d1645b0_0, L_0x555d2d164980, C4<0>, C4<0>;
L_0x555d2d139c30 .functor OR 1, L_0x555d2d139bc0, L_0x555d2d164b90, C4<0>, C4<0>;
L_0x7f11290d9018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x555d2d112150_0 .net/2u *"_s0", 5 0, L_0x7f11290d9018;  1 drivers
v0x555d2d163720_0 .net *"_s12", 5 0, L_0x555d2d164dc0;  1 drivers
v0x555d2d163800_0 .net *"_s14", 4 0, L_0x555d2d164d20;  1 drivers
L_0x7f11290d90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d2d1638c0_0 .net *"_s16", 0 0, L_0x7f11290d90a8;  1 drivers
v0x555d2d1639a0_0 .net *"_s2", 0 0, L_0x555d2d164980;  1 drivers
v0x555d2d163ab0_0 .net *"_s4", 0 0, L_0x555d2d139bc0;  1 drivers
L_0x7f11290d9060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555d2d163b90_0 .net/2u *"_s6", 5 0, L_0x7f11290d9060;  1 drivers
v0x555d2d163c70_0 .net *"_s8", 0 0, L_0x555d2d164b90;  1 drivers
v0x555d2d163d30_0 .net "clk_divider_enable", 0 0, v0x555d2d1645b0_0;  1 drivers
v0x555d2d163df0_0 .var "counter", 4 0;
v0x555d2d163ed0_0 .var "divided_clk", 0 0;
v0x555d2d163f90_0 .net "division_ratio", 5 0, v0x555d2d164670_0;  1 drivers
v0x555d2d164070_0 .net "enable", 0 0, L_0x555d2d139c30;  1 drivers
v0x555d2d164130_0 .var "odd_toggle", 0 0;
v0x555d2d1641f0_0 .net "output_clk", 0 0, L_0x555d2d165000;  alias, 1 drivers
v0x555d2d1642b0_0 .net "ratio_divided_by_two", 4 0, L_0x555d2d164f10;  1 drivers
v0x555d2d164390_0 .net "reference_clk", 0 0, v0x555d2d1647e0_0;  1 drivers
v0x555d2d164450_0 .net "reset", 0 0, v0x555d2d1648b0_0;  1 drivers
E_0x555d2d147ff0/0 .event negedge, v0x555d2d164450_0;
E_0x555d2d147ff0/1 .event posedge, v0x555d2d164390_0;
E_0x555d2d147ff0 .event/or E_0x555d2d147ff0/0, E_0x555d2d147ff0/1;
L_0x555d2d164980 .cmp/ne 6, v0x555d2d164670_0, L_0x7f11290d9018;
L_0x555d2d164b90 .cmp/ne 6, v0x555d2d164670_0, L_0x7f11290d9060;
L_0x555d2d164d20 .part v0x555d2d164670_0, 1, 5;
L_0x555d2d164dc0 .concat [ 5 1 0 0], L_0x555d2d164d20, L_0x7f11290d90a8;
L_0x555d2d164f10 .part L_0x555d2d164dc0, 0, 5;
L_0x555d2d165000 .functor MUXZ 1, v0x555d2d1647e0_0, v0x555d2d163ed0_0, v0x555d2d1645b0_0, C4<>;
    .scope S_0x555d2d14c500;
T_0 ;
    %wait E_0x555d2d147ff0;
    %load/vec4 v0x555d2d164450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d2d163ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d2d164130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d2d163df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555d2d164070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555d2d163f90_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x555d2d163df0_0;
    %load/vec4 v0x555d2d1642b0_0;
    %subi 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x555d2d163ed0_0;
    %inv;
    %assign/vec4 v0x555d2d163ed0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d2d163df0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x555d2d163f90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555d2d163df0_0;
    %load/vec4 v0x555d2d1642b0_0;
    %subi 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d2d164130_0;
    %and;
    %load/vec4 v0x555d2d163df0_0;
    %load/vec4 v0x555d2d1642b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d2d164130_0;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x555d2d163ed0_0;
    %inv;
    %assign/vec4 v0x555d2d163ed0_0, 0;
    %load/vec4 v0x555d2d164130_0;
    %inv;
    %assign/vec4 v0x555d2d164130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d2d163df0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x555d2d163df0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555d2d163df0_0, 0;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555d2d14c380;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d2d1647e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d2d1648b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d2d1645b0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555d2d164670_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_0x555d2d14c380;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0x555d2d1647e0_0;
    %inv;
    %store/vec4 v0x555d2d1647e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555d2d14c380;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/clock_divider.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555d2d14c380 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d2d1648b0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d2d1648b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d2d1645b0_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d2d1645b0_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x555d2d164670_0, 0, 6;
    %delay 830, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x555d2d164670_0, 0, 6;
    %delay 3000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x555d2d164670_0, 0, 6;
    %delay 800, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x555d2d164670_0, 0, 6;
    %delay 800, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/clock_divider/clock_divider_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/clock_divider/clock_divider.v";
