<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a12ticsg325-1L" LaunchTime="1586797244">
  <File Type="PA-TCL" Name="mips_fpga.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="mips_fpga_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="mips_fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="mips_fpga.vds"/>
  <File Type="RDS-UTIL" Name="mips_fpga_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="mips_fpga_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="mips_fpga.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mips_fpga_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="mips_fpga_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/basys3_single_cycle_mips_validation/button_debouncer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/basys3_single_cycle_mips_validation/clk_gen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/basys3_single_cycle_mips_validation/hex_to_7seg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/new/hl_reg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/basys3_single_cycle_mips_validation/led_mux.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/new/multiplier.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/new/mux4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/basys3_single_cycle_mips_validation/mips_fpga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/imports/benja/Downloads/lab5_processor_design_1/single_cycle_mips_source_initial/memfile.dat">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CMPE140-Lab5.srcs/sources_1/new/assign7memfile.dat">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mips_fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CMPE140-Lab5.srcs/constrs_1/imports/basys3_single_cycle_mips_validation/mips_fpga.xdc"/>
        <Attr Name="ImportTime" Val="1586796558"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
