// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/30/2025 11:24:07"

// 
// Device: Altera 5M1270ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	reset,
	state,
	pc,
	IR,
	dest,
	src,
	reg_a,
	reg_b,
	reg_read,
	reg_write,
	ram_addr,
	alu_enable,
	alu_op,
	alu_result,
	zero_flag);
input 	clk;
input 	reset;
output 	[2:0] state;
output 	[7:0] pc;
output 	[15:0] IR;
output 	[5:0] dest;
output 	[5:0] src;
output 	[15:0] reg_a;
output 	[15:0] reg_b;
output 	reg_read;
output 	reg_write;
output 	[5:0] ram_addr;
output 	alu_enable;
output 	[3:0] alu_op;
output 	[15:0] alu_result;
output 	zero_flag;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu_inst|LessThan0~5 ;
wire \alu_inst|Add0~86 ;
wire \alu_inst|LessThan0~10 ;
wire \ram_inst|memory~176_regout ;
wire \ram_inst|memory~80_regout ;
wire \ram_inst|memory~16_regout ;
wire \ram_inst|memory~48_regout ;
wire \ram_inst|memory~208_regout ;
wire \ram_inst|memory~161_regout ;
wire \ram_inst|memory~225_regout ;
wire \ram_inst|memory~113_regout ;
wire \ram_inst|memory~177_regout ;
wire \ram_inst|memory~66_regout ;
wire \ram_inst|memory~146_regout ;
wire \ram_inst|memory~18_regout ;
wire \ram_inst|memory~194_regout ;
wire \ram_inst|memory~226_regout ;
wire \ram_inst|memory~147_regout ;
wire \ram_inst|memory~163_regout ;
wire \ram_inst|memory~67_regout ;
wire \ram_inst|memory~51_regout ;
wire \ram_inst|memory~243_regout ;
wire \ram_inst|memory~148_regout ;
wire \ram_inst|memory~180_regout ;
wire \ram_inst|memory~20_regout ;
wire \ram_inst|memory~36_regout ;
wire \ram_inst|memory~196_regout ;
wire \ram_inst|memory~212_regout ;
wire \ram_inst|memory~37_regout ;
wire \ram_inst|memory~85_regout ;
wire \ram_inst|memory~133_regout ;
wire \ram_inst|memory~69_regout ;
wire \ram_inst|memory~117_regout ;
wire \ram_inst|memory~86_regout ;
wire \ram_inst|memory~118_regout ;
wire \ram_inst|memory~166_regout ;
wire \ram_inst|memory~150_regout ;
wire \ram_inst|memory~38_regout ;
wire \ram_inst|memory~22_regout ;
wire \ram_inst|memory~214_regout ;
wire \ram_inst|memory~230_regout ;
wire \ram_inst|memory~151_regout ;
wire \ram_inst|memory~215_regout ;
wire \ram_inst|memory~103_regout ;
wire \ram_inst|memory~167_regout ;
wire \ram_inst|memory~71_regout ;
wire \ram_inst|memory~135_regout ;
wire \ram_inst|memory~183_regout ;
wire \ram_inst|memory~119_regout ;
wire \ram_inst|memory~152_regout ;
wire \ram_inst|memory~184_regout ;
wire \ram_inst|memory~104_regout ;
wire \ram_inst|memory~88_regout ;
wire \ram_inst|memory~24_regout ;
wire \ram_inst|memory~40_regout ;
wire \ram_inst|memory~232_regout ;
wire \ram_inst|memory~216_regout ;
wire \ram_inst|memory~169_regout ;
wire \ram_inst|memory~233_regout ;
wire \ram_inst|memory~89_regout ;
wire \ram_inst|memory~153_regout ;
wire \ram_inst|memory~137_regout ;
wire \ram_inst|memory~73_regout ;
wire \ram_inst|memory~121_regout ;
wire \ram_inst|memory~185_regout ;
wire \ram_inst|memory~90_regout ;
wire \ram_inst|memory~122_regout ;
wire \ram_inst|memory~170_regout ;
wire \ram_inst|memory~154_regout ;
wire \ram_inst|memory~42_regout ;
wire \ram_inst|memory~26_regout ;
wire \ram_inst|memory~218_regout ;
wire \ram_inst|memory~234_regout ;
wire \ram_inst|memory~155_regout ;
wire \ram_inst|memory~219_regout ;
wire \ram_inst|memory~107_regout ;
wire \ram_inst|memory~171_regout ;
wire \ram_inst|memory~75_regout ;
wire \ram_inst|memory~139_regout ;
wire \ram_inst|memory~187_regout ;
wire \ram_inst|memory~123_regout ;
wire \ram_inst|memory~156_regout ;
wire \ram_inst|memory~188_regout ;
wire \ram_inst|memory~108_regout ;
wire \ram_inst|memory~92_regout ;
wire \ram_inst|memory~28_regout ;
wire \ram_inst|memory~44_regout ;
wire \ram_inst|memory~236_regout ;
wire \ram_inst|memory~220_regout ;
wire \ram_inst|memory~173_regout ;
wire \ram_inst|memory~237_regout ;
wire \ram_inst|memory~93_regout ;
wire \ram_inst|memory~157_regout ;
wire \ram_inst|memory~141_regout ;
wire \ram_inst|memory~77_regout ;
wire \ram_inst|memory~125_regout ;
wire \ram_inst|memory~189_regout ;
wire \ram_inst|memory~94_regout ;
wire \ram_inst|memory~126_regout ;
wire \ram_inst|memory~174_regout ;
wire \ram_inst|memory~158_regout ;
wire \ram_inst|memory~46_regout ;
wire \ram_inst|memory~30_regout ;
wire \ram_inst|memory~222_regout ;
wire \ram_inst|memory~238_regout ;
wire \ram_inst|memory~159_regout ;
wire \ram_inst|memory~223_regout ;
wire \ram_inst|memory~111_regout ;
wire \ram_inst|memory~175_regout ;
wire \ram_inst|memory~79_regout ;
wire \ram_inst|memory~143_regout ;
wire \ram_inst|memory~191_regout ;
wire \ram_inst|memory~127_regout ;
wire \alu_inst|LessThan0~15 ;
wire \alu_inst|LessThan0~20 ;
wire \alu_inst|LessThan0~25 ;
wire \alu_inst|LessThan0~30 ;
wire \alu_inst|LessThan0~35 ;
wire \alu_inst|LessThan0~40 ;
wire \alu_inst|LessThan0~45 ;
wire \alu_inst|LessThan0~50 ;
wire \alu_inst|LessThan0~55 ;
wire \alu_inst|LessThan0~60 ;
wire \alu_inst|LessThan0~65 ;
wire \alu_inst|LessThan0~70 ;
wire \alu_inst|LessThan0~75 ;
wire \clk~combout ;
wire \reset~combout ;
wire \fsm_inst|Mux4~1_combout ;
wire \fsm_inst|pc[1]~1 ;
wire \fsm_inst|pc[1]~1COUT1_16 ;
wire \fsm_inst|pc[2]~3 ;
wire \fsm_inst|pc[2]~3COUT1_17 ;
wire \fsm_inst|pc[3]~5 ;
wire \fsm_inst|pc[3]~5COUT1_18 ;
wire \fsm_inst|pc[4]~7 ;
wire \fsm_inst|pc[5]~9 ;
wire \fsm_inst|pc[5]~9COUT1_19 ;
wire \fsm_inst|pc[6]~11 ;
wire \fsm_inst|pc[6]~11COUT1_20 ;
wire \rom_inst|WideOr6~0_combout ;
wire \rom_inst|Decoder0~0_combout ;
wire \fsm_inst|ir_load~regout ;
wire \fsm_inst|Mux4~0 ;
wire \rom_inst|WideOr9~0_combout ;
wire \ram_addr~0_combout ;
wire \rom_inst|WideOr5~0_combout ;
wire \rom_inst|WideOr8~0_combout ;
wire \rom_inst|WideOr4~0_combout ;
wire \rom_inst|WideOr7~0_combout ;
wire \rom_inst|Decoder0~1_combout ;
wire \rom_inst|WideOr1~0_combout ;
wire \rom_inst|WideOr0~0_combout ;
wire \rom_inst|WideOr2~0_combout ;
wire \rom_inst|WideOr3~0_combout ;
wire \ram_addr~4 ;
wire \cu_inst|WideOr3~0 ;
wire \alu_enable~4_combout ;
wire \alu_enable~9_combout ;
wire \cu_inst|WideOr4~0 ;
wire \ram_addr~3 ;
wire \ram_addr~2 ;
wire \cu_inst|WideOr5~0 ;
wire \cu_inst|WideOr6~0 ;
wire \alu_inst|result[6]~23_combout ;
wire \was_exec1~regout ;
wire \prev_was_exec1~regout ;
wire \reg_a[2]~reg0_regout ;
wire \alu_inst|result~22_combout ;
wire \was_exec2~regout ;
wire \prev_was_exec2~regout ;
wire \alu_inst|Add0~92 ;
wire \reg_b[1]~reg0_regout ;
wire \alu_inst|Equal1~0 ;
wire \alu_inst|result[13]~16_combout ;
wire \alu_inst|result~10_combout ;
wire \alu_inst|result[13]~11_combout ;
wire \alu_inst|result[13]~12_combout ;
wire \alu_inst|result[13]~13_combout ;
wire \alu_inst|result[1]~14_combout ;
wire \alu_inst|result[1]~15_combout ;
wire \alu_inst|result[13]~17_combout ;
wire \alu_inst|result[13]~18_combout ;
wire \alu_inst|Add0~91 ;
wire \alu_inst|Add0~85 ;
wire \alu_inst|Add0~88_cout0 ;
wire \alu_inst|Add0~88COUT1_108 ;
wire \alu_inst|Add0~4 ;
wire \alu_inst|Add0~4COUT1_109 ;
wire \alu_inst|Add0~7_combout ;
wire \alu_inst|result[1]~19_combout ;
wire \alu_inst|result[1]~20_combout ;
wire \cu_inst|WideOr0~0_combout ;
wire \ram_addr~1 ;
wire \ram_inst|memory~1184_combout ;
wire \ram_inst|memory~1191_combout ;
wire \alu_inst|result[1]~21 ;
wire \ram_inst|memory~1200_combout ;
wire \ram_inst|memory~193_regout ;
wire \ram_inst|memory~1192_combout ;
wire \ram_inst|memory~65_regout ;
wire \ram_inst|memory~1188_combout ;
wire \ram_inst|memory~129_regout ;
wire \ram_inst|memory~1196_combout ;
wire \ram_inst|memory~1_regout ;
wire \ram_inst|memory~1038_combout ;
wire \ram_inst|memory~1039_combout ;
wire \ram_inst|memory~1186_combout ;
wire \ram_inst|memory~1198_combout ;
wire \ram_inst|memory~209_regout ;
wire \ram_inst|memory~1187_combout ;
wire \ram_inst|memory~145_regout ;
wire \ram_inst|memory~1190_combout ;
wire \ram_inst|memory~81_regout ;
wire \ram_inst|memory~1195_combout ;
wire \ram_inst|memory~17_regout ;
wire \ram_inst|memory~1036_combout ;
wire \ram_inst|memory~1037_combout ;
wire \ram_inst|memory~1040_combout ;
wire \ram_inst|memory~97_regout ;
wire \ram_inst|memory~1194_combout ;
wire \ram_inst|memory~33_regout ;
wire \ram_inst|memory~1185_combout ;
wire \ram_inst|memory~1034 ;
wire \ram_inst|memory~1199_combout ;
wire \ram_inst|memory~1035 ;
wire \ram_inst|memory~1201_combout ;
wire \ram_inst|memory~241_regout ;
wire \ram_inst|memory~1197_combout ;
wire \ram_inst|memory~49_regout ;
wire \ram_inst|memory~1193_combout ;
wire \ram_inst|memory~1041 ;
wire \ram_inst|memory~1189_combout ;
wire \ram_inst|memory~1042 ;
wire \cu_inst|WideOr1~0_combout ;
wire \reg_a[1]~reg0_regout ;
wire \alu_inst|Add0~9 ;
wire \alu_inst|Add0~12_combout ;
wire \alu_inst|result[6]~27_combout ;
wire \reg_b[3]~reg0_regout ;
wire \alu_inst|Equal1~2 ;
wire \alu_inst|result~31_combout ;
wire \alu_inst|result[3]~32_combout ;
wire \alu_inst|result[3]~33_combout ;
wire \reg_b[4]~reg0_regout ;
wire \alu_inst|result~37_combout ;
wire \alu_inst|Add0~94 ;
wire \alu_inst|Add0~93 ;
wire \alu_inst|Add0~14 ;
wire \alu_inst|Add0~14COUT1_110 ;
wire \alu_inst|Add0~19 ;
wire \alu_inst|Add0~19COUT1_111 ;
wire \alu_inst|Add0~22_combout ;
wire \alu_inst|result~44_combout ;
wire \alu_inst|result[5]~45_combout ;
wire \alu_inst|result[5]~46_combout ;
wire \alu_inst|Equal1~4 ;
wire \reg_b[6]~reg0_regout ;
wire \alu_inst|result~50_combout ;
wire \alu_inst|Add0~96 ;
wire \alu_inst|Add0~95 ;
wire \alu_inst|Add0~24 ;
wire \alu_inst|Add0~24COUT1_112 ;
wire \alu_inst|Add0~29 ;
wire \alu_inst|Add0~29COUT1_113 ;
wire \alu_inst|Add0~32_combout ;
wire \alu_inst|result[6]~51_combout ;
wire \alu_inst|Equal1~5 ;
wire \alu_inst|result[6]~52_combout ;
wire \reg_b[7]~reg0_regout ;
wire \alu_inst|result[7]~58_combout ;
wire \alu_inst|result~57_combout ;
wire \alu_inst|result[7]~59_combout ;
wire \alu_inst|Equal1~6 ;
wire \reg_b[8]~reg0_regout ;
wire \alu_inst|result~63_combout ;
wire \alu_inst|result[8]~64_combout ;
wire \alu_inst|Equal1~7 ;
wire \alu_inst|result[8]~65_combout ;
wire \reg_b[9]~reg0_regout ;
wire \alu_inst|Equal1~8 ;
wire \alu_inst|result~70_combout ;
wire \alu_inst|result[9]~71_combout ;
wire \alu_inst|result[9]~72_combout ;
wire \reg_b[10]~reg0_regout ;
wire \alu_inst|result~76_combout ;
wire \alu_inst|Add0~100 ;
wire \alu_inst|Add0~34 ;
wire \alu_inst|Add0~99 ;
wire \alu_inst|Add0~98 ;
wire \alu_inst|Add0~97 ;
wire \alu_inst|Add0~39 ;
wire \alu_inst|Add0~39COUT1_114 ;
wire \alu_inst|Add0~44 ;
wire \alu_inst|Add0~44COUT1_115 ;
wire \alu_inst|Add0~49 ;
wire \alu_inst|Add0~49COUT1_116 ;
wire \alu_inst|Add0~52_combout ;
wire \alu_inst|Equal1~9 ;
wire \alu_inst|result[10]~77_combout ;
wire \alu_inst|result[10]~78_combout ;
wire \reg_b[11]~reg0_regout ;
wire \alu_inst|Equal1~10 ;
wire \alu_inst|result~83_combout ;
wire \alu_inst|result[11]~84_combout ;
wire \alu_inst|result[11]~85_combout ;
wire \reg_b[12]~reg0_regout ;
wire \alu_inst|result~89_combout ;
wire \reg_b[13]~reg0_regout ;
wire \alu_inst|result~96_combout ;
wire \alu_inst|result[13]~97_combout ;
wire \alu_inst|result[13]~98_combout ;
wire \alu_inst|Equal1~12 ;
wire \alu_inst|result~102_combout ;
wire \alu_inst|Add0~104 ;
wire \alu_inst|Add0~101 ;
wire \alu_inst|Add0~54 ;
wire \alu_inst|Add0~54COUT1_117 ;
wire \alu_inst|Add0~59 ;
wire \alu_inst|Add0~103 ;
wire \alu_inst|Add0~102 ;
wire \alu_inst|Add0~64 ;
wire \alu_inst|Add0~64COUT1_118 ;
wire \alu_inst|Add0~69 ;
wire \alu_inst|Add0~69COUT1_119 ;
wire \alu_inst|Add0~72_combout ;
wire \reg_b[15]~reg0_regout ;
wire \alu_inst|Add0~84_combout ;
wire \alu_inst|Add0~105 ;
wire \alu_inst|Add0~74 ;
wire \alu_inst|Add0~74COUT1_120 ;
wire \alu_inst|Add0~77_combout ;
wire \alu_inst|Add0~106_combout ;
wire \alu_inst|Add0~83_combout ;
wire \alu_inst|Add0~82_combout ;
wire \alu_inst|Mux0~0_combout ;
wire \alu_inst|Mux0~1_combout ;
wire \alu_inst|result[15]~109 ;
wire \ram_inst|memory~255_regout ;
wire \ram_inst|memory~63_regout ;
wire \ram_inst|memory~1181 ;
wire \ram_inst|memory~1182 ;
wire \ram_inst|memory~95_regout ;
wire \ram_inst|memory~31_regout ;
wire \ram_inst|memory~1174 ;
wire \ram_inst|memory~1175 ;
wire \ram_inst|memory~207_regout ;
wire \ram_inst|memory~15_regout ;
wire \ram_inst|memory~1178 ;
wire \ram_inst|memory~1179 ;
wire \ram_inst|memory~239_regout ;
wire \ram_inst|memory~47_regout ;
wire \ram_inst|memory~1176 ;
wire \ram_inst|memory~1177 ;
wire \ram_inst|memory~1180_combout ;
wire \reg_a[15]~reg0_regout ;
wire \alu_inst|result[14]~105_combout ;
wire \alu_inst|result[14]~103_combout ;
wire \alu_inst|Equal1~13 ;
wire \alu_inst|result[14]~104_combout ;
wire \alu_inst|result[14]~106_combout ;
wire \alu_inst|result[14]~107_combout ;
wire \alu_inst|result[14]~108 ;
wire \ram_inst|memory~78_regout ;
wire \ram_inst|memory~1164 ;
wire \ram_inst|memory~110_regout ;
wire \ram_inst|memory~1165 ;
wire \ram_inst|memory~142_regout ;
wire \ram_inst|memory~1166 ;
wire \ram_inst|memory~190_regout ;
wire \ram_inst|memory~1167 ;
wire \ram_inst|memory~62_regout ;
wire \ram_inst|memory~14_regout ;
wire \ram_inst|memory~1168 ;
wire \ram_inst|memory~1169 ;
wire \ram_inst|memory~1170_combout ;
wire \ram_inst|memory~254_regout ;
wire \ram_inst|memory~206_regout ;
wire \ram_inst|memory~1171 ;
wire \ram_inst|memory~1172 ;
wire \reg_b[14]~reg0_regout ;
wire \reg_a[14]~reg0_regout ;
wire \alu_inst|Add0~67_combout ;
wire \alu_inst|result[13]~99_combout ;
wire \alu_inst|result[13]~100_combout ;
wire \alu_inst|result[13]~101 ;
wire \ram_inst|memory~61_regout ;
wire \ram_inst|memory~1161 ;
wire \ram_inst|memory~253_regout ;
wire \ram_inst|memory~1162 ;
wire \ram_inst|memory~109_regout ;
wire \ram_inst|memory~45_regout ;
wire \ram_inst|memory~1154 ;
wire \ram_inst|memory~1155 ;
wire \ram_inst|memory~29_regout ;
wire \ram_inst|memory~1156 ;
wire \ram_inst|memory~221_regout ;
wire \ram_inst|memory~1157 ;
wire \ram_inst|memory~205_regout ;
wire \ram_inst|memory~13_regout ;
wire \ram_inst|memory~1158 ;
wire \ram_inst|memory~1159 ;
wire \ram_inst|memory~1160_combout ;
wire \reg_a[13]~reg0_regout ;
wire \alu_inst|result[12]~92_combout ;
wire \alu_inst|Equal1~11 ;
wire \alu_inst|result[12]~90_combout ;
wire \alu_inst|result[12]~91_combout ;
wire \alu_inst|result[12]~93_combout ;
wire \alu_inst|Add0~62_combout ;
wire \alu_inst|result[12]~94_combout ;
wire \ram_inst|memory~172_regout ;
wire \alu_inst|result[12]~95 ;
wire \ram_inst|memory~140_regout ;
wire \ram_inst|memory~1144 ;
wire \ram_inst|memory~1145 ;
wire \ram_inst|memory~204_regout ;
wire \ram_inst|memory~1151 ;
wire \ram_inst|memory~252_regout ;
wire \ram_inst|memory~1152 ;
wire \ram_inst|memory~12_regout ;
wire \ram_inst|memory~1148 ;
wire \ram_inst|memory~60_regout ;
wire \ram_inst|memory~1149 ;
wire \ram_inst|memory~124_regout ;
wire \ram_inst|memory~76_regout ;
wire \ram_inst|memory~1146 ;
wire \ram_inst|memory~1147 ;
wire \ram_inst|memory~1150_combout ;
wire \reg_a[12]~reg0_regout ;
wire \alu_inst|Add0~57_combout ;
wire \alu_inst|result[11]~86_combout ;
wire \alu_inst|result[11]~87_combout ;
wire \alu_inst|result[11]~88 ;
wire \ram_inst|memory~251_regout ;
wire \ram_inst|memory~59_regout ;
wire \ram_inst|memory~1141 ;
wire \ram_inst|memory~1142 ;
wire \ram_inst|memory~91_regout ;
wire \ram_inst|memory~27_regout ;
wire \ram_inst|memory~1134 ;
wire \ram_inst|memory~1135 ;
wire \ram_inst|memory~235_regout ;
wire \ram_inst|memory~43_regout ;
wire \ram_inst|memory~1136 ;
wire \ram_inst|memory~1137 ;
wire \ram_inst|memory~203_regout ;
wire \ram_inst|memory~11_regout ;
wire \ram_inst|memory~1138 ;
wire \ram_inst|memory~1139 ;
wire \ram_inst|memory~1140_combout ;
wire \reg_a[11]~reg0_regout ;
wire \alu_inst|result[10]~79_combout ;
wire \alu_inst|result[10]~80_combout ;
wire \alu_inst|result[10]~81_combout ;
wire \alu_inst|result[10]~82 ;
wire \ram_inst|memory~74_regout ;
wire \ram_inst|memory~1124 ;
wire \ram_inst|memory~106_regout ;
wire \ram_inst|memory~1125 ;
wire \ram_inst|memory~250_regout ;
wire \ram_inst|memory~202_regout ;
wire \ram_inst|memory~1131 ;
wire \ram_inst|memory~1132 ;
wire \ram_inst|memory~138_regout ;
wire \ram_inst|memory~1126 ;
wire \ram_inst|memory~186_regout ;
wire \ram_inst|memory~1127 ;
wire \ram_inst|memory~58_regout ;
wire \ram_inst|memory~10_regout ;
wire \ram_inst|memory~1128 ;
wire \ram_inst|memory~1129 ;
wire \ram_inst|memory~1130_combout ;
wire \reg_a[10]~reg0_regout ;
wire \alu_inst|Add0~47_combout ;
wire \alu_inst|result[9]~73_combout ;
wire \alu_inst|result[9]~74_combout ;
wire \alu_inst|result[9]~75 ;
wire \ram_inst|memory~249_regout ;
wire \ram_inst|memory~57_regout ;
wire \ram_inst|memory~1121 ;
wire \ram_inst|memory~1122 ;
wire \ram_inst|memory~105_regout ;
wire \ram_inst|memory~41_regout ;
wire \ram_inst|memory~1114 ;
wire \ram_inst|memory~1115 ;
wire \ram_inst|memory~217_regout ;
wire \ram_inst|memory~25_regout ;
wire \ram_inst|memory~1116 ;
wire \ram_inst|memory~1117 ;
wire \ram_inst|memory~201_regout ;
wire \ram_inst|memory~9_regout ;
wire \ram_inst|memory~1118 ;
wire \ram_inst|memory~1119 ;
wire \ram_inst|memory~1120_combout ;
wire \reg_a[9]~reg0_regout ;
wire \alu_inst|result[8]~66_combout ;
wire \alu_inst|result[8]~67_combout ;
wire \alu_inst|Add0~42_combout ;
wire \alu_inst|result[8]~68_combout ;
wire \alu_inst|result[8]~69 ;
wire \ram_inst|memory~120_regout ;
wire \ram_inst|memory~72_regout ;
wire \ram_inst|memory~1106 ;
wire \ram_inst|memory~1107 ;
wire \ram_inst|memory~56_regout ;
wire \ram_inst|memory~8_regout ;
wire \ram_inst|memory~1108 ;
wire \ram_inst|memory~1109 ;
wire \ram_inst|memory~1110_combout ;
wire \ram_inst|memory~168_regout ;
wire \ram_inst|memory~136_regout ;
wire \ram_inst|memory~1104 ;
wire \ram_inst|memory~1105 ;
wire \ram_inst|memory~248_regout ;
wire \ram_inst|memory~200_regout ;
wire \ram_inst|memory~1111 ;
wire \ram_inst|memory~1112 ;
wire \reg_a[8]~reg0_regout ;
wire \alu_inst|Add0~37_combout ;
wire \alu_inst|result[7]~60_combout ;
wire \alu_inst|result[7]~61_combout ;
wire \alu_inst|result[7]~62 ;
wire \ram_inst|memory~23_regout ;
wire \ram_inst|memory~1094 ;
wire \ram_inst|memory~87_regout ;
wire \ram_inst|memory~1095 ;
wire \ram_inst|memory~247_regout ;
wire \ram_inst|memory~55_regout ;
wire \ram_inst|memory~1101 ;
wire \ram_inst|memory~1102 ;
wire \ram_inst|memory~231_regout ;
wire \ram_inst|memory~39_regout ;
wire \ram_inst|memory~1096 ;
wire \ram_inst|memory~1097 ;
wire \ram_inst|memory~199_regout ;
wire \ram_inst|memory~7_regout ;
wire \ram_inst|memory~1098 ;
wire \ram_inst|memory~1099 ;
wire \ram_inst|memory~1100_combout ;
wire \reg_a[7]~reg0_regout ;
wire \alu_inst|result[6]~53_combout ;
wire \alu_inst|result[6]~54_combout ;
wire \alu_inst|result[6]~55_combout ;
wire \alu_inst|result[6]~56 ;
wire \ram_inst|memory~246_regout ;
wire \ram_inst|memory~198_regout ;
wire \ram_inst|memory~1091 ;
wire \ram_inst|memory~1092 ;
wire \ram_inst|memory~102_regout ;
wire \ram_inst|memory~70_regout ;
wire \ram_inst|memory~1084 ;
wire \ram_inst|memory~1085 ;
wire \ram_inst|memory~54_regout ;
wire \ram_inst|memory~6_regout ;
wire \ram_inst|memory~1088 ;
wire \ram_inst|memory~1089 ;
wire \ram_inst|memory~182_regout ;
wire \ram_inst|memory~134_regout ;
wire \ram_inst|memory~1086 ;
wire \ram_inst|memory~1087 ;
wire \ram_inst|memory~1090_combout ;
wire \reg_a[6]~reg0_regout ;
wire \alu_inst|Add0~27_combout ;
wire \alu_inst|result[5]~47_combout ;
wire \alu_inst|result[5]~48_combout ;
wire \alu_inst|result[5]~49 ;
wire \ram_inst|memory~245_regout ;
wire \ram_inst|memory~53_regout ;
wire \ram_inst|memory~1081 ;
wire \ram_inst|memory~181_regout ;
wire \ram_inst|memory~1082_combout ;
wire \ram_inst|memory~149_regout ;
wire \ram_inst|memory~21_regout ;
wire \ram_inst|memory~1076 ;
wire \ram_inst|memory~213_regout ;
wire \ram_inst|memory~1077_combout ;
wire \ram_inst|memory~197_regout ;
wire \ram_inst|memory~5_regout ;
wire \ram_inst|memory~1078 ;
wire \ram_inst|memory~1079 ;
wire \ram_inst|memory~1080_combout ;
wire \ram_inst|memory~229_regout ;
wire \ram_inst|memory~101_regout ;
wire \ram_inst|memory~165_regout ;
wire \ram_inst|memory~1074 ;
wire \ram_inst|memory~1075_combout ;
wire \reg_b[5]~reg0_regout ;
wire \reg_a[5]~reg0_regout ;
wire \alu_inst|result[4]~40_combout ;
wire \alu_inst|result[4]~38_combout ;
wire \alu_inst|Equal1~3 ;
wire \alu_inst|result[4]~39_combout ;
wire \alu_inst|result[4]~41_combout ;
wire \alu_inst|result[4]~42_combout ;
wire \alu_inst|result[4]~43 ;
wire \ram_inst|memory~52_regout ;
wire \ram_inst|memory~4_regout ;
wire \ram_inst|memory~1068 ;
wire \ram_inst|memory~1069 ;
wire \ram_inst|memory~116_regout ;
wire \ram_inst|memory~84_regout ;
wire \ram_inst|memory~100_regout ;
wire \ram_inst|memory~68_regout ;
wire \ram_inst|memory~1066_combout ;
wire \ram_inst|memory~1067_combout ;
wire \ram_inst|memory~1070_combout ;
wire \ram_inst|memory~164_regout ;
wire \ram_inst|memory~132_regout ;
wire \ram_inst|memory~1064 ;
wire \ram_inst|memory~1065 ;
wire \ram_inst|memory~228_regout ;
wire \ram_inst|memory~1071 ;
wire \ram_inst|memory~244_regout ;
wire \ram_inst|memory~1072 ;
wire \reg_a[4]~reg0_regout ;
wire \alu_inst|Add0~17_combout ;
wire \alu_inst|result[3]~34_combout ;
wire \alu_inst|result[3]~35_combout ;
wire \alu_inst|result[3]~36 ;
wire \ram_inst|memory~19_regout ;
wire \ram_inst|memory~1054 ;
wire \ram_inst|memory~83_regout ;
wire \ram_inst|memory~211_regout ;
wire \ram_inst|memory~1055_combout ;
wire \ram_inst|memory~115_regout ;
wire \ram_inst|memory~179_regout ;
wire \ram_inst|memory~1061 ;
wire \ram_inst|memory~1062 ;
wire \ram_inst|memory~195_regout ;
wire \ram_inst|memory~131_regout ;
wire \ram_inst|memory~3_regout ;
wire \ram_inst|memory~1058 ;
wire \ram_inst|memory~1059_combout ;
wire \ram_inst|memory~227_regout ;
wire \ram_inst|memory~99_regout ;
wire \ram_inst|memory~35_regout ;
wire \ram_inst|memory~1056_combout ;
wire \ram_inst|memory~1057 ;
wire \ram_inst|memory~1060_combout ;
wire \reg_a[3]~reg0_regout ;
wire \alu_inst|result[2]~26_combout ;
wire \alu_inst|result[2]~24_combout ;
wire \alu_inst|result[2]~25_combout ;
wire \alu_inst|result[2]~28_combout ;
wire \alu_inst|result[2]~29_combout ;
wire \alu_inst|result[2]~30 ;
wire \ram_inst|memory~162_regout ;
wire \ram_inst|memory~130_regout ;
wire \ram_inst|memory~1046_combout ;
wire \ram_inst|memory~178_regout ;
wire \ram_inst|memory~1047 ;
wire \ram_inst|memory~50_regout ;
wire \ram_inst|memory~34_regout ;
wire \ram_inst|memory~2_regout ;
wire \ram_inst|memory~1048_combout ;
wire \ram_inst|memory~1049 ;
wire \ram_inst|memory~1050_combout ;
wire \ram_inst|memory~98_regout ;
wire \ram_inst|memory~114_regout ;
wire \ram_inst|memory~82_regout ;
wire \ram_inst|memory~1044 ;
wire \ram_inst|memory~1045_combout ;
wire \ram_inst|memory~242_regout ;
wire \ram_inst|memory~210_regout ;
wire \ram_inst|memory~1051 ;
wire \ram_inst|memory~1052 ;
wire \reg_b[2]~reg0_regout ;
wire \alu_inst|Equal1~1 ;
wire \alu_inst|result~1 ;
wire \alu_inst|result[0]~2_combout ;
wire \alu_inst|result[0]~3_combout ;
wire \alu_inst|Equal1~14 ;
wire \alu_inst|result[0]~5_combout ;
wire \alu_inst|result[0]~4_combout ;
wire \alu_inst|result[0]~6_combout ;
wire \alu_inst|LessThan0~77_cout0 ;
wire \alu_inst|LessThan0~77COUT1_81 ;
wire \alu_inst|LessThan0~72_cout0 ;
wire \alu_inst|LessThan0~72COUT1_82 ;
wire \alu_inst|LessThan0~67_cout ;
wire \alu_inst|LessThan0~62_cout0 ;
wire \alu_inst|LessThan0~62COUT1_83 ;
wire \alu_inst|LessThan0~57_cout0 ;
wire \alu_inst|LessThan0~57COUT1_84 ;
wire \alu_inst|LessThan0~52_cout0 ;
wire \alu_inst|LessThan0~52COUT1_85 ;
wire \alu_inst|LessThan0~47_cout0 ;
wire \alu_inst|LessThan0~47COUT1_86 ;
wire \alu_inst|LessThan0~42_cout ;
wire \alu_inst|LessThan0~37_cout0 ;
wire \alu_inst|LessThan0~37COUT1_87 ;
wire \alu_inst|LessThan0~32_cout0 ;
wire \alu_inst|LessThan0~32COUT1_88 ;
wire \alu_inst|LessThan0~27_cout0 ;
wire \alu_inst|LessThan0~27COUT1_89 ;
wire \alu_inst|LessThan0~22_cout0 ;
wire \alu_inst|LessThan0~22COUT1_90 ;
wire \alu_inst|LessThan0~17_cout ;
wire \alu_inst|LessThan0~12_cout0 ;
wire \alu_inst|LessThan0~12COUT1_91 ;
wire \alu_inst|LessThan0~7_cout0 ;
wire \alu_inst|LessThan0~7COUT1_92 ;
wire \alu_inst|LessThan0~0_combout ;
wire \alu_inst|result[0]~0_combout ;
wire \alu_inst|result[0]~7_combout ;
wire \alu_inst|result[0]~8_combout ;
wire \alu_inst|Mux15~2_combout ;
wire \alu_inst|Mux15~3_combout ;
wire \alu_inst|Add0~2_combout ;
wire \alu_inst|Mux15~5_combout ;
wire \alu_inst|Mux15~4_combout ;
wire \alu_inst|result[0]~9 ;
wire \ram_inst|memory~160_regout ;
wire \ram_inst|memory~128_regout ;
wire \ram_inst|memory~144_regout ;
wire \ram_inst|memory~1024_combout ;
wire \ram_inst|memory~1025 ;
wire \ram_inst|memory~240_regout ;
wire \ram_inst|memory~224_regout ;
wire \ram_inst|memory~192_regout ;
wire \ram_inst|memory~1031_combout ;
wire \ram_inst|memory~1032 ;
wire \ram_inst|memory~32_regout ;
wire \ram_inst|memory~0_regout ;
wire \ram_inst|memory~1028 ;
wire \ram_inst|memory~1029 ;
wire \ram_inst|memory~64_regout ;
wire \ram_inst|memory~96_regout ;
wire \ram_inst|memory~1026_combout ;
wire \ram_inst|memory~112_regout ;
wire \ram_inst|memory~1027 ;
wire \ram_inst|memory~1030_combout ;
wire \reg_b[0]~reg0_regout ;
wire \reg_a[0]~reg0_regout ;
wire \reg_read~0_combout ;
wire \reg_write~2_combout ;
wire \alu_inst|Equal0~0_combout ;
wire \alu_inst|Equal0~1_combout ;
wire \alu_inst|Equal0~2_combout ;
wire \alu_inst|Equal0~3_combout ;
wire \alu_inst|Equal0~4_combout ;
wire [2:0] \fsm_inst|state ;
wire [15:0] delayed_data;
wire [7:0] \fsm_inst|pc ;
wire [15:0] IR_internal;
wire [15:0] \rom_inst|data_out ;
wire [15:0] \ram_inst|data_out ;


// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxv_lcell \fsm_inst|state[1] (
// Equation(s):
// \fsm_inst|state [1] = DFFEAS((\fsm_inst|state [1] $ (((\fsm_inst|state [0] & !\fsm_inst|state [2])))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [0]),
	.datab(vcc),
	.datac(\fsm_inst|state [2]),
	.datad(\fsm_inst|state [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|state[1] .lut_mask = "f50a";
defparam \fsm_inst|state[1] .operation_mode = "normal";
defparam \fsm_inst|state[1] .output_mode = "reg_only";
defparam \fsm_inst|state[1] .register_cascade_mode = "off";
defparam \fsm_inst|state[1] .sum_lutc_input = "datac";
defparam \fsm_inst|state[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxv_lcell \fsm_inst|state[2] (
// Equation(s):
// \fsm_inst|state [2] = DFFEAS((\fsm_inst|state [0] & (((\fsm_inst|state [1])))) # (!\fsm_inst|state [0] & (((\fsm_inst|state [2])))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [0]),
	.datab(vcc),
	.datac(\fsm_inst|state [2]),
	.datad(\fsm_inst|state [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|state[2] .lut_mask = "fa50";
defparam \fsm_inst|state[2] .operation_mode = "normal";
defparam \fsm_inst|state[2] .output_mode = "reg_only";
defparam \fsm_inst|state[2] .register_cascade_mode = "off";
defparam \fsm_inst|state[2] .sum_lutc_input = "datac";
defparam \fsm_inst|state[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxv_lcell \fsm_inst|state[0] (
// Equation(s):
// \fsm_inst|state [0] = DFFEAS(\fsm_inst|state [0] $ ((((!\fsm_inst|state [1]) # (!\fsm_inst|state [2])))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [0]),
	.datab(vcc),
	.datac(\fsm_inst|state [2]),
	.datad(\fsm_inst|state [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|state[0] .lut_mask = "a555";
defparam \fsm_inst|state[0] .operation_mode = "normal";
defparam \fsm_inst|state[0] .output_mode = "reg_only";
defparam \fsm_inst|state[0] .register_cascade_mode = "off";
defparam \fsm_inst|state[0] .sum_lutc_input = "datac";
defparam \fsm_inst|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxv_lcell \fsm_inst|pc[0] (
// Equation(s):
// \fsm_inst|pc [0] = DFFEAS(\fsm_inst|pc [0] $ (((\fsm_inst|state [2] & (\fsm_inst|state [0] & !\fsm_inst|state [1])))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [2]),
	.datab(\fsm_inst|state [0]),
	.datac(\fsm_inst|pc [0]),
	.datad(\fsm_inst|state [1]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|pc[0] .lut_mask = "f078";
defparam \fsm_inst|pc[0] .operation_mode = "normal";
defparam \fsm_inst|pc[0] .output_mode = "reg_only";
defparam \fsm_inst|pc[0] .register_cascade_mode = "off";
defparam \fsm_inst|pc[0] .sum_lutc_input = "datac";
defparam \fsm_inst|pc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxv_lcell \fsm_inst|Mux4~1 (
// Equation(s):
// \fsm_inst|Mux4~1_combout  = (\fsm_inst|state [0] & (((\fsm_inst|state [2] & !\fsm_inst|state [1]))))

	.clk(gnd),
	.dataa(\fsm_inst|state [0]),
	.datab(vcc),
	.datac(\fsm_inst|state [2]),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fsm_inst|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|Mux4~1 .lut_mask = "00a0";
defparam \fsm_inst|Mux4~1 .operation_mode = "normal";
defparam \fsm_inst|Mux4~1 .output_mode = "comb_only";
defparam \fsm_inst|Mux4~1 .register_cascade_mode = "off";
defparam \fsm_inst|Mux4~1 .sum_lutc_input = "datac";
defparam \fsm_inst|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxv_lcell \fsm_inst|pc[1] (
// Equation(s):
// \fsm_inst|pc [1] = DFFEAS(\fsm_inst|pc [0] $ ((\fsm_inst|pc [1])), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[1]~1  = CARRY((\fsm_inst|pc [0] & (\fsm_inst|pc [1])))
// \fsm_inst|pc[1]~1COUT1_16  = CARRY((\fsm_inst|pc [0] & (\fsm_inst|pc [1])))

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [0]),
	.datab(\fsm_inst|pc [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [1]),
	.cout(),
	.cout0(\fsm_inst|pc[1]~1 ),
	.cout1(\fsm_inst|pc[1]~1COUT1_16 ));
// synopsys translate_off
defparam \fsm_inst|pc[1] .lut_mask = "6688";
defparam \fsm_inst|pc[1] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[1] .output_mode = "reg_only";
defparam \fsm_inst|pc[1] .register_cascade_mode = "off";
defparam \fsm_inst|pc[1] .sum_lutc_input = "datac";
defparam \fsm_inst|pc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxv_lcell \fsm_inst|pc[2] (
// Equation(s):
// \fsm_inst|pc [2] = DFFEAS((\fsm_inst|pc [2] $ ((\fsm_inst|pc[1]~1 ))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[2]~3  = CARRY(((!\fsm_inst|pc[1]~1 ) # (!\fsm_inst|pc [2])))
// \fsm_inst|pc[2]~3COUT1_17  = CARRY(((!\fsm_inst|pc[1]~1COUT1_16 ) # (!\fsm_inst|pc [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fsm_inst|pc [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(gnd),
	.cin0(\fsm_inst|pc[1]~1 ),
	.cin1(\fsm_inst|pc[1]~1COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [2]),
	.cout(),
	.cout0(\fsm_inst|pc[2]~3 ),
	.cout1(\fsm_inst|pc[2]~3COUT1_17 ));
// synopsys translate_off
defparam \fsm_inst|pc[2] .cin0_used = "true";
defparam \fsm_inst|pc[2] .cin1_used = "true";
defparam \fsm_inst|pc[2] .lut_mask = "3c3f";
defparam \fsm_inst|pc[2] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[2] .output_mode = "reg_only";
defparam \fsm_inst|pc[2] .register_cascade_mode = "off";
defparam \fsm_inst|pc[2] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxv_lcell \fsm_inst|pc[3] (
// Equation(s):
// \fsm_inst|pc [3] = DFFEAS(\fsm_inst|pc [3] $ ((((!\fsm_inst|pc[2]~3 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[3]~5  = CARRY((\fsm_inst|pc [3] & ((!\fsm_inst|pc[2]~3 ))))
// \fsm_inst|pc[3]~5COUT1_18  = CARRY((\fsm_inst|pc [3] & ((!\fsm_inst|pc[2]~3COUT1_17 ))))

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(gnd),
	.cin0(\fsm_inst|pc[2]~3 ),
	.cin1(\fsm_inst|pc[2]~3COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [3]),
	.cout(),
	.cout0(\fsm_inst|pc[3]~5 ),
	.cout1(\fsm_inst|pc[3]~5COUT1_18 ));
// synopsys translate_off
defparam \fsm_inst|pc[3] .cin0_used = "true";
defparam \fsm_inst|pc[3] .cin1_used = "true";
defparam \fsm_inst|pc[3] .lut_mask = "a50a";
defparam \fsm_inst|pc[3] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[3] .output_mode = "reg_only";
defparam \fsm_inst|pc[3] .register_cascade_mode = "off";
defparam \fsm_inst|pc[3] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxv_lcell \fsm_inst|pc[4] (
// Equation(s):
// \fsm_inst|pc [4] = DFFEAS(\fsm_inst|pc [4] $ ((((\fsm_inst|pc[3]~5 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[4]~7  = CARRY(((!\fsm_inst|pc[3]~5COUT1_18 )) # (!\fsm_inst|pc [4]))

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(gnd),
	.cin0(\fsm_inst|pc[3]~5 ),
	.cin1(\fsm_inst|pc[3]~5COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [4]),
	.cout(\fsm_inst|pc[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|pc[4] .cin0_used = "true";
defparam \fsm_inst|pc[4] .cin1_used = "true";
defparam \fsm_inst|pc[4] .lut_mask = "5a5f";
defparam \fsm_inst|pc[4] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[4] .output_mode = "reg_only";
defparam \fsm_inst|pc[4] .register_cascade_mode = "off";
defparam \fsm_inst|pc[4] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxv_lcell \fsm_inst|pc[5] (
// Equation(s):
// \fsm_inst|pc [5] = DFFEAS(\fsm_inst|pc [5] $ ((((!\fsm_inst|pc[4]~7 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[5]~9  = CARRY((\fsm_inst|pc [5] & ((!\fsm_inst|pc[4]~7 ))))
// \fsm_inst|pc[5]~9COUT1_19  = CARRY((\fsm_inst|pc [5] & ((!\fsm_inst|pc[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(\fsm_inst|pc[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [5]),
	.cout(),
	.cout0(\fsm_inst|pc[5]~9 ),
	.cout1(\fsm_inst|pc[5]~9COUT1_19 ));
// synopsys translate_off
defparam \fsm_inst|pc[5] .cin_used = "true";
defparam \fsm_inst|pc[5] .lut_mask = "a50a";
defparam \fsm_inst|pc[5] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[5] .output_mode = "reg_only";
defparam \fsm_inst|pc[5] .register_cascade_mode = "off";
defparam \fsm_inst|pc[5] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxv_lcell \fsm_inst|pc[6] (
// Equation(s):
// \fsm_inst|pc [6] = DFFEAS(\fsm_inst|pc [6] $ (((((!\fsm_inst|pc[4]~7  & \fsm_inst|pc[5]~9 ) # (\fsm_inst|pc[4]~7  & \fsm_inst|pc[5]~9COUT1_19 ))))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )
// \fsm_inst|pc[6]~11  = CARRY(((!\fsm_inst|pc[5]~9 )) # (!\fsm_inst|pc [6]))
// \fsm_inst|pc[6]~11COUT1_20  = CARRY(((!\fsm_inst|pc[5]~9COUT1_19 )) # (!\fsm_inst|pc [6]))

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(\fsm_inst|pc[4]~7 ),
	.cin0(\fsm_inst|pc[5]~9 ),
	.cin1(\fsm_inst|pc[5]~9COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [6]),
	.cout(),
	.cout0(\fsm_inst|pc[6]~11 ),
	.cout1(\fsm_inst|pc[6]~11COUT1_20 ));
// synopsys translate_off
defparam \fsm_inst|pc[6] .cin0_used = "true";
defparam \fsm_inst|pc[6] .cin1_used = "true";
defparam \fsm_inst|pc[6] .cin_used = "true";
defparam \fsm_inst|pc[6] .lut_mask = "5a5f";
defparam \fsm_inst|pc[6] .operation_mode = "arithmetic";
defparam \fsm_inst|pc[6] .output_mode = "reg_only";
defparam \fsm_inst|pc[6] .register_cascade_mode = "off";
defparam \fsm_inst|pc[6] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxv_lcell \fsm_inst|pc[7] (
// Equation(s):
// \fsm_inst|pc [7] = DFFEAS((\fsm_inst|pc [7] $ ((!(!\fsm_inst|pc[4]~7  & \fsm_inst|pc[6]~11 ) # (\fsm_inst|pc[4]~7  & \fsm_inst|pc[6]~11COUT1_20 )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , \fsm_inst|Mux4~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fsm_inst|pc [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|Mux4~1_combout ),
	.cin(\fsm_inst|pc[4]~7 ),
	.cin0(\fsm_inst|pc[6]~11 ),
	.cin1(\fsm_inst|pc[6]~11COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|pc [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|pc[7] .cin0_used = "true";
defparam \fsm_inst|pc[7] .cin1_used = "true";
defparam \fsm_inst|pc[7] .cin_used = "true";
defparam \fsm_inst|pc[7] .lut_mask = "c3c3";
defparam \fsm_inst|pc[7] .operation_mode = "normal";
defparam \fsm_inst|pc[7] .output_mode = "reg_only";
defparam \fsm_inst|pc[7] .register_cascade_mode = "off";
defparam \fsm_inst|pc[7] .sum_lutc_input = "cin";
defparam \fsm_inst|pc[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxv_lcell \rom_inst|WideOr6~0 (
// Equation(s):
// \rom_inst|WideOr6~0_combout  = (\fsm_inst|pc [1] & (((\fsm_inst|pc [2] & \fsm_inst|pc [3])) # (!\fsm_inst|pc [0]))) # (!\fsm_inst|pc [1] & (\fsm_inst|pc [3] $ (((\fsm_inst|pc [0] & !\fsm_inst|pc [2])))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr6~0 .lut_mask = "f326";
defparam \rom_inst|WideOr6~0 .operation_mode = "normal";
defparam \rom_inst|WideOr6~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr6~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr6~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxv_lcell \rom_inst|Decoder0~0 (
// Equation(s):
// \rom_inst|Decoder0~0_combout  = (!\fsm_inst|pc [5] & (!\fsm_inst|pc [7] & (!\fsm_inst|pc [6] & !\fsm_inst|pc [4])))

	.clk(gnd),
	.dataa(\fsm_inst|pc [5]),
	.datab(\fsm_inst|pc [7]),
	.datac(\fsm_inst|pc [6]),
	.datad(\fsm_inst|pc [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|Decoder0~0 .lut_mask = "0001";
defparam \rom_inst|Decoder0~0 .operation_mode = "normal";
defparam \rom_inst|Decoder0~0 .output_mode = "comb_only";
defparam \rom_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \rom_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \rom_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxv_lcell \fsm_inst|ir_load (
// Equation(s):
// \fsm_inst|ir_load~regout  = DFFEAS((\fsm_inst|state [2] & (((\fsm_inst|ir_load~regout )))) # (!\fsm_inst|state [2] & ((\fsm_inst|state [1] & (\fsm_inst|ir_load~regout )) # (!\fsm_inst|state [1] & ((!\fsm_inst|state [0]))))), GLOBAL(\clk~combout ), 
// !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [2]),
	.datab(\fsm_inst|state [1]),
	.datac(\fsm_inst|ir_load~regout ),
	.datad(\fsm_inst|state [0]),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\fsm_inst|ir_load~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \fsm_inst|ir_load .lut_mask = "e0f1";
defparam \fsm_inst|ir_load .operation_mode = "normal";
defparam \fsm_inst|ir_load .output_mode = "reg_only";
defparam \fsm_inst|ir_load .register_cascade_mode = "off";
defparam \fsm_inst|ir_load .sum_lutc_input = "datac";
defparam \fsm_inst|ir_load .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxv_lcell \rom_inst|data_out[6] (
// Equation(s):
// \rom_inst|data_out [6] = DFFEAS((((!\rom_inst|WideOr6~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr6~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[6] .lut_mask = "0f00";
defparam \rom_inst|data_out[6] .operation_mode = "normal";
defparam \rom_inst|data_out[6] .output_mode = "reg_only";
defparam \rom_inst|data_out[6] .register_cascade_mode = "off";
defparam \rom_inst|data_out[6] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxv_lcell \IR_internal[6] (
// Equation(s):
// IR_internal[6] = DFFEAS((((\rom_inst|data_out [6]))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(IR_internal[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[6] .lut_mask = "ff00";
defparam \IR_internal[6] .operation_mode = "normal";
defparam \IR_internal[6] .output_mode = "reg_only";
defparam \IR_internal[6] .register_cascade_mode = "off";
defparam \IR_internal[6] .sum_lutc_input = "datac";
defparam \IR_internal[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxv_lcell was_exec2(
// Equation(s):
// \fsm_inst|Mux4~0  = (!\fsm_inst|state [2] & (((\fsm_inst|state [0] & \fsm_inst|state [1]))))
// \was_exec2~regout  = DFFEAS(\fsm_inst|Mux4~0 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [2]),
	.datab(vcc),
	.datac(\fsm_inst|state [0]),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\fsm_inst|Mux4~0 ),
	.regout(\was_exec2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam was_exec2.lut_mask = "5000";
defparam was_exec2.operation_mode = "normal";
defparam was_exec2.output_mode = "reg_and_comb";
defparam was_exec2.register_cascade_mode = "off";
defparam was_exec2.sum_lutc_input = "datac";
defparam was_exec2.synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxv_lcell \rom_inst|WideOr9~0 (
// Equation(s):
// \rom_inst|WideOr9~0_combout  = (\fsm_inst|pc [3] & ((\fsm_inst|pc [1] & (\fsm_inst|pc [0] & !\fsm_inst|pc [2])) # (!\fsm_inst|pc [1] & (!\fsm_inst|pc [0] & \fsm_inst|pc [2])))) # (!\fsm_inst|pc [3] & (\fsm_inst|pc [1] $ ((\fsm_inst|pc [0]))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr9~0 .lut_mask = "1866";
defparam \rom_inst|WideOr9~0 .operation_mode = "normal";
defparam \rom_inst|WideOr9~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr9~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr9~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxv_lcell \rom_inst|data_out[0] (
// Equation(s):
// \rom_inst|data_out [0] = DFFEAS((((\rom_inst|WideOr9~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr9~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[0] .lut_mask = "f000";
defparam \rom_inst|data_out[0] .operation_mode = "normal";
defparam \rom_inst|data_out[0] .output_mode = "reg_only";
defparam \rom_inst|data_out[0] .register_cascade_mode = "off";
defparam \rom_inst|data_out[0] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxv_lcell \ram_addr~0 (
// Equation(s):
// \ram_addr~0_combout  = (\fsm_inst|state [2] & (((\fsm_inst|state [0] & !\fsm_inst|state [1])))) # (!\fsm_inst|state [2] & (((!\fsm_inst|state [0] & \fsm_inst|state [1]))))

	.clk(gnd),
	.dataa(\fsm_inst|state [2]),
	.datab(vcc),
	.datac(\fsm_inst|state [0]),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_addr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_addr~0 .lut_mask = "05a0";
defparam \ram_addr~0 .operation_mode = "normal";
defparam \ram_addr~0 .output_mode = "comb_only";
defparam \ram_addr~0 .register_cascade_mode = "off";
defparam \ram_addr~0 .sum_lutc_input = "datac";
defparam \ram_addr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxv_lcell \IR_internal[0] (
// Equation(s):
// \ram_addr~1  = (IR_internal[6] & ((\ram_addr~0_combout ) # ((\fsm_inst|Mux4~0  & IR_internal[0])))) # (!IR_internal[6] & (\fsm_inst|Mux4~0  & (IR_internal[0])))
// IR_internal[0] = DFFEAS(\ram_addr~1 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[6]),
	.datab(\fsm_inst|Mux4~0 ),
	.datac(\rom_inst|data_out [0]),
	.datad(\ram_addr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_addr~1 ),
	.regout(IR_internal[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[0] .lut_mask = "eac0";
defparam \IR_internal[0] .operation_mode = "normal";
defparam \IR_internal[0] .output_mode = "reg_and_comb";
defparam \IR_internal[0] .register_cascade_mode = "off";
defparam \IR_internal[0] .sum_lutc_input = "qfbk";
defparam \IR_internal[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxv_lcell \rom_inst|WideOr5~0 (
// Equation(s):
// \rom_inst|WideOr5~0_combout  = (\fsm_inst|pc [1] & (((!\fsm_inst|pc [0] & !\fsm_inst|pc [2])) # (!\fsm_inst|pc [3]))) # (!\fsm_inst|pc [1] & (\fsm_inst|pc [2] & (\fsm_inst|pc [0] $ (\fsm_inst|pc [3]))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr5~0 .lut_mask = "12ea";
defparam \rom_inst|WideOr5~0 .operation_mode = "normal";
defparam \rom_inst|WideOr5~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr5~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr5~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
maxv_lcell \rom_inst|data_out[7] (
// Equation(s):
// \rom_inst|data_out [7] = DFFEAS((((\rom_inst|WideOr5~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr5~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[7] .lut_mask = "f000";
defparam \rom_inst|data_out[7] .operation_mode = "normal";
defparam \rom_inst|data_out[7] .output_mode = "reg_only";
defparam \rom_inst|data_out[7] .register_cascade_mode = "off";
defparam \rom_inst|data_out[7] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
maxv_lcell \IR_internal[7] (
// Equation(s):
// IR_internal[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|data_out [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(IR_internal[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[7] .lut_mask = "0000";
defparam \IR_internal[7] .operation_mode = "normal";
defparam \IR_internal[7] .output_mode = "reg_only";
defparam \IR_internal[7] .register_cascade_mode = "off";
defparam \IR_internal[7] .sum_lutc_input = "datac";
defparam \IR_internal[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxv_lcell \rom_inst|WideOr8~0 (
// Equation(s):
// \rom_inst|WideOr8~0_combout  = (\fsm_inst|pc [1] & ((\fsm_inst|pc [2] & ((\fsm_inst|pc [3]))) # (!\fsm_inst|pc [2] & (!\fsm_inst|pc [0])))) # (!\fsm_inst|pc [1] & ((\fsm_inst|pc [2] & ((\fsm_inst|pc [0]) # (!\fsm_inst|pc [3]))) # (!\fsm_inst|pc [2] & 
// ((\fsm_inst|pc [3])))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr8~0 .lut_mask = "e752";
defparam \rom_inst|WideOr8~0 .operation_mode = "normal";
defparam \rom_inst|WideOr8~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr8~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr8~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxv_lcell \rom_inst|data_out[1] (
// Equation(s):
// \rom_inst|data_out [1] = DFFEAS((((!\rom_inst|WideOr8~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr8~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[1] .lut_mask = "0f00";
defparam \rom_inst|data_out[1] .operation_mode = "normal";
defparam \rom_inst|data_out[1] .output_mode = "reg_only";
defparam \rom_inst|data_out[1] .register_cascade_mode = "off";
defparam \rom_inst|data_out[1] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxv_lcell \IR_internal[1] (
// Equation(s):
// \ram_addr~2  = (IR_internal[7] & ((\ram_addr~0_combout ) # ((\fsm_inst|Mux4~0  & IR_internal[1])))) # (!IR_internal[7] & (\fsm_inst|Mux4~0  & (IR_internal[1])))
// IR_internal[1] = DFFEAS(\ram_addr~2 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[7]),
	.datab(\fsm_inst|Mux4~0 ),
	.datac(\rom_inst|data_out [1]),
	.datad(\ram_addr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_addr~2 ),
	.regout(IR_internal[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[1] .lut_mask = "eac0";
defparam \IR_internal[1] .operation_mode = "normal";
defparam \IR_internal[1] .output_mode = "reg_and_comb";
defparam \IR_internal[1] .register_cascade_mode = "off";
defparam \IR_internal[1] .sum_lutc_input = "qfbk";
defparam \IR_internal[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxv_lcell \rom_inst|WideOr4~0 (
// Equation(s):
// \rom_inst|WideOr4~0_combout  = (\fsm_inst|pc [2] & (!\fsm_inst|pc [1] & ((!\fsm_inst|pc [3])))) # (!\fsm_inst|pc [2] & ((\fsm_inst|pc [0] & (!\fsm_inst|pc [1])) # (!\fsm_inst|pc [0] & ((\fsm_inst|pc [3])))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr4~0 .lut_mask = "0754";
defparam \rom_inst|WideOr4~0 .operation_mode = "normal";
defparam \rom_inst|WideOr4~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr4~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr4~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxv_lcell \rom_inst|data_out[8] (
// Equation(s):
// \rom_inst|data_out [8] = DFFEAS((((\rom_inst|WideOr4~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr4~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[8] .lut_mask = "f000";
defparam \rom_inst|data_out[8] .operation_mode = "normal";
defparam \rom_inst|data_out[8] .output_mode = "reg_only";
defparam \rom_inst|data_out[8] .register_cascade_mode = "off";
defparam \rom_inst|data_out[8] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxv_lcell \IR_internal[8] (
// Equation(s):
// IR_internal[8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|data_out [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(IR_internal[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[8] .lut_mask = "0000";
defparam \IR_internal[8] .operation_mode = "normal";
defparam \IR_internal[8] .output_mode = "reg_only";
defparam \IR_internal[8] .register_cascade_mode = "off";
defparam \IR_internal[8] .sum_lutc_input = "datac";
defparam \IR_internal[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxv_lcell \rom_inst|WideOr7~0 (
// Equation(s):
// \rom_inst|WideOr7~0_combout  = (\fsm_inst|pc [0] & (\fsm_inst|pc [1] & (!\fsm_inst|pc [2]))) # (!\fsm_inst|pc [0] & (!\fsm_inst|pc [3] & ((\fsm_inst|pc [1]) # (\fsm_inst|pc [2]))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr7~0 .lut_mask = "083a";
defparam \rom_inst|WideOr7~0 .operation_mode = "normal";
defparam \rom_inst|WideOr7~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr7~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr7~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
maxv_lcell \rom_inst|data_out[2] (
// Equation(s):
// \rom_inst|data_out [2] = DFFEAS(((\rom_inst|Decoder0~0_combout  & ((\rom_inst|WideOr7~0_combout )))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rom_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\rom_inst|WideOr7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[2] .lut_mask = "cc00";
defparam \rom_inst|data_out[2] .operation_mode = "normal";
defparam \rom_inst|data_out[2] .output_mode = "reg_only";
defparam \rom_inst|data_out[2] .register_cascade_mode = "off";
defparam \rom_inst|data_out[2] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxv_lcell \IR_internal[2] (
// Equation(s):
// \ram_addr~3  = (IR_internal[8] & ((\ram_addr~0_combout ) # ((\fsm_inst|Mux4~0  & IR_internal[2])))) # (!IR_internal[8] & (\fsm_inst|Mux4~0  & (IR_internal[2])))
// IR_internal[2] = DFFEAS(\ram_addr~3 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[8]),
	.datab(\fsm_inst|Mux4~0 ),
	.datac(\rom_inst|data_out [2]),
	.datad(\ram_addr~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_addr~3 ),
	.regout(IR_internal[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[2] .lut_mask = "eac0";
defparam \IR_internal[2] .operation_mode = "normal";
defparam \IR_internal[2] .output_mode = "reg_and_comb";
defparam \IR_internal[2] .register_cascade_mode = "off";
defparam \IR_internal[2] .sum_lutc_input = "qfbk";
defparam \IR_internal[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxv_lcell \rom_inst|Decoder0~1 (
// Equation(s):
// \rom_inst|Decoder0~1_combout  = (((\fsm_inst|pc [0] & \fsm_inst|pc [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\fsm_inst|pc [0]),
	.datad(\fsm_inst|pc [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|Decoder0~1 .lut_mask = "f000";
defparam \rom_inst|Decoder0~1 .operation_mode = "normal";
defparam \rom_inst|Decoder0~1 .output_mode = "comb_only";
defparam \rom_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \rom_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \rom_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxv_lcell \rom_inst|data_out[3] (
// Equation(s):
// \rom_inst|data_out [3] = DFFEAS((\fsm_inst|pc [3] & (!\fsm_inst|pc [2] & (\rom_inst|Decoder0~1_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\fsm_inst|pc [3]),
	.datab(\fsm_inst|pc [2]),
	.datac(\rom_inst|Decoder0~1_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[3] .lut_mask = "2000";
defparam \rom_inst|data_out[3] .operation_mode = "normal";
defparam \rom_inst|data_out[3] .output_mode = "reg_only";
defparam \rom_inst|data_out[3] .register_cascade_mode = "off";
defparam \rom_inst|data_out[3] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxv_lcell \IR_internal[3] (
// Equation(s):
// \ram_addr~4  = (!\fsm_inst|state [2] & (\fsm_inst|state [1] & (IR_internal[3] & \fsm_inst|state [0])))
// IR_internal[3] = DFFEAS(\ram_addr~4 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\fsm_inst|state [2]),
	.datab(\fsm_inst|state [1]),
	.datac(\rom_inst|data_out [3]),
	.datad(\fsm_inst|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_addr~4 ),
	.regout(IR_internal[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[3] .lut_mask = "4000";
defparam \IR_internal[3] .operation_mode = "normal";
defparam \IR_internal[3] .output_mode = "reg_and_comb";
defparam \IR_internal[3] .register_cascade_mode = "off";
defparam \IR_internal[3] .sum_lutc_input = "qfbk";
defparam \IR_internal[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxv_lcell \rom_inst|WideOr1~0 (
// Equation(s):
// \rom_inst|WideOr1~0_combout  = (\fsm_inst|pc [1] & (\fsm_inst|pc [0] & (!\fsm_inst|pc [2]))) # (!\fsm_inst|pc [1] & ((\fsm_inst|pc [3] & (!\fsm_inst|pc [0])) # (!\fsm_inst|pc [3] & ((\fsm_inst|pc [2])))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr1~0 .lut_mask = "1958";
defparam \rom_inst|WideOr1~0 .operation_mode = "normal";
defparam \rom_inst|WideOr1~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr1~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr1~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxv_lcell \rom_inst|data_out[14] (
// Equation(s):
// \rom_inst|data_out [14] = DFFEAS((((\rom_inst|WideOr1~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr1~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[14] .lut_mask = "f000";
defparam \rom_inst|data_out[14] .operation_mode = "normal";
defparam \rom_inst|data_out[14] .output_mode = "reg_only";
defparam \rom_inst|data_out[14] .register_cascade_mode = "off";
defparam \rom_inst|data_out[14] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxv_lcell \rom_inst|WideOr0~0 (
// Equation(s):
// \rom_inst|WideOr0~0_combout  = (\fsm_inst|pc [1] & ((\fsm_inst|pc [2] $ (\fsm_inst|pc [3])))) # (!\fsm_inst|pc [1] & (\fsm_inst|pc [3] & (\fsm_inst|pc [0] $ (\fsm_inst|pc [2]))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr0~0 .lut_mask = "1ea0";
defparam \rom_inst|WideOr0~0 .operation_mode = "normal";
defparam \rom_inst|WideOr0~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr0~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxv_lcell \rom_inst|data_out[15] (
// Equation(s):
// \rom_inst|data_out [15] = DFFEAS((((\rom_inst|WideOr0~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr0~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[15] .lut_mask = "f000";
defparam \rom_inst|data_out[15] .operation_mode = "normal";
defparam \rom_inst|data_out[15] .output_mode = "reg_only";
defparam \rom_inst|data_out[15] .register_cascade_mode = "off";
defparam \rom_inst|data_out[15] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \IR_internal[15] (
// Equation(s):
// \cu_inst|WideOr3~0  = (IR_internal[15] & (!IR_internal[14] & ((IR_internal[12]) # (IR_internal[13]))))
// IR_internal[15] = DFFEAS(\cu_inst|WideOr3~0 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[12]),
	.datab(IR_internal[13]),
	.datac(\rom_inst|data_out [15]),
	.datad(IR_internal[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr3~0 ),
	.regout(IR_internal[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[15] .lut_mask = "00e0";
defparam \IR_internal[15] .operation_mode = "normal";
defparam \IR_internal[15] .output_mode = "reg_and_comb";
defparam \IR_internal[15] .register_cascade_mode = "off";
defparam \IR_internal[15] .sum_lutc_input = "qfbk";
defparam \IR_internal[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \IR_internal[14] (
// Equation(s):
// \cu_inst|WideOr4~0  = (IR_internal[14] & (!IR_internal[15] & ((IR_internal[12]) # (IR_internal[13])))) # (!IR_internal[14] & (!IR_internal[12] & (!IR_internal[13] & IR_internal[15])))
// IR_internal[14] = DFFEAS(\cu_inst|WideOr4~0 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[12]),
	.datab(IR_internal[13]),
	.datac(\rom_inst|data_out [14]),
	.datad(IR_internal[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr4~0 ),
	.regout(IR_internal[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[14] .lut_mask = "01e0";
defparam \IR_internal[14] .operation_mode = "normal";
defparam \IR_internal[14] .output_mode = "reg_and_comb";
defparam \IR_internal[14] .register_cascade_mode = "off";
defparam \IR_internal[14] .sum_lutc_input = "qfbk";
defparam \IR_internal[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxv_lcell \rom_inst|WideOr2~0 (
// Equation(s):
// \rom_inst|WideOr2~0_combout  = (\fsm_inst|pc [1] & (!\fsm_inst|pc [3] & ((\fsm_inst|pc [2]) # (!\fsm_inst|pc [0])))) # (!\fsm_inst|pc [1] & ((\fsm_inst|pc [0] & ((!\fsm_inst|pc [3]))) # (!\fsm_inst|pc [0] & (!\fsm_inst|pc [2] & \fsm_inst|pc [3]))))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr2~0 .lut_mask = "01e6";
defparam \rom_inst|WideOr2~0 .operation_mode = "normal";
defparam \rom_inst|WideOr2~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr2~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr2~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxv_lcell \rom_inst|data_out[13] (
// Equation(s):
// \rom_inst|data_out [13] = DFFEAS((((\rom_inst|WideOr2~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr2~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[13] .lut_mask = "f000";
defparam \rom_inst|data_out[13] .operation_mode = "normal";
defparam \rom_inst|data_out[13] .output_mode = "reg_only";
defparam \rom_inst|data_out[13] .register_cascade_mode = "off";
defparam \rom_inst|data_out[13] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \IR_internal[13] (
// Equation(s):
// \cu_inst|WideOr6~0  = (!IR_internal[12] & ((IR_internal[14] & ((!IR_internal[15]))) # (!IR_internal[14] & ((IR_internal[13]) # (IR_internal[15])))))
// IR_internal[13] = DFFEAS(\cu_inst|WideOr6~0 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[12]),
	.datab(IR_internal[14]),
	.datac(\rom_inst|data_out [13]),
	.datad(IR_internal[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr6~0 ),
	.regout(IR_internal[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[13] .lut_mask = "1154";
defparam \IR_internal[13] .operation_mode = "normal";
defparam \IR_internal[13] .output_mode = "reg_and_comb";
defparam \IR_internal[13] .register_cascade_mode = "off";
defparam \IR_internal[13] .sum_lutc_input = "qfbk";
defparam \IR_internal[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxv_lcell \rom_inst|WideOr3~0 (
// Equation(s):
// \rom_inst|WideOr3~0_combout  = (\fsm_inst|pc [1] & ((\fsm_inst|pc [0] & ((\fsm_inst|pc [3]) # (!\fsm_inst|pc [2]))) # (!\fsm_inst|pc [0] & (\fsm_inst|pc [2])))) # (!\fsm_inst|pc [1] & (\fsm_inst|pc [0]))

	.clk(gnd),
	.dataa(\fsm_inst|pc [1]),
	.datab(\fsm_inst|pc [0]),
	.datac(\fsm_inst|pc [2]),
	.datad(\fsm_inst|pc [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rom_inst|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|WideOr3~0 .lut_mask = "ec6c";
defparam \rom_inst|WideOr3~0 .operation_mode = "normal";
defparam \rom_inst|WideOr3~0 .output_mode = "comb_only";
defparam \rom_inst|WideOr3~0 .register_cascade_mode = "off";
defparam \rom_inst|WideOr3~0 .sum_lutc_input = "datac";
defparam \rom_inst|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxv_lcell \rom_inst|data_out[12] (
// Equation(s):
// \rom_inst|data_out [12] = DFFEAS((((!\rom_inst|WideOr3~0_combout  & \rom_inst|Decoder0~0_combout ))), GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_inst|WideOr3~0_combout ),
	.datad(\rom_inst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rom_inst|data_out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rom_inst|data_out[12] .lut_mask = "0f00";
defparam \rom_inst|data_out[12] .operation_mode = "normal";
defparam \rom_inst|data_out[12] .output_mode = "reg_only";
defparam \rom_inst|data_out[12] .register_cascade_mode = "off";
defparam \rom_inst|data_out[12] .sum_lutc_input = "datac";
defparam \rom_inst|data_out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \IR_internal[12] (
// Equation(s):
// \cu_inst|WideOr5~0  = (IR_internal[13] & (IR_internal[12] & ((!IR_internal[14]) # (!IR_internal[15])))) # (!IR_internal[13] & (!IR_internal[12] & (IR_internal[15] $ (IR_internal[14]))))
// IR_internal[12] = DFFEAS(\cu_inst|WideOr5~0 , GLOBAL(\clk~combout ), VCC, , \fsm_inst|ir_load~regout , \rom_inst|data_out [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(IR_internal[13]),
	.datab(IR_internal[15]),
	.datac(\rom_inst|data_out [12]),
	.datad(IR_internal[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm_inst|ir_load~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr5~0 ),
	.regout(IR_internal[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \IR_internal[12] .lut_mask = "21a4";
defparam \IR_internal[12] .operation_mode = "normal";
defparam \IR_internal[12] .output_mode = "reg_and_comb";
defparam \IR_internal[12] .register_cascade_mode = "off";
defparam \IR_internal[12] .sum_lutc_input = "qfbk";
defparam \IR_internal[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxv_lcell \alu_enable~4 (
// Equation(s):
// \alu_enable~4_combout  = ((IR_internal[14] & (!IR_internal[15])) # (!IR_internal[14] & ((IR_internal[15]) # (IR_internal[13]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(IR_internal[14]),
	.datac(IR_internal[15]),
	.datad(IR_internal[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_enable~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_enable~4 .lut_mask = "3f3c";
defparam \alu_enable~4 .operation_mode = "normal";
defparam \alu_enable~4 .output_mode = "comb_only";
defparam \alu_enable~4 .register_cascade_mode = "off";
defparam \alu_enable~4 .sum_lutc_input = "datac";
defparam \alu_enable~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxv_lcell \alu_enable~9 (
// Equation(s):
// \alu_enable~9_combout  = (\fsm_inst|state [2] & (!\fsm_inst|state [0] & (\alu_enable~4_combout  & !\fsm_inst|state [1])))

	.clk(gnd),
	.dataa(\fsm_inst|state [2]),
	.datab(\fsm_inst|state [0]),
	.datac(\alu_enable~4_combout ),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_enable~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_enable~9 .lut_mask = "0020";
defparam \alu_enable~9 .operation_mode = "normal";
defparam \alu_enable~9 .output_mode = "comb_only";
defparam \alu_enable~9 .register_cascade_mode = "off";
defparam \alu_enable~9 .sum_lutc_input = "datac";
defparam \alu_enable~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \alu_inst|result[6]~23 (
// Equation(s):
// \alu_inst|result[6]~23_combout  = (!\cu_inst|WideOr3~0  & (!\cu_inst|WideOr4~0  & ((\cu_inst|WideOr5~0 ) # (\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr3~0 ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~23 .lut_mask = "0054";
defparam \alu_inst|result[6]~23 .operation_mode = "normal";
defparam \alu_inst|result[6]~23 .output_mode = "comb_only";
defparam \alu_inst|result[6]~23 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~23 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxv_lcell was_exec1(
// Equation(s):
// \was_exec1~regout  = DFFEAS(((!\fsm_inst|state [0] & (!\fsm_inst|state [2] & \fsm_inst|state [1]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\fsm_inst|state [0]),
	.datac(\fsm_inst|state [2]),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\was_exec1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam was_exec1.lut_mask = "0300";
defparam was_exec1.operation_mode = "normal";
defparam was_exec1.output_mode = "reg_only";
defparam was_exec1.register_cascade_mode = "off";
defparam was_exec1.sum_lutc_input = "datac";
defparam was_exec1.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell prev_was_exec1(
// Equation(s):
// \prev_was_exec1~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \was_exec1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\was_exec1~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\prev_was_exec1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam prev_was_exec1.lut_mask = "0000";
defparam prev_was_exec1.operation_mode = "normal";
defparam prev_was_exec1.output_mode = "reg_only";
defparam prev_was_exec1.register_cascade_mode = "off";
defparam prev_was_exec1.sum_lutc_input = "datac";
defparam prev_was_exec1.synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \reg_a[2]~reg0 (
// Equation(s):
// \alu_inst|Equal1~1  = (\reg_b[2]~reg0_regout  $ ((A1L109Q)))
// \reg_a[2]~reg0_regout  = DFFEAS(\alu_inst|Equal1~1 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\reg_b[2]~reg0_regout ),
	.datac(delayed_data[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~1 ),
	.regout(\reg_a[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[2]~reg0 .lut_mask = "3c3c";
defparam \reg_a[2]~reg0 .operation_mode = "normal";
defparam \reg_a[2]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[2]~reg0 .register_cascade_mode = "off";
defparam \reg_a[2]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \alu_inst|result~22 (
// Equation(s):
// \alu_inst|result~22_combout  = (\reg_a[2]~reg0_regout  & (((\reg_b[2]~reg0_regout ))))

	.clk(gnd),
	.dataa(\reg_a[2]~reg0_regout ),
	.datab(vcc),
	.datac(\reg_b[2]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~22 .lut_mask = "a0a0";
defparam \alu_inst|result~22 .operation_mode = "normal";
defparam \alu_inst|result~22 .output_mode = "comb_only";
defparam \alu_inst|result~22 .register_cascade_mode = "off";
defparam \alu_inst|result~22 .sum_lutc_input = "datac";
defparam \alu_inst|result~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell prev_was_exec2(
// Equation(s):
// \prev_was_exec2~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \was_exec2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\was_exec2~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\prev_was_exec2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam prev_was_exec2.lut_mask = "0000";
defparam prev_was_exec2.operation_mode = "normal";
defparam prev_was_exec2.output_mode = "reg_only";
defparam prev_was_exec2.register_cascade_mode = "off";
defparam prev_was_exec2.sum_lutc_input = "datac";
defparam prev_was_exec2.synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \reg_b[2]~reg0 (
// Equation(s):
// \alu_inst|Add0~92  = ((A1L142Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[2]~reg0_regout  = DFFEAS(\alu_inst|Add0~92 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[2]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~92 ),
	.regout(\reg_b[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[2]~reg0 .lut_mask = "0ff0";
defparam \reg_b[2]~reg0 .operation_mode = "normal";
defparam \reg_b[2]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[2]~reg0 .register_cascade_mode = "off";
defparam \reg_b[2]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[2]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \reg_b[1]~reg0 (
// Equation(s):
// \alu_inst|Add0~91  = ((A1L140Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[1]~reg0_regout  = DFFEAS(\alu_inst|Add0~91 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[1]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~91 ),
	.regout(\reg_b[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[1]~reg0 .lut_mask = "0ff0";
defparam \reg_b[1]~reg0 .operation_mode = "normal";
defparam \reg_b[1]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[1]~reg0 .register_cascade_mode = "off";
defparam \reg_b[1]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \reg_a[1]~reg0 (
// Equation(s):
// \alu_inst|Equal1~0  = ((A1L107Q $ (\reg_b[1]~reg0_regout )))
// \reg_a[1]~reg0_regout  = DFFEAS(\alu_inst|Equal1~0 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[1]),
	.datad(\reg_b[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~0 ),
	.regout(\reg_a[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[1]~reg0 .lut_mask = "0ff0";
defparam \reg_a[1]~reg0 .operation_mode = "normal";
defparam \reg_a[1]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[1]~reg0 .register_cascade_mode = "off";
defparam \reg_a[1]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \alu_inst|result[13]~16 (
// Equation(s):
// \alu_inst|result[13]~16_combout  = (!\cu_inst|WideOr3~0  & ((\cu_inst|WideOr4~0 ) # (\cu_inst|WideOr6~0  $ (!\cu_inst|WideOr5~0 ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\cu_inst|WideOr3~0 ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~16 .lut_mask = "0f09";
defparam \alu_inst|result[13]~16 .operation_mode = "normal";
defparam \alu_inst|result[13]~16 .output_mode = "comb_only";
defparam \alu_inst|result[13]~16 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~16 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \alu_inst|result~10 (
// Equation(s):
// \alu_inst|result~10_combout  = (((\reg_a[1]~reg0_regout  & \reg_b[1]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[1]~reg0_regout ),
	.datad(\reg_b[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~10 .lut_mask = "f000";
defparam \alu_inst|result~10 .operation_mode = "normal";
defparam \alu_inst|result~10 .output_mode = "comb_only";
defparam \alu_inst|result~10 .register_cascade_mode = "off";
defparam \alu_inst|result~10 .sum_lutc_input = "datac";
defparam \alu_inst|result~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \alu_inst|result[13]~11 (
// Equation(s):
// \alu_inst|result[13]~11_combout  = (((\cu_inst|WideOr6~0  & \cu_inst|WideOr5~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~11 .lut_mask = "f000";
defparam \alu_inst|result[13]~11 .operation_mode = "normal";
defparam \alu_inst|result[13]~11 .output_mode = "comb_only";
defparam \alu_inst|result[13]~11 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~11 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \alu_inst|result[13]~12 (
// Equation(s):
// \alu_inst|result[13]~12_combout  = ((\cu_inst|WideOr5~0  & ((\cu_inst|WideOr4~0 ) # (!\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\cu_inst|WideOr4~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~12 .lut_mask = "f300";
defparam \alu_inst|result[13]~12 .operation_mode = "normal";
defparam \alu_inst|result[13]~12 .output_mode = "comb_only";
defparam \alu_inst|result[13]~12 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~12 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \alu_inst|result[13]~13 (
// Equation(s):
// \alu_inst|result[13]~13_combout  = ((\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0 )) # (!\cu_inst|WideOr5~0  & ((\cu_inst|WideOr4~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\cu_inst|WideOr4~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~13 .lut_mask = "33f0";
defparam \alu_inst|result[13]~13 .operation_mode = "normal";
defparam \alu_inst|result[13]~13 .output_mode = "comb_only";
defparam \alu_inst|result[13]~13 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~13 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \alu_inst|result[1]~14 (
// Equation(s):
// \alu_inst|result[1]~14_combout  = (\alu_inst|result[13]~12_combout  & (((!\alu_inst|result[13]~13_combout )) # (!\reg_a[1]~reg0_regout ))) # (!\alu_inst|result[13]~12_combout  & (\alu_inst|result[13]~13_combout  & ((\reg_a[1]~reg0_regout ) # 
// (\reg_b[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~12_combout ),
	.datab(\reg_a[1]~reg0_regout ),
	.datac(\reg_b[1]~reg0_regout ),
	.datad(\alu_inst|result[13]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[1]~14 .lut_mask = "76aa";
defparam \alu_inst|result[1]~14 .operation_mode = "normal";
defparam \alu_inst|result[1]~14 .output_mode = "comb_only";
defparam \alu_inst|result[1]~14 .register_cascade_mode = "off";
defparam \alu_inst|result[1]~14 .sum_lutc_input = "datac";
defparam \alu_inst|result[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \alu_inst|result[1]~15 (
// Equation(s):
// \alu_inst|result[1]~15_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[1]~14_combout  & ((\reg_a[0]~reg0_regout ))) # (!\alu_inst|result[1]~14_combout  & (\alu_inst|result~10_combout )))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[1]~14_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result~10_combout ),
	.datab(\alu_inst|result[13]~11_combout ),
	.datac(\reg_a[0]~reg0_regout ),
	.datad(\alu_inst|result[1]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[1]~15 .lut_mask = "f388";
defparam \alu_inst|result[1]~15 .operation_mode = "normal";
defparam \alu_inst|result[1]~15 .output_mode = "comb_only";
defparam \alu_inst|result[1]~15 .register_cascade_mode = "off";
defparam \alu_inst|result[1]~15 .sum_lutc_input = "datac";
defparam \alu_inst|result[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \alu_inst|result[13]~17 (
// Equation(s):
// \alu_inst|result[13]~17_combout  = (!\cu_inst|WideOr4~0  & ((\cu_inst|WideOr6~0  & (!\cu_inst|WideOr3~0  & !\cu_inst|WideOr5~0 )) # (!\cu_inst|WideOr6~0  & (\cu_inst|WideOr3~0  $ (\cu_inst|WideOr5~0 )))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\cu_inst|WideOr4~0 ),
	.datac(\cu_inst|WideOr3~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~17 .lut_mask = "0112";
defparam \alu_inst|result[13]~17 .operation_mode = "normal";
defparam \alu_inst|result[13]~17 .output_mode = "comb_only";
defparam \alu_inst|result[13]~17 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~17 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \alu_inst|result[13]~18 (
// Equation(s):
// \alu_inst|result[13]~18_combout  = (\cu_inst|WideOr3~0 ) # ((\cu_inst|WideOr6~0  & (\cu_inst|WideOr4~0  & !\cu_inst|WideOr5~0 )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\cu_inst|WideOr4~0 ),
	.datac(\cu_inst|WideOr3~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~18 .lut_mask = "f0f8";
defparam \alu_inst|result[13]~18 .operation_mode = "normal";
defparam \alu_inst|result[13]~18 .output_mode = "comb_only";
defparam \alu_inst|result[13]~18 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~18 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \reg_b[0]~reg0 (
// Equation(s):
// \alu_inst|Add0~85  = ((A1L138Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[0]~reg0_regout  = DFFEAS(\alu_inst|Add0~85 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[0]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~85 ),
	.regout(\reg_b[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[0]~reg0 .lut_mask = "0ff0";
defparam \reg_b[0]~reg0 .operation_mode = "normal";
defparam \reg_b[0]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[0]~reg0 .register_cascade_mode = "off";
defparam \reg_b[0]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \alu_inst|Add0~88 (
// Equation(s):
// \alu_inst|Add0~88_cout0  = CARRY(((!\cu_inst|WideOr6~0 )))
// \alu_inst|Add0~88COUT1_108  = CARRY(((!\cu_inst|WideOr6~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~86 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~88_cout0 ),
	.cout1(\alu_inst|Add0~88COUT1_108 ));
// synopsys translate_off
defparam \alu_inst|Add0~88 .lut_mask = "ff33";
defparam \alu_inst|Add0~88 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~88 .output_mode = "none";
defparam \alu_inst|Add0~88 .register_cascade_mode = "off";
defparam \alu_inst|Add0~88 .sum_lutc_input = "datac";
defparam \alu_inst|Add0~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \alu_inst|Add0~2 (
// Equation(s):
// \alu_inst|Add0~2_combout  = \reg_a[0]~reg0_regout  $ (\alu_inst|Add0~85  $ ((\alu_inst|Add0~88_cout0 )))
// \alu_inst|Add0~4  = CARRY((\reg_a[0]~reg0_regout  & (!\alu_inst|Add0~85  & !\alu_inst|Add0~88_cout0 )) # (!\reg_a[0]~reg0_regout  & ((!\alu_inst|Add0~88_cout0 ) # (!\alu_inst|Add0~85 ))))
// \alu_inst|Add0~4COUT1_109  = CARRY((\reg_a[0]~reg0_regout  & (!\alu_inst|Add0~85  & !\alu_inst|Add0~88COUT1_108 )) # (!\reg_a[0]~reg0_regout  & ((!\alu_inst|Add0~88COUT1_108 ) # (!\alu_inst|Add0~85 ))))

	.clk(gnd),
	.dataa(\reg_a[0]~reg0_regout ),
	.datab(\alu_inst|Add0~85 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu_inst|Add0~88_cout0 ),
	.cin1(\alu_inst|Add0~88COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~2_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~4 ),
	.cout1(\alu_inst|Add0~4COUT1_109 ));
// synopsys translate_off
defparam \alu_inst|Add0~2 .cin0_used = "true";
defparam \alu_inst|Add0~2 .cin1_used = "true";
defparam \alu_inst|Add0~2 .lut_mask = "9617";
defparam \alu_inst|Add0~2 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~2 .output_mode = "comb_only";
defparam \alu_inst|Add0~2 .register_cascade_mode = "off";
defparam \alu_inst|Add0~2 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \alu_inst|Add0~7 (
// Equation(s):
// \alu_inst|Add0~7_combout  = \reg_a[1]~reg0_regout  $ (\alu_inst|Add0~91  $ ((!\alu_inst|Add0~4 )))
// \alu_inst|Add0~9  = CARRY((\reg_a[1]~reg0_regout  & ((\alu_inst|Add0~91 ) # (!\alu_inst|Add0~4COUT1_109 ))) # (!\reg_a[1]~reg0_regout  & (\alu_inst|Add0~91  & !\alu_inst|Add0~4COUT1_109 )))

	.clk(gnd),
	.dataa(\reg_a[1]~reg0_regout ),
	.datab(\alu_inst|Add0~91 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu_inst|Add0~4 ),
	.cin1(\alu_inst|Add0~4COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~7_combout ),
	.regout(),
	.cout(\alu_inst|Add0~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~7 .cin0_used = "true";
defparam \alu_inst|Add0~7 .cin1_used = "true";
defparam \alu_inst|Add0~7 .lut_mask = "698e";
defparam \alu_inst|Add0~7 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~7 .output_mode = "comb_only";
defparam \alu_inst|Add0~7 .register_cascade_mode = "off";
defparam \alu_inst|Add0~7 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \alu_inst|result[1]~19 (
// Equation(s):
// \alu_inst|result[1]~19_combout  = (\alu_inst|result[13]~17_combout  & ((\alu_inst|result[13]~18_combout  & (\reg_a[2]~reg0_regout )) # (!\alu_inst|result[13]~18_combout  & ((\alu_inst|Add0~7_combout ))))) # (!\alu_inst|result[13]~17_combout  & 
// (((!\alu_inst|result[13]~18_combout ))))

	.clk(gnd),
	.dataa(\reg_a[2]~reg0_regout ),
	.datab(\alu_inst|result[13]~17_combout ),
	.datac(\alu_inst|result[13]~18_combout ),
	.datad(\alu_inst|Add0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[1]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[1]~19 .lut_mask = "8f83";
defparam \alu_inst|result[1]~19 .operation_mode = "normal";
defparam \alu_inst|result[1]~19 .output_mode = "comb_only";
defparam \alu_inst|result[1]~19 .register_cascade_mode = "off";
defparam \alu_inst|result[1]~19 .sum_lutc_input = "datac";
defparam \alu_inst|result[1]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \alu_inst|result[1]~20 (
// Equation(s):
// \alu_inst|result[1]~20_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[1]~19_combout  & ((\alu_inst|result[1]~15_combout ))) # (!\alu_inst|result[1]~19_combout  & (\alu_inst|Equal1~0 )))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[1]~19_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~0 ),
	.datab(\alu_inst|result[13]~16_combout ),
	.datac(\alu_inst|result[1]~15_combout ),
	.datad(\alu_inst|result[1]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[1]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[1]~20 .lut_mask = "f388";
defparam \alu_inst|result[1]~20 .operation_mode = "normal";
defparam \alu_inst|result[1]~20 .output_mode = "comb_only";
defparam \alu_inst|result[1]~20 .register_cascade_mode = "off";
defparam \alu_inst|result[1]~20 .sum_lutc_input = "datac";
defparam \alu_inst|result[1]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxv_lcell \cu_inst|WideOr0~0 (
// Equation(s):
// \cu_inst|WideOr0~0_combout  = (IR_internal[13] & (((!IR_internal[14])) # (!IR_internal[15]))) # (!IR_internal[13] & ((IR_internal[15]) # ((IR_internal[12]) # (IR_internal[14]))))

	.clk(gnd),
	.dataa(IR_internal[13]),
	.datab(IR_internal[15]),
	.datac(IR_internal[12]),
	.datad(IR_internal[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cu_inst|WideOr0~0 .lut_mask = "77fe";
defparam \cu_inst|WideOr0~0 .operation_mode = "normal";
defparam \cu_inst|WideOr0~0 .output_mode = "comb_only";
defparam \cu_inst|WideOr0~0 .register_cascade_mode = "off";
defparam \cu_inst|WideOr0~0 .sum_lutc_input = "datac";
defparam \cu_inst|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxv_lcell \ram_inst|memory~1184 (
// Equation(s):
// \ram_inst|memory~1184_combout  = (((\cu_inst|WideOr0~0_combout  & !\ram_addr~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cu_inst|WideOr0~0_combout ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1184_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1184 .lut_mask = "00f0";
defparam \ram_inst|memory~1184 .operation_mode = "normal";
defparam \ram_inst|memory~1184 .output_mode = "comb_only";
defparam \ram_inst|memory~1184 .register_cascade_mode = "off";
defparam \ram_inst|memory~1184 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1184 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxv_lcell \ram_inst|memory~1191 (
// Equation(s):
// \ram_inst|memory~1191_combout  = (\ram_addr~3  & (!\ram_addr~4  & (\ram_addr~2  & \ram_inst|memory~1184_combout )))

	.clk(gnd),
	.dataa(\ram_addr~3 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1184_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1191_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1191 .lut_mask = "2000";
defparam \ram_inst|memory~1191 .operation_mode = "normal";
defparam \ram_inst|memory~1191 .output_mode = "comb_only";
defparam \ram_inst|memory~1191 .register_cascade_mode = "off";
defparam \ram_inst|memory~1191 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1191 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \ram_inst|memory~97 (
// Equation(s):
// \alu_inst|result[1]~21  = (((\alu_enable~9_combout  & \alu_inst|result[1]~20_combout )))
// \ram_inst|memory~97_regout  = DFFEAS(\alu_inst|result[1]~21 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[1]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[1]~21 ),
	.regout(\ram_inst|memory~97_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~97 .lut_mask = "f000";
defparam \ram_inst|memory~97 .operation_mode = "normal";
defparam \ram_inst|memory~97 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~97 .register_cascade_mode = "off";
defparam \ram_inst|memory~97 .sum_lutc_input = "datac";
defparam \ram_inst|memory~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxv_lcell \ram_inst|memory~1200 (
// Equation(s):
// \ram_inst|memory~1200_combout  = (\ram_addr~4  & (!\ram_addr~2  & (\ram_inst|memory~1184_combout  & \ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1184_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1200_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1200 .lut_mask = "2000";
defparam \ram_inst|memory~1200 .operation_mode = "normal";
defparam \ram_inst|memory~1200 .output_mode = "comb_only";
defparam \ram_inst|memory~1200 .register_cascade_mode = "off";
defparam \ram_inst|memory~1200 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \ram_inst|memory~193 (
// Equation(s):
// \ram_inst|memory~193_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[1]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~193_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~193 .lut_mask = "0f0f";
defparam \ram_inst|memory~193 .operation_mode = "normal";
defparam \ram_inst|memory~193 .output_mode = "reg_only";
defparam \ram_inst|memory~193 .register_cascade_mode = "off";
defparam \ram_inst|memory~193 .sum_lutc_input = "datac";
defparam \ram_inst|memory~193 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxv_lcell \ram_inst|memory~1192 (
// Equation(s):
// \ram_inst|memory~1192_combout  = (!\ram_addr~4  & (!\ram_addr~2  & (\ram_inst|memory~1184_combout  & \ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1184_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1192_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1192 .lut_mask = "1000";
defparam \ram_inst|memory~1192 .operation_mode = "normal";
defparam \ram_inst|memory~1192 .output_mode = "comb_only";
defparam \ram_inst|memory~1192 .register_cascade_mode = "off";
defparam \ram_inst|memory~1192 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \ram_inst|memory~65 (
// Equation(s):
// \ram_inst|memory~65_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~65_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~65 .lut_mask = "00ff";
defparam \ram_inst|memory~65 .operation_mode = "normal";
defparam \ram_inst|memory~65 .output_mode = "reg_only";
defparam \ram_inst|memory~65 .register_cascade_mode = "off";
defparam \ram_inst|memory~65 .sum_lutc_input = "datac";
defparam \ram_inst|memory~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxv_lcell \ram_inst|memory~1188 (
// Equation(s):
// \ram_inst|memory~1188_combout  = (\ram_addr~4  & (!\ram_addr~2  & (\ram_inst|memory~1184_combout  & !\ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1184_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1188_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1188 .lut_mask = "0020";
defparam \ram_inst|memory~1188 .operation_mode = "normal";
defparam \ram_inst|memory~1188 .output_mode = "comb_only";
defparam \ram_inst|memory~1188 .register_cascade_mode = "off";
defparam \ram_inst|memory~1188 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1188 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \ram_inst|memory~129 (
// Equation(s):
// \ram_inst|memory~129_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[1]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~129_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~129 .lut_mask = "0f0f";
defparam \ram_inst|memory~129 .operation_mode = "normal";
defparam \ram_inst|memory~129 .output_mode = "reg_only";
defparam \ram_inst|memory~129 .register_cascade_mode = "off";
defparam \ram_inst|memory~129 .sum_lutc_input = "datac";
defparam \ram_inst|memory~129 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxv_lcell \ram_inst|memory~1196 (
// Equation(s):
// \ram_inst|memory~1196_combout  = (!\ram_addr~4  & (!\ram_addr~2  & (\ram_inst|memory~1184_combout  & !\ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1184_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1196_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1196 .lut_mask = "0010";
defparam \ram_inst|memory~1196 .operation_mode = "normal";
defparam \ram_inst|memory~1196 .output_mode = "comb_only";
defparam \ram_inst|memory~1196 .register_cascade_mode = "off";
defparam \ram_inst|memory~1196 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1196 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \ram_inst|memory~1 (
// Equation(s):
// \ram_inst|memory~1_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~1_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1 .lut_mask = "00ff";
defparam \ram_inst|memory~1 .operation_mode = "normal";
defparam \ram_inst|memory~1 .output_mode = "reg_only";
defparam \ram_inst|memory~1 .register_cascade_mode = "off";
defparam \ram_inst|memory~1 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \ram_inst|memory~1038 (
// Equation(s):
// \ram_inst|memory~1038_combout  = (\ram_addr~4  & (((\ram_addr~3 )) # (!\ram_inst|memory~129_regout ))) # (!\ram_addr~4  & (((!\ram_inst|memory~1_regout  & !\ram_addr~3 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~129_regout ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1_regout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1038_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1038 .lut_mask = "cc47";
defparam \ram_inst|memory~1038 .operation_mode = "normal";
defparam \ram_inst|memory~1038 .output_mode = "comb_only";
defparam \ram_inst|memory~1038 .register_cascade_mode = "off";
defparam \ram_inst|memory~1038 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1038 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \ram_inst|memory~1039 (
// Equation(s):
// \ram_inst|memory~1039_combout  = (\ram_inst|memory~1038_combout  & (((!\ram_addr~3 )) # (!\ram_inst|memory~193_regout ))) # (!\ram_inst|memory~1038_combout  & (((!\ram_inst|memory~65_regout  & \ram_addr~3 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~193_regout ),
	.datab(\ram_inst|memory~65_regout ),
	.datac(\ram_inst|memory~1038_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1039_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1039 .lut_mask = "53f0";
defparam \ram_inst|memory~1039 .operation_mode = "normal";
defparam \ram_inst|memory~1039 .output_mode = "comb_only";
defparam \ram_inst|memory~1039 .register_cascade_mode = "off";
defparam \ram_inst|memory~1039 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1039 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \ram_inst|memory~1186 (
// Equation(s):
// \ram_inst|memory~1186_combout  = (\ram_addr~1  & (((\cu_inst|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cu_inst|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1186_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1186 .lut_mask = "aa00";
defparam \ram_inst|memory~1186 .operation_mode = "normal";
defparam \ram_inst|memory~1186 .output_mode = "comb_only";
defparam \ram_inst|memory~1186 .register_cascade_mode = "off";
defparam \ram_inst|memory~1186 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1186 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \ram_inst|memory~1198 (
// Equation(s):
// \ram_inst|memory~1198_combout  = (\ram_inst|memory~1186_combout  & (!\ram_addr~2  & (\ram_addr~3  & \ram_addr~4 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1186_combout ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1198_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1198 .lut_mask = "2000";
defparam \ram_inst|memory~1198 .operation_mode = "normal";
defparam \ram_inst|memory~1198 .output_mode = "comb_only";
defparam \ram_inst|memory~1198 .register_cascade_mode = "off";
defparam \ram_inst|memory~1198 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1198 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \ram_inst|memory~209 (
// Equation(s):
// \ram_inst|memory~209_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~209_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~209 .lut_mask = "00ff";
defparam \ram_inst|memory~209 .operation_mode = "normal";
defparam \ram_inst|memory~209 .output_mode = "reg_only";
defparam \ram_inst|memory~209 .register_cascade_mode = "off";
defparam \ram_inst|memory~209 .sum_lutc_input = "datac";
defparam \ram_inst|memory~209 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \ram_inst|memory~1187 (
// Equation(s):
// \ram_inst|memory~1187_combout  = (\ram_addr~4  & (!\ram_addr~3  & (\ram_inst|memory~1186_combout  & !\ram_addr~2 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1186_combout ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1187_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1187 .lut_mask = "0020";
defparam \ram_inst|memory~1187 .operation_mode = "normal";
defparam \ram_inst|memory~1187 .output_mode = "comb_only";
defparam \ram_inst|memory~1187 .register_cascade_mode = "off";
defparam \ram_inst|memory~1187 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1187 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \ram_inst|memory~145 (
// Equation(s):
// \ram_inst|memory~145_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1187_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~145_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~145 .lut_mask = "00ff";
defparam \ram_inst|memory~145 .operation_mode = "normal";
defparam \ram_inst|memory~145 .output_mode = "reg_only";
defparam \ram_inst|memory~145 .register_cascade_mode = "off";
defparam \ram_inst|memory~145 .sum_lutc_input = "datac";
defparam \ram_inst|memory~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \ram_inst|memory~1190 (
// Equation(s):
// \ram_inst|memory~1190_combout  = (!\ram_addr~4  & (!\ram_addr~2  & (\ram_addr~3  & \ram_inst|memory~1186_combout )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_inst|memory~1186_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1190_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1190 .lut_mask = "1000";
defparam \ram_inst|memory~1190 .operation_mode = "normal";
defparam \ram_inst|memory~1190 .output_mode = "comb_only";
defparam \ram_inst|memory~1190 .register_cascade_mode = "off";
defparam \ram_inst|memory~1190 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \ram_inst|memory~81 (
// Equation(s):
// \ram_inst|memory~81_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~81_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~81 .lut_mask = "00ff";
defparam \ram_inst|memory~81 .operation_mode = "normal";
defparam \ram_inst|memory~81 .output_mode = "reg_only";
defparam \ram_inst|memory~81 .register_cascade_mode = "off";
defparam \ram_inst|memory~81 .sum_lutc_input = "datac";
defparam \ram_inst|memory~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \ram_inst|memory~1195 (
// Equation(s):
// \ram_inst|memory~1195_combout  = (\ram_inst|memory~1186_combout  & (!\ram_addr~2  & (!\ram_addr~3  & !\ram_addr~4 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1186_combout ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1195_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1195 .lut_mask = "0002";
defparam \ram_inst|memory~1195 .operation_mode = "normal";
defparam \ram_inst|memory~1195 .output_mode = "comb_only";
defparam \ram_inst|memory~1195 .register_cascade_mode = "off";
defparam \ram_inst|memory~1195 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \ram_inst|memory~17 (
// Equation(s):
// \ram_inst|memory~17_regout  = DFFEAS((((!\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~17_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~17 .lut_mask = "00ff";
defparam \ram_inst|memory~17 .operation_mode = "normal";
defparam \ram_inst|memory~17 .output_mode = "reg_only";
defparam \ram_inst|memory~17 .register_cascade_mode = "off";
defparam \ram_inst|memory~17 .sum_lutc_input = "datac";
defparam \ram_inst|memory~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \ram_inst|memory~1036 (
// Equation(s):
// \ram_inst|memory~1036_combout  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & (!\ram_inst|memory~81_regout )) # (!\ram_addr~3  & ((!\ram_inst|memory~17_regout )))))

	.clk(gnd),
	.dataa(\ram_inst|memory~81_regout ),
	.datab(\ram_inst|memory~17_regout ),
	.datac(\ram_addr~4 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1036_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1036 .lut_mask = "f503";
defparam \ram_inst|memory~1036 .operation_mode = "normal";
defparam \ram_inst|memory~1036 .output_mode = "comb_only";
defparam \ram_inst|memory~1036 .register_cascade_mode = "off";
defparam \ram_inst|memory~1036 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1036 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \ram_inst|memory~1037 (
// Equation(s):
// \ram_inst|memory~1037_combout  = (\ram_addr~4  & ((\ram_inst|memory~1036_combout  & (!\ram_inst|memory~209_regout )) # (!\ram_inst|memory~1036_combout  & ((!\ram_inst|memory~145_regout ))))) # (!\ram_addr~4  & (((\ram_inst|memory~1036_combout ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~209_regout ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~145_regout ),
	.datad(\ram_inst|memory~1036_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1037_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1037 .lut_mask = "770c";
defparam \ram_inst|memory~1037 .operation_mode = "normal";
defparam \ram_inst|memory~1037 .output_mode = "comb_only";
defparam \ram_inst|memory~1037 .register_cascade_mode = "off";
defparam \ram_inst|memory~1037 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1037 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \ram_inst|memory~1040 (
// Equation(s):
// \ram_inst|memory~1040_combout  = (\ram_addr~1  & (((\ram_addr~2 ) # (\ram_inst|memory~1037_combout )))) # (!\ram_addr~1  & (\ram_inst|memory~1039_combout  & (!\ram_addr~2 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1039_combout ),
	.datab(\ram_addr~1 ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1037_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1040_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1040 .lut_mask = "cec2";
defparam \ram_inst|memory~1040 .operation_mode = "normal";
defparam \ram_inst|memory~1040 .output_mode = "comb_only";
defparam \ram_inst|memory~1040 .register_cascade_mode = "off";
defparam \ram_inst|memory~1040 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1040 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxv_lcell \ram_inst|memory~1194 (
// Equation(s):
// \ram_inst|memory~1194_combout  = (!\ram_addr~3  & (!\ram_addr~4  & (\ram_addr~2  & \ram_inst|memory~1184_combout )))

	.clk(gnd),
	.dataa(\ram_addr~3 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1184_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1194_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1194 .lut_mask = "1000";
defparam \ram_inst|memory~1194 .operation_mode = "normal";
defparam \ram_inst|memory~1194 .output_mode = "comb_only";
defparam \ram_inst|memory~1194 .register_cascade_mode = "off";
defparam \ram_inst|memory~1194 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1194 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \ram_inst|memory~33 (
// Equation(s):
// \ram_inst|memory~33_regout  = DFFEAS((((\alu_inst|result[1]~21 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[1]~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~33_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~33 .lut_mask = "ff00";
defparam \ram_inst|memory~33 .operation_mode = "normal";
defparam \ram_inst|memory~33 .output_mode = "reg_only";
defparam \ram_inst|memory~33 .register_cascade_mode = "off";
defparam \ram_inst|memory~33 .sum_lutc_input = "datac";
defparam \ram_inst|memory~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxv_lcell \ram_inst|memory~1185 (
// Equation(s):
// \ram_inst|memory~1185_combout  = (\ram_addr~4  & (\ram_addr~2  & (\ram_inst|memory~1184_combout  & !\ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1184_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1185_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1185 .lut_mask = "0080";
defparam \ram_inst|memory~1185 .operation_mode = "normal";
defparam \ram_inst|memory~1185 .output_mode = "comb_only";
defparam \ram_inst|memory~1185 .register_cascade_mode = "off";
defparam \ram_inst|memory~1185 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \ram_inst|memory~161 (
// Equation(s):
// \ram_inst|memory~1034  = (\ram_addr~4  & (((E1L179Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~33_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~33_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[1]~21 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1034 ),
	.regout(\ram_inst|memory~161_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~161 .lut_mask = "cce2";
defparam \ram_inst|memory~161 .operation_mode = "normal";
defparam \ram_inst|memory~161 .output_mode = "comb_only";
defparam \ram_inst|memory~161 .register_cascade_mode = "off";
defparam \ram_inst|memory~161 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~161 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxv_lcell \ram_inst|memory~1199 (
// Equation(s):
// \ram_inst|memory~1199_combout  = (\ram_addr~3  & (\ram_addr~4  & (\ram_addr~2  & \ram_inst|memory~1184_combout )))

	.clk(gnd),
	.dataa(\ram_addr~3 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1184_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1199_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1199 .lut_mask = "8000";
defparam \ram_inst|memory~1199 .operation_mode = "normal";
defparam \ram_inst|memory~1199 .output_mode = "comb_only";
defparam \ram_inst|memory~1199 .register_cascade_mode = "off";
defparam \ram_inst|memory~1199 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1199 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \ram_inst|memory~225 (
// Equation(s):
// \ram_inst|memory~1035  = (\ram_addr~3  & ((\ram_inst|memory~1034  & ((E1L243Q))) # (!\ram_inst|memory~1034  & (\ram_inst|memory~97_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1034 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~97_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[1]~21 ),
	.datad(\ram_inst|memory~1034 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1035 ),
	.regout(\ram_inst|memory~225_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~225 .lut_mask = "f388";
defparam \ram_inst|memory~225 .operation_mode = "normal";
defparam \ram_inst|memory~225 .output_mode = "comb_only";
defparam \ram_inst|memory~225 .register_cascade_mode = "off";
defparam \ram_inst|memory~225 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~225 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \ram_inst|memory~1201 (
// Equation(s):
// \ram_inst|memory~1201_combout  = (\ram_addr~4  & (\ram_addr~2  & (\ram_addr~3  & \ram_inst|memory~1186_combout )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_inst|memory~1186_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1201_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1201 .lut_mask = "8000";
defparam \ram_inst|memory~1201 .operation_mode = "normal";
defparam \ram_inst|memory~1201 .output_mode = "comb_only";
defparam \ram_inst|memory~1201 .register_cascade_mode = "off";
defparam \ram_inst|memory~1201 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1201 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \ram_inst|memory~241 (
// Equation(s):
// \ram_inst|memory~241_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[1]~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[1]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~241_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~241 .lut_mask = "0000";
defparam \ram_inst|memory~241 .operation_mode = "normal";
defparam \ram_inst|memory~241 .output_mode = "reg_only";
defparam \ram_inst|memory~241 .register_cascade_mode = "off";
defparam \ram_inst|memory~241 .sum_lutc_input = "datac";
defparam \ram_inst|memory~241 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \ram_inst|memory~1197 (
// Equation(s):
// \ram_inst|memory~1197_combout  = (\ram_inst|memory~1186_combout  & (\ram_addr~2  & (!\ram_addr~3  & !\ram_addr~4 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1186_combout ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1197_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1197 .lut_mask = "0008";
defparam \ram_inst|memory~1197 .operation_mode = "normal";
defparam \ram_inst|memory~1197 .output_mode = "comb_only";
defparam \ram_inst|memory~1197 .register_cascade_mode = "off";
defparam \ram_inst|memory~1197 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1197 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \ram_inst|memory~49 (
// Equation(s):
// \ram_inst|memory~49_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[1]~21 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[1]~21 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~49_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~49 .lut_mask = "0000";
defparam \ram_inst|memory~49 .operation_mode = "normal";
defparam \ram_inst|memory~49 .output_mode = "reg_only";
defparam \ram_inst|memory~49 .register_cascade_mode = "off";
defparam \ram_inst|memory~49 .sum_lutc_input = "datac";
defparam \ram_inst|memory~49 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \ram_inst|memory~1193 (
// Equation(s):
// \ram_inst|memory~1193_combout  = (!\ram_addr~4  & (\ram_addr~3  & (\ram_inst|memory~1186_combout  & \ram_addr~2 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1186_combout ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1193_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1193 .lut_mask = "4000";
defparam \ram_inst|memory~1193 .operation_mode = "normal";
defparam \ram_inst|memory~1193 .output_mode = "comb_only";
defparam \ram_inst|memory~1193 .register_cascade_mode = "off";
defparam \ram_inst|memory~1193 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1193 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \ram_inst|memory~113 (
// Equation(s):
// \ram_inst|memory~1041  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L131Q))) # (!\ram_addr~3  & (\ram_inst|memory~49_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~49_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[1]~21 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1041 ),
	.regout(\ram_inst|memory~113_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~113 .lut_mask = "fc22";
defparam \ram_inst|memory~113 .operation_mode = "normal";
defparam \ram_inst|memory~113 .output_mode = "comb_only";
defparam \ram_inst|memory~113 .register_cascade_mode = "off";
defparam \ram_inst|memory~113 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~113 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \ram_inst|memory~1189 (
// Equation(s):
// \ram_inst|memory~1189_combout  = (\ram_addr~4  & (!\ram_addr~3  & (\ram_inst|memory~1186_combout  & \ram_addr~2 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1186_combout ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1189_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1189 .lut_mask = "2000";
defparam \ram_inst|memory~1189 .operation_mode = "normal";
defparam \ram_inst|memory~1189 .output_mode = "comb_only";
defparam \ram_inst|memory~1189 .register_cascade_mode = "off";
defparam \ram_inst|memory~1189 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1189 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \ram_inst|memory~177 (
// Equation(s):
// \ram_inst|memory~1042  = (\ram_addr~4  & ((\ram_inst|memory~1041  & (\ram_inst|memory~241_regout )) # (!\ram_inst|memory~1041  & ((E1L195Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1041 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~241_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[1]~21 ),
	.datad(\ram_inst|memory~1041 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1042 ),
	.regout(\ram_inst|memory~177_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~177 .lut_mask = "bbc0";
defparam \ram_inst|memory~177 .operation_mode = "normal";
defparam \ram_inst|memory~177 .output_mode = "comb_only";
defparam \ram_inst|memory~177 .register_cascade_mode = "off";
defparam \ram_inst|memory~177 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~177 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxv_lcell \cu_inst|WideOr1~0 (
// Equation(s):
// \cu_inst|WideOr1~0_combout  = (IR_internal[13] & (((!IR_internal[14])) # (!IR_internal[15]))) # (!IR_internal[13] & ((IR_internal[12]) # (IR_internal[15] $ (IR_internal[14]))))

	.clk(gnd),
	.dataa(IR_internal[13]),
	.datab(IR_internal[15]),
	.datac(IR_internal[14]),
	.datad(IR_internal[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\cu_inst|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cu_inst|WideOr1~0 .lut_mask = "7f3e";
defparam \cu_inst|WideOr1~0 .operation_mode = "normal";
defparam \cu_inst|WideOr1~0 .output_mode = "comb_only";
defparam \cu_inst|WideOr1~0 .register_cascade_mode = "off";
defparam \cu_inst|WideOr1~0 .sum_lutc_input = "datac";
defparam \cu_inst|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \ram_inst|data_out[1] (
// Equation(s):
// \ram_inst|data_out [1] = DFFEAS((\ram_inst|memory~1040_combout  & (((\ram_inst|memory~1042 )) # (!\ram_addr~2 ))) # (!\ram_inst|memory~1040_combout  & (\ram_addr~2  & (\ram_inst|memory~1035 ))), GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1040_combout ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1035 ),
	.datad(\ram_inst|memory~1042 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[1] .lut_mask = "ea62";
defparam \ram_inst|data_out[1] .operation_mode = "normal";
defparam \ram_inst|data_out[1] .output_mode = "reg_only";
defparam \ram_inst|data_out[1] .register_cascade_mode = "off";
defparam \ram_inst|data_out[1] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \delayed_data[1] (
// Equation(s):
// delayed_data[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[1] .lut_mask = "0000";
defparam \delayed_data[1] .operation_mode = "normal";
defparam \delayed_data[1] .output_mode = "reg_only";
defparam \delayed_data[1] .register_cascade_mode = "off";
defparam \delayed_data[1] .sum_lutc_input = "datac";
defparam \delayed_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \alu_inst|Add0~12 (
// Equation(s):
// \alu_inst|Add0~12_combout  = \reg_a[2]~reg0_regout  $ (\alu_inst|Add0~92  $ ((\alu_inst|Add0~9 )))
// \alu_inst|Add0~14  = CARRY((\reg_a[2]~reg0_regout  & (!\alu_inst|Add0~92  & !\alu_inst|Add0~9 )) # (!\reg_a[2]~reg0_regout  & ((!\alu_inst|Add0~9 ) # (!\alu_inst|Add0~92 ))))
// \alu_inst|Add0~14COUT1_110  = CARRY((\reg_a[2]~reg0_regout  & (!\alu_inst|Add0~92  & !\alu_inst|Add0~9 )) # (!\reg_a[2]~reg0_regout  & ((!\alu_inst|Add0~9 ) # (!\alu_inst|Add0~92 ))))

	.clk(gnd),
	.dataa(\reg_a[2]~reg0_regout ),
	.datab(\alu_inst|Add0~92 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~12_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~14 ),
	.cout1(\alu_inst|Add0~14COUT1_110 ));
// synopsys translate_off
defparam \alu_inst|Add0~12 .cin_used = "true";
defparam \alu_inst|Add0~12 .lut_mask = "9617";
defparam \alu_inst|Add0~12 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~12 .output_mode = "comb_only";
defparam \alu_inst|Add0~12 .register_cascade_mode = "off";
defparam \alu_inst|Add0~12 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \alu_inst|result[6]~27 (
// Equation(s):
// \alu_inst|result[6]~27_combout  = (((\cu_inst|WideOr3~0 ) # (\cu_inst|WideOr4~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\cu_inst|WideOr3~0 ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~27 .lut_mask = "fff0";
defparam \alu_inst|result[6]~27 .operation_mode = "normal";
defparam \alu_inst|result[6]~27 .output_mode = "comb_only";
defparam \alu_inst|result[6]~27 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~27 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \reg_b[3]~reg0 (
// Equation(s):
// \alu_inst|Add0~93  = ((A1L144Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[3]~reg0_regout  = DFFEAS(\alu_inst|Add0~93 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[3]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~93 ),
	.regout(\reg_b[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[3]~reg0 .lut_mask = "0ff0";
defparam \reg_b[3]~reg0 .operation_mode = "normal";
defparam \reg_b[3]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[3]~reg0 .register_cascade_mode = "off";
defparam \reg_b[3]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \reg_a[3]~reg0 (
// Equation(s):
// \alu_inst|Equal1~2  = ((A1L111Q $ (\reg_b[3]~reg0_regout )))
// \reg_a[3]~reg0_regout  = DFFEAS(\alu_inst|Equal1~2 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[3]),
	.datad(\reg_b[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~2 ),
	.regout(\reg_a[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[3]~reg0 .lut_mask = "0ff0";
defparam \reg_a[3]~reg0 .operation_mode = "normal";
defparam \reg_a[3]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[3]~reg0 .register_cascade_mode = "off";
defparam \reg_a[3]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \alu_inst|result~31 (
// Equation(s):
// \alu_inst|result~31_combout  = ((\reg_a[3]~reg0_regout  & ((\reg_b[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_a[3]~reg0_regout ),
	.datac(vcc),
	.datad(\reg_b[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~31 .lut_mask = "cc00";
defparam \alu_inst|result~31 .operation_mode = "normal";
defparam \alu_inst|result~31 .output_mode = "comb_only";
defparam \alu_inst|result~31 .register_cascade_mode = "off";
defparam \alu_inst|result~31 .sum_lutc_input = "datac";
defparam \alu_inst|result~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \alu_inst|result[3]~32 (
// Equation(s):
// \alu_inst|result[3]~32_combout  = (\reg_a[3]~reg0_regout  & ((\alu_inst|result[13]~12_combout  $ (\alu_inst|result[13]~13_combout )))) # (!\reg_a[3]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\reg_b[3]~reg0_regout  & 
// \alu_inst|result[13]~13_combout ))))

	.clk(gnd),
	.dataa(\reg_b[3]~reg0_regout ),
	.datab(\reg_a[3]~reg0_regout ),
	.datac(\alu_inst|result[13]~12_combout ),
	.datad(\alu_inst|result[13]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[3]~32 .lut_mask = "3ef0";
defparam \alu_inst|result[3]~32 .operation_mode = "normal";
defparam \alu_inst|result[3]~32 .output_mode = "comb_only";
defparam \alu_inst|result[3]~32 .register_cascade_mode = "off";
defparam \alu_inst|result[3]~32 .sum_lutc_input = "datac";
defparam \alu_inst|result[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \alu_inst|result[3]~33 (
// Equation(s):
// \alu_inst|result[3]~33_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[3]~32_combout  & (\reg_a[2]~reg0_regout )) # (!\alu_inst|result[3]~32_combout  & ((\alu_inst|result~31_combout ))))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[3]~32_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~11_combout ),
	.datab(\reg_a[2]~reg0_regout ),
	.datac(\alu_inst|result~31_combout ),
	.datad(\alu_inst|result[3]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[3]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[3]~33 .lut_mask = "dda0";
defparam \alu_inst|result[3]~33 .operation_mode = "normal";
defparam \alu_inst|result[3]~33 .output_mode = "comb_only";
defparam \alu_inst|result[3]~33 .register_cascade_mode = "off";
defparam \alu_inst|result[3]~33 .sum_lutc_input = "datac";
defparam \alu_inst|result[3]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \reg_b[4]~reg0 (
// Equation(s):
// \alu_inst|Add0~94  = ((A1L146Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[4]~reg0_regout  = DFFEAS(\alu_inst|Add0~94 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[4]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~94 ),
	.regout(\reg_b[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[4]~reg0 .lut_mask = "0ff0";
defparam \reg_b[4]~reg0 .operation_mode = "normal";
defparam \reg_b[4]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[4]~reg0 .register_cascade_mode = "off";
defparam \reg_b[4]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \alu_inst|result~37 (
// Equation(s):
// \alu_inst|result~37_combout  = (((\reg_b[4]~reg0_regout  & \reg_a[4]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b[4]~reg0_regout ),
	.datad(\reg_a[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~37 .lut_mask = "f000";
defparam \alu_inst|result~37 .operation_mode = "normal";
defparam \alu_inst|result~37 .output_mode = "comb_only";
defparam \alu_inst|result~37 .register_cascade_mode = "off";
defparam \alu_inst|result~37 .sum_lutc_input = "datac";
defparam \alu_inst|result~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \alu_inst|Add0~17 (
// Equation(s):
// \alu_inst|Add0~17_combout  = \reg_a[3]~reg0_regout  $ (\alu_inst|Add0~93  $ ((!(!\alu_inst|Add0~9  & \alu_inst|Add0~14 ) # (\alu_inst|Add0~9  & \alu_inst|Add0~14COUT1_110 ))))
// \alu_inst|Add0~19  = CARRY((\reg_a[3]~reg0_regout  & ((\alu_inst|Add0~93 ) # (!\alu_inst|Add0~14 ))) # (!\reg_a[3]~reg0_regout  & (\alu_inst|Add0~93  & !\alu_inst|Add0~14 )))
// \alu_inst|Add0~19COUT1_111  = CARRY((\reg_a[3]~reg0_regout  & ((\alu_inst|Add0~93 ) # (!\alu_inst|Add0~14COUT1_110 ))) # (!\reg_a[3]~reg0_regout  & (\alu_inst|Add0~93  & !\alu_inst|Add0~14COUT1_110 )))

	.clk(gnd),
	.dataa(\reg_a[3]~reg0_regout ),
	.datab(\alu_inst|Add0~93 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~9 ),
	.cin0(\alu_inst|Add0~14 ),
	.cin1(\alu_inst|Add0~14COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~17_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~19 ),
	.cout1(\alu_inst|Add0~19COUT1_111 ));
// synopsys translate_off
defparam \alu_inst|Add0~17 .cin0_used = "true";
defparam \alu_inst|Add0~17 .cin1_used = "true";
defparam \alu_inst|Add0~17 .cin_used = "true";
defparam \alu_inst|Add0~17 .lut_mask = "698e";
defparam \alu_inst|Add0~17 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~17 .output_mode = "comb_only";
defparam \alu_inst|Add0~17 .register_cascade_mode = "off";
defparam \alu_inst|Add0~17 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \alu_inst|Add0~22 (
// Equation(s):
// \alu_inst|Add0~22_combout  = \reg_a[4]~reg0_regout  $ (\alu_inst|Add0~94  $ (((!\alu_inst|Add0~9  & \alu_inst|Add0~19 ) # (\alu_inst|Add0~9  & \alu_inst|Add0~19COUT1_111 ))))
// \alu_inst|Add0~24  = CARRY((\reg_a[4]~reg0_regout  & (!\alu_inst|Add0~94  & !\alu_inst|Add0~19 )) # (!\reg_a[4]~reg0_regout  & ((!\alu_inst|Add0~19 ) # (!\alu_inst|Add0~94 ))))
// \alu_inst|Add0~24COUT1_112  = CARRY((\reg_a[4]~reg0_regout  & (!\alu_inst|Add0~94  & !\alu_inst|Add0~19COUT1_111 )) # (!\reg_a[4]~reg0_regout  & ((!\alu_inst|Add0~19COUT1_111 ) # (!\alu_inst|Add0~94 ))))

	.clk(gnd),
	.dataa(\reg_a[4]~reg0_regout ),
	.datab(\alu_inst|Add0~94 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~9 ),
	.cin0(\alu_inst|Add0~19 ),
	.cin1(\alu_inst|Add0~19COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~22_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~24 ),
	.cout1(\alu_inst|Add0~24COUT1_112 ));
// synopsys translate_off
defparam \alu_inst|Add0~22 .cin0_used = "true";
defparam \alu_inst|Add0~22 .cin1_used = "true";
defparam \alu_inst|Add0~22 .cin_used = "true";
defparam \alu_inst|Add0~22 .lut_mask = "9617";
defparam \alu_inst|Add0~22 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~22 .output_mode = "comb_only";
defparam \alu_inst|Add0~22 .register_cascade_mode = "off";
defparam \alu_inst|Add0~22 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \alu_inst|result~44 (
// Equation(s):
// \alu_inst|result~44_combout  = ((\reg_a[5]~reg0_regout  & (\reg_b[5]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_a[5]~reg0_regout ),
	.datac(\reg_b[5]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~44 .lut_mask = "c0c0";
defparam \alu_inst|result~44 .operation_mode = "normal";
defparam \alu_inst|result~44 .output_mode = "comb_only";
defparam \alu_inst|result~44 .register_cascade_mode = "off";
defparam \alu_inst|result~44 .sum_lutc_input = "datac";
defparam \alu_inst|result~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \alu_inst|result[5]~45 (
// Equation(s):
// \alu_inst|result[5]~45_combout  = (\reg_a[5]~reg0_regout  & ((\alu_inst|result[13]~12_combout  $ (\alu_inst|result[13]~13_combout )))) # (!\reg_a[5]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\reg_b[5]~reg0_regout  & 
// \alu_inst|result[13]~13_combout ))))

	.clk(gnd),
	.dataa(\reg_b[5]~reg0_regout ),
	.datab(\reg_a[5]~reg0_regout ),
	.datac(\alu_inst|result[13]~12_combout ),
	.datad(\alu_inst|result[13]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[5]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[5]~45 .lut_mask = "3ef0";
defparam \alu_inst|result[5]~45 .operation_mode = "normal";
defparam \alu_inst|result[5]~45 .output_mode = "comb_only";
defparam \alu_inst|result[5]~45 .register_cascade_mode = "off";
defparam \alu_inst|result[5]~45 .sum_lutc_input = "datac";
defparam \alu_inst|result[5]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \alu_inst|result[5]~46 (
// Equation(s):
// \alu_inst|result[5]~46_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[5]~45_combout  & (\reg_a[4]~reg0_regout )) # (!\alu_inst|result[5]~45_combout  & ((\alu_inst|result~44_combout ))))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[5]~45_combout ))))

	.clk(gnd),
	.dataa(\reg_a[4]~reg0_regout ),
	.datab(\alu_inst|result~44_combout ),
	.datac(\alu_inst|result[13]~11_combout ),
	.datad(\alu_inst|result[5]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[5]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[5]~46 .lut_mask = "afc0";
defparam \alu_inst|result[5]~46 .operation_mode = "normal";
defparam \alu_inst|result[5]~46 .output_mode = "comb_only";
defparam \alu_inst|result[5]~46 .register_cascade_mode = "off";
defparam \alu_inst|result[5]~46 .sum_lutc_input = "datac";
defparam \alu_inst|result[5]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \reg_a[5]~reg0 (
// Equation(s):
// \alu_inst|Equal1~4  = \reg_b[5]~reg0_regout  $ ((((A1L115Q))))
// \reg_a[5]~reg0_regout  = DFFEAS(\alu_inst|Equal1~4 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg_b[5]~reg0_regout ),
	.datab(vcc),
	.datac(delayed_data[5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~4 ),
	.regout(\reg_a[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[5]~reg0 .lut_mask = "5a5a";
defparam \reg_a[5]~reg0 .operation_mode = "normal";
defparam \reg_a[5]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[5]~reg0 .register_cascade_mode = "off";
defparam \reg_a[5]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \reg_b[6]~reg0 (
// Equation(s):
// \alu_inst|Add0~96  = ((A1L150Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[6]~reg0_regout  = DFFEAS(\alu_inst|Add0~96 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[6]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~96 ),
	.regout(\reg_b[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[6]~reg0 .lut_mask = "0ff0";
defparam \reg_b[6]~reg0 .operation_mode = "normal";
defparam \reg_b[6]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[6]~reg0 .register_cascade_mode = "off";
defparam \reg_b[6]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \alu_inst|result~50 (
// Equation(s):
// \alu_inst|result~50_combout  = (((\reg_a[6]~reg0_regout  & \reg_b[6]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[6]~reg0_regout ),
	.datad(\reg_b[6]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~50 .lut_mask = "f000";
defparam \alu_inst|result~50 .operation_mode = "normal";
defparam \alu_inst|result~50 .output_mode = "comb_only";
defparam \alu_inst|result~50 .register_cascade_mode = "off";
defparam \alu_inst|result~50 .sum_lutc_input = "datac";
defparam \alu_inst|result~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \reg_b[5]~reg0 (
// Equation(s):
// \alu_inst|Add0~95  = ((A1L148Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[5]~reg0_regout  = DFFEAS(\alu_inst|Add0~95 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[5]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~95 ),
	.regout(\reg_b[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[5]~reg0 .lut_mask = "0ff0";
defparam \reg_b[5]~reg0 .operation_mode = "normal";
defparam \reg_b[5]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[5]~reg0 .register_cascade_mode = "off";
defparam \reg_b[5]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \alu_inst|Add0~27 (
// Equation(s):
// \alu_inst|Add0~27_combout  = \reg_a[5]~reg0_regout  $ (\alu_inst|Add0~95  $ ((!(!\alu_inst|Add0~9  & \alu_inst|Add0~24 ) # (\alu_inst|Add0~9  & \alu_inst|Add0~24COUT1_112 ))))
// \alu_inst|Add0~29  = CARRY((\reg_a[5]~reg0_regout  & ((\alu_inst|Add0~95 ) # (!\alu_inst|Add0~24 ))) # (!\reg_a[5]~reg0_regout  & (\alu_inst|Add0~95  & !\alu_inst|Add0~24 )))
// \alu_inst|Add0~29COUT1_113  = CARRY((\reg_a[5]~reg0_regout  & ((\alu_inst|Add0~95 ) # (!\alu_inst|Add0~24COUT1_112 ))) # (!\reg_a[5]~reg0_regout  & (\alu_inst|Add0~95  & !\alu_inst|Add0~24COUT1_112 )))

	.clk(gnd),
	.dataa(\reg_a[5]~reg0_regout ),
	.datab(\alu_inst|Add0~95 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~9 ),
	.cin0(\alu_inst|Add0~24 ),
	.cin1(\alu_inst|Add0~24COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~27_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~29 ),
	.cout1(\alu_inst|Add0~29COUT1_113 ));
// synopsys translate_off
defparam \alu_inst|Add0~27 .cin0_used = "true";
defparam \alu_inst|Add0~27 .cin1_used = "true";
defparam \alu_inst|Add0~27 .cin_used = "true";
defparam \alu_inst|Add0~27 .lut_mask = "698e";
defparam \alu_inst|Add0~27 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~27 .output_mode = "comb_only";
defparam \alu_inst|Add0~27 .register_cascade_mode = "off";
defparam \alu_inst|Add0~27 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \alu_inst|Add0~32 (
// Equation(s):
// \alu_inst|Add0~32_combout  = \alu_inst|Add0~96  $ (\reg_a[6]~reg0_regout  $ (((!\alu_inst|Add0~9  & \alu_inst|Add0~29 ) # (\alu_inst|Add0~9  & \alu_inst|Add0~29COUT1_113 ))))
// \alu_inst|Add0~34  = CARRY((\alu_inst|Add0~96  & (!\reg_a[6]~reg0_regout  & !\alu_inst|Add0~29COUT1_113 )) # (!\alu_inst|Add0~96  & ((!\alu_inst|Add0~29COUT1_113 ) # (!\reg_a[6]~reg0_regout ))))

	.clk(gnd),
	.dataa(\alu_inst|Add0~96 ),
	.datab(\reg_a[6]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~9 ),
	.cin0(\alu_inst|Add0~29 ),
	.cin1(\alu_inst|Add0~29COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~32_combout ),
	.regout(),
	.cout(\alu_inst|Add0~34 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~32 .cin0_used = "true";
defparam \alu_inst|Add0~32 .cin1_used = "true";
defparam \alu_inst|Add0~32 .cin_used = "true";
defparam \alu_inst|Add0~32 .lut_mask = "9617";
defparam \alu_inst|Add0~32 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~32 .output_mode = "comb_only";
defparam \alu_inst|Add0~32 .register_cascade_mode = "off";
defparam \alu_inst|Add0~32 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \alu_inst|result[6]~51 (
// Equation(s):
// \alu_inst|result[6]~51_combout  = (\reg_a[6]~reg0_regout  & ((\cu_inst|WideOr5~0  $ (!\cu_inst|WideOr6~0 )))) # (!\reg_a[6]~reg0_regout  & ((\cu_inst|WideOr5~0 ) # ((\reg_b[6]~reg0_regout  & !\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\reg_b[6]~reg0_regout ),
	.datab(\reg_a[6]~reg0_regout ),
	.datac(\cu_inst|WideOr5~0 ),
	.datad(\cu_inst|WideOr6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~51 .lut_mask = "f03e";
defparam \alu_inst|result[6]~51 .operation_mode = "normal";
defparam \alu_inst|result[6]~51 .output_mode = "comb_only";
defparam \alu_inst|result[6]~51 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~51 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \reg_a[6]~reg0 (
// Equation(s):
// \alu_inst|Equal1~5  = ((A1L117Q $ (\reg_b[6]~reg0_regout )))
// \reg_a[6]~reg0_regout  = DFFEAS(\alu_inst|Equal1~5 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[6]),
	.datad(\reg_b[6]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~5 ),
	.regout(\reg_a[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[6]~reg0 .lut_mask = "0ff0";
defparam \reg_a[6]~reg0 .operation_mode = "normal";
defparam \reg_a[6]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[6]~reg0 .register_cascade_mode = "off";
defparam \reg_a[6]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \alu_inst|result[6]~52 (
// Equation(s):
// \alu_inst|result[6]~52_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[6]~51_combout  & (\reg_a[5]~reg0_regout )) # (!\alu_inst|result[6]~51_combout  & ((\alu_inst|Equal1~5 ))))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|result[6]~51_combout ))))

	.clk(gnd),
	.dataa(\reg_a[5]~reg0_regout ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\alu_inst|result[6]~51_combout ),
	.datad(\alu_inst|Equal1~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~52 .lut_mask = "bcb0";
defparam \alu_inst|result[6]~52 .operation_mode = "normal";
defparam \alu_inst|result[6]~52 .output_mode = "comb_only";
defparam \alu_inst|result[6]~52 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~52 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \reg_b[7]~reg0 (
// Equation(s):
// \alu_inst|Add0~97  = ((A1L152Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[7]~reg0_regout  = DFFEAS(\alu_inst|Add0~97 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[7]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~97 ),
	.regout(\reg_b[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[7]~reg0 .lut_mask = "0ff0";
defparam \reg_b[7]~reg0 .operation_mode = "normal";
defparam \reg_b[7]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[7]~reg0 .register_cascade_mode = "off";
defparam \reg_b[7]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \alu_inst|result[7]~58 (
// Equation(s):
// \alu_inst|result[7]~58_combout  = (\reg_a[7]~reg0_regout  & (\alu_inst|result[13]~13_combout  $ ((\alu_inst|result[13]~12_combout )))) # (!\reg_a[7]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\alu_inst|result[13]~13_combout  & 
// \reg_b[7]~reg0_regout ))))

	.clk(gnd),
	.dataa(\reg_a[7]~reg0_regout ),
	.datab(\alu_inst|result[13]~13_combout ),
	.datac(\alu_inst|result[13]~12_combout ),
	.datad(\reg_b[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[7]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[7]~58 .lut_mask = "7c78";
defparam \alu_inst|result[7]~58 .operation_mode = "normal";
defparam \alu_inst|result[7]~58 .output_mode = "comb_only";
defparam \alu_inst|result[7]~58 .register_cascade_mode = "off";
defparam \alu_inst|result[7]~58 .sum_lutc_input = "datac";
defparam \alu_inst|result[7]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \alu_inst|result~57 (
// Equation(s):
// \alu_inst|result~57_combout  = (((\reg_a[7]~reg0_regout  & \reg_b[7]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[7]~reg0_regout ),
	.datad(\reg_b[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~57 .lut_mask = "f000";
defparam \alu_inst|result~57 .operation_mode = "normal";
defparam \alu_inst|result~57 .output_mode = "comb_only";
defparam \alu_inst|result~57 .register_cascade_mode = "off";
defparam \alu_inst|result~57 .sum_lutc_input = "datac";
defparam \alu_inst|result~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \alu_inst|result[7]~59 (
// Equation(s):
// \alu_inst|result[7]~59_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[7]~58_combout  & (\reg_a[6]~reg0_regout )) # (!\alu_inst|result[7]~58_combout  & ((\alu_inst|result~57_combout ))))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[7]~58_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~11_combout ),
	.datab(\reg_a[6]~reg0_regout ),
	.datac(\alu_inst|result[7]~58_combout ),
	.datad(\alu_inst|result~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[7]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[7]~59 .lut_mask = "dad0";
defparam \alu_inst|result[7]~59 .operation_mode = "normal";
defparam \alu_inst|result[7]~59 .output_mode = "comb_only";
defparam \alu_inst|result[7]~59 .register_cascade_mode = "off";
defparam \alu_inst|result[7]~59 .sum_lutc_input = "datac";
defparam \alu_inst|result[7]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \reg_a[7]~reg0 (
// Equation(s):
// \alu_inst|Equal1~6  = ((A1L119Q $ (\reg_b[7]~reg0_regout )))
// \reg_a[7]~reg0_regout  = DFFEAS(\alu_inst|Equal1~6 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[7]),
	.datad(\reg_b[7]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~6 ),
	.regout(\reg_a[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[7]~reg0 .lut_mask = "0ff0";
defparam \reg_a[7]~reg0 .operation_mode = "normal";
defparam \reg_a[7]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[7]~reg0 .register_cascade_mode = "off";
defparam \reg_a[7]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \reg_b[8]~reg0 (
// Equation(s):
// \alu_inst|Add0~98  = ((A1L154Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[8]~reg0_regout  = DFFEAS(\alu_inst|Add0~98 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[8]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~98 ),
	.regout(\reg_b[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[8]~reg0 .lut_mask = "0ff0";
defparam \reg_b[8]~reg0 .operation_mode = "normal";
defparam \reg_b[8]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[8]~reg0 .register_cascade_mode = "off";
defparam \reg_b[8]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \alu_inst|result~63 (
// Equation(s):
// \alu_inst|result~63_combout  = (((\reg_a[8]~reg0_regout  & \reg_b[8]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[8]~reg0_regout ),
	.datad(\reg_b[8]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~63_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~63 .lut_mask = "f000";
defparam \alu_inst|result~63 .operation_mode = "normal";
defparam \alu_inst|result~63 .output_mode = "comb_only";
defparam \alu_inst|result~63 .register_cascade_mode = "off";
defparam \alu_inst|result~63 .sum_lutc_input = "datac";
defparam \alu_inst|result~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \alu_inst|result[8]~64 (
// Equation(s):
// \alu_inst|result[8]~64_combout  = (\cu_inst|WideOr6~0  & (\cu_inst|WideOr5~0 )) # (!\cu_inst|WideOr6~0  & ((\cu_inst|WideOr5~0  & ((!\reg_a[8]~reg0_regout ))) # (!\cu_inst|WideOr5~0  & ((\reg_b[8]~reg0_regout ) # (\reg_a[8]~reg0_regout )))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\reg_b[8]~reg0_regout ),
	.datad(\reg_a[8]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[8]~64 .lut_mask = "99dc";
defparam \alu_inst|result[8]~64 .operation_mode = "normal";
defparam \alu_inst|result[8]~64 .output_mode = "comb_only";
defparam \alu_inst|result[8]~64 .register_cascade_mode = "off";
defparam \alu_inst|result[8]~64 .sum_lutc_input = "datac";
defparam \alu_inst|result[8]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \reg_a[8]~reg0 (
// Equation(s):
// \alu_inst|Equal1~7  = ((A1L121Q $ (\reg_b[8]~reg0_regout )))
// \reg_a[8]~reg0_regout  = DFFEAS(\alu_inst|Equal1~7 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[8]),
	.datad(\reg_b[8]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~7 ),
	.regout(\reg_a[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[8]~reg0 .lut_mask = "0ff0";
defparam \reg_a[8]~reg0 .operation_mode = "normal";
defparam \reg_a[8]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[8]~reg0 .register_cascade_mode = "off";
defparam \reg_a[8]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \alu_inst|result[8]~65 (
// Equation(s):
// \alu_inst|result[8]~65_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[8]~64_combout  & (\reg_a[7]~reg0_regout )) # (!\alu_inst|result[8]~64_combout  & ((\alu_inst|Equal1~7 ))))) # (!\cu_inst|WideOr6~0  & (\alu_inst|result[8]~64_combout ))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\alu_inst|result[8]~64_combout ),
	.datac(\reg_a[7]~reg0_regout ),
	.datad(\alu_inst|Equal1~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~65_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[8]~65 .lut_mask = "e6c4";
defparam \alu_inst|result[8]~65 .operation_mode = "normal";
defparam \alu_inst|result[8]~65 .output_mode = "comb_only";
defparam \alu_inst|result[8]~65 .register_cascade_mode = "off";
defparam \alu_inst|result[8]~65 .sum_lutc_input = "datac";
defparam \alu_inst|result[8]~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \reg_b[9]~reg0 (
// Equation(s):
// \alu_inst|Add0~99  = ((A1L156Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[9]~reg0_regout  = DFFEAS(\alu_inst|Add0~99 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[9]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~99 ),
	.regout(\reg_b[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[9]~reg0 .lut_mask = "0ff0";
defparam \reg_b[9]~reg0 .operation_mode = "normal";
defparam \reg_b[9]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[9]~reg0 .register_cascade_mode = "off";
defparam \reg_b[9]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \reg_a[9]~reg0 (
// Equation(s):
// \alu_inst|Equal1~8  = ((A1L123Q $ (\reg_b[9]~reg0_regout )))
// \reg_a[9]~reg0_regout  = DFFEAS(\alu_inst|Equal1~8 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[9]),
	.datad(\reg_b[9]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~8 ),
	.regout(\reg_a[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[9]~reg0 .lut_mask = "0ff0";
defparam \reg_a[9]~reg0 .operation_mode = "normal";
defparam \reg_a[9]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[9]~reg0 .register_cascade_mode = "off";
defparam \reg_a[9]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \alu_inst|result~70 (
// Equation(s):
// \alu_inst|result~70_combout  = ((\reg_b[9]~reg0_regout  & ((\reg_a[9]~reg0_regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_b[9]~reg0_regout ),
	.datac(vcc),
	.datad(\reg_a[9]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~70 .lut_mask = "cc00";
defparam \alu_inst|result~70 .operation_mode = "normal";
defparam \alu_inst|result~70 .output_mode = "comb_only";
defparam \alu_inst|result~70 .register_cascade_mode = "off";
defparam \alu_inst|result~70 .sum_lutc_input = "datac";
defparam \alu_inst|result~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxv_lcell \alu_inst|result[9]~71 (
// Equation(s):
// \alu_inst|result[9]~71_combout  = (\reg_a[9]~reg0_regout  & ((\alu_inst|result[13]~12_combout  $ (\alu_inst|result[13]~13_combout )))) # (!\reg_a[9]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\reg_b[9]~reg0_regout  & 
// \alu_inst|result[13]~13_combout ))))

	.clk(gnd),
	.dataa(\reg_a[9]~reg0_regout ),
	.datab(\reg_b[9]~reg0_regout ),
	.datac(\alu_inst|result[13]~12_combout ),
	.datad(\alu_inst|result[13]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[9]~71_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[9]~71 .lut_mask = "5ef0";
defparam \alu_inst|result[9]~71 .operation_mode = "normal";
defparam \alu_inst|result[9]~71 .output_mode = "comb_only";
defparam \alu_inst|result[9]~71 .register_cascade_mode = "off";
defparam \alu_inst|result[9]~71 .sum_lutc_input = "datac";
defparam \alu_inst|result[9]~71 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxv_lcell \alu_inst|result[9]~72 (
// Equation(s):
// \alu_inst|result[9]~72_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[9]~71_combout  & ((\reg_a[8]~reg0_regout ))) # (!\alu_inst|result[9]~71_combout  & (\alu_inst|result~70_combout )))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[9]~71_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result~70_combout ),
	.datab(\alu_inst|result[13]~11_combout ),
	.datac(\reg_a[8]~reg0_regout ),
	.datad(\alu_inst|result[9]~71_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[9]~72_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[9]~72 .lut_mask = "f388";
defparam \alu_inst|result[9]~72 .operation_mode = "normal";
defparam \alu_inst|result[9]~72 .output_mode = "comb_only";
defparam \alu_inst|result[9]~72 .register_cascade_mode = "off";
defparam \alu_inst|result[9]~72 .sum_lutc_input = "datac";
defparam \alu_inst|result[9]~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \reg_b[10]~reg0 (
// Equation(s):
// \alu_inst|Add0~100  = ((A1L158Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[10]~reg0_regout  = DFFEAS(\alu_inst|Add0~100 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[10]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~100 ),
	.regout(\reg_b[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[10]~reg0 .lut_mask = "0ff0";
defparam \reg_b[10]~reg0 .operation_mode = "normal";
defparam \reg_b[10]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[10]~reg0 .register_cascade_mode = "off";
defparam \reg_b[10]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[10]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \alu_inst|result~76 (
// Equation(s):
// \alu_inst|result~76_combout  = ((\reg_a[10]~reg0_regout  & ((\reg_b[10]~reg0_regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_a[10]~reg0_regout ),
	.datac(vcc),
	.datad(\reg_b[10]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~76_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~76 .lut_mask = "cc00";
defparam \alu_inst|result~76 .operation_mode = "normal";
defparam \alu_inst|result~76 .output_mode = "comb_only";
defparam \alu_inst|result~76 .register_cascade_mode = "off";
defparam \alu_inst|result~76 .sum_lutc_input = "datac";
defparam \alu_inst|result~76 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \alu_inst|Add0~37 (
// Equation(s):
// \alu_inst|Add0~37_combout  = \reg_a[7]~reg0_regout  $ (\alu_inst|Add0~97  $ ((!\alu_inst|Add0~34 )))
// \alu_inst|Add0~39  = CARRY((\reg_a[7]~reg0_regout  & ((\alu_inst|Add0~97 ) # (!\alu_inst|Add0~34 ))) # (!\reg_a[7]~reg0_regout  & (\alu_inst|Add0~97  & !\alu_inst|Add0~34 )))
// \alu_inst|Add0~39COUT1_114  = CARRY((\reg_a[7]~reg0_regout  & ((\alu_inst|Add0~97 ) # (!\alu_inst|Add0~34 ))) # (!\reg_a[7]~reg0_regout  & (\alu_inst|Add0~97  & !\alu_inst|Add0~34 )))

	.clk(gnd),
	.dataa(\reg_a[7]~reg0_regout ),
	.datab(\alu_inst|Add0~97 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~34 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~37_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~39 ),
	.cout1(\alu_inst|Add0~39COUT1_114 ));
// synopsys translate_off
defparam \alu_inst|Add0~37 .cin_used = "true";
defparam \alu_inst|Add0~37 .lut_mask = "698e";
defparam \alu_inst|Add0~37 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~37 .output_mode = "comb_only";
defparam \alu_inst|Add0~37 .register_cascade_mode = "off";
defparam \alu_inst|Add0~37 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \alu_inst|Add0~42 (
// Equation(s):
// \alu_inst|Add0~42_combout  = \alu_inst|Add0~98  $ (\reg_a[8]~reg0_regout  $ (((!\alu_inst|Add0~34  & \alu_inst|Add0~39 ) # (\alu_inst|Add0~34  & \alu_inst|Add0~39COUT1_114 ))))
// \alu_inst|Add0~44  = CARRY((\alu_inst|Add0~98  & (!\reg_a[8]~reg0_regout  & !\alu_inst|Add0~39 )) # (!\alu_inst|Add0~98  & ((!\alu_inst|Add0~39 ) # (!\reg_a[8]~reg0_regout ))))
// \alu_inst|Add0~44COUT1_115  = CARRY((\alu_inst|Add0~98  & (!\reg_a[8]~reg0_regout  & !\alu_inst|Add0~39COUT1_114 )) # (!\alu_inst|Add0~98  & ((!\alu_inst|Add0~39COUT1_114 ) # (!\reg_a[8]~reg0_regout ))))

	.clk(gnd),
	.dataa(\alu_inst|Add0~98 ),
	.datab(\reg_a[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~34 ),
	.cin0(\alu_inst|Add0~39 ),
	.cin1(\alu_inst|Add0~39COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~42_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~44 ),
	.cout1(\alu_inst|Add0~44COUT1_115 ));
// synopsys translate_off
defparam \alu_inst|Add0~42 .cin0_used = "true";
defparam \alu_inst|Add0~42 .cin1_used = "true";
defparam \alu_inst|Add0~42 .cin_used = "true";
defparam \alu_inst|Add0~42 .lut_mask = "9617";
defparam \alu_inst|Add0~42 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~42 .output_mode = "comb_only";
defparam \alu_inst|Add0~42 .register_cascade_mode = "off";
defparam \alu_inst|Add0~42 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \alu_inst|Add0~47 (
// Equation(s):
// \alu_inst|Add0~47_combout  = \reg_a[9]~reg0_regout  $ (\alu_inst|Add0~99  $ ((!(!\alu_inst|Add0~34  & \alu_inst|Add0~44 ) # (\alu_inst|Add0~34  & \alu_inst|Add0~44COUT1_115 ))))
// \alu_inst|Add0~49  = CARRY((\reg_a[9]~reg0_regout  & ((\alu_inst|Add0~99 ) # (!\alu_inst|Add0~44 ))) # (!\reg_a[9]~reg0_regout  & (\alu_inst|Add0~99  & !\alu_inst|Add0~44 )))
// \alu_inst|Add0~49COUT1_116  = CARRY((\reg_a[9]~reg0_regout  & ((\alu_inst|Add0~99 ) # (!\alu_inst|Add0~44COUT1_115 ))) # (!\reg_a[9]~reg0_regout  & (\alu_inst|Add0~99  & !\alu_inst|Add0~44COUT1_115 )))

	.clk(gnd),
	.dataa(\reg_a[9]~reg0_regout ),
	.datab(\alu_inst|Add0~99 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~34 ),
	.cin0(\alu_inst|Add0~44 ),
	.cin1(\alu_inst|Add0~44COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~47_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~49 ),
	.cout1(\alu_inst|Add0~49COUT1_116 ));
// synopsys translate_off
defparam \alu_inst|Add0~47 .cin0_used = "true";
defparam \alu_inst|Add0~47 .cin1_used = "true";
defparam \alu_inst|Add0~47 .cin_used = "true";
defparam \alu_inst|Add0~47 .lut_mask = "698e";
defparam \alu_inst|Add0~47 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~47 .output_mode = "comb_only";
defparam \alu_inst|Add0~47 .register_cascade_mode = "off";
defparam \alu_inst|Add0~47 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \alu_inst|Add0~52 (
// Equation(s):
// \alu_inst|Add0~52_combout  = \reg_a[10]~reg0_regout  $ (\alu_inst|Add0~100  $ (((!\alu_inst|Add0~34  & \alu_inst|Add0~49 ) # (\alu_inst|Add0~34  & \alu_inst|Add0~49COUT1_116 ))))
// \alu_inst|Add0~54  = CARRY((\reg_a[10]~reg0_regout  & (!\alu_inst|Add0~100  & !\alu_inst|Add0~49 )) # (!\reg_a[10]~reg0_regout  & ((!\alu_inst|Add0~49 ) # (!\alu_inst|Add0~100 ))))
// \alu_inst|Add0~54COUT1_117  = CARRY((\reg_a[10]~reg0_regout  & (!\alu_inst|Add0~100  & !\alu_inst|Add0~49COUT1_116 )) # (!\reg_a[10]~reg0_regout  & ((!\alu_inst|Add0~49COUT1_116 ) # (!\alu_inst|Add0~100 ))))

	.clk(gnd),
	.dataa(\reg_a[10]~reg0_regout ),
	.datab(\alu_inst|Add0~100 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~34 ),
	.cin0(\alu_inst|Add0~49 ),
	.cin1(\alu_inst|Add0~49COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~52_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~54 ),
	.cout1(\alu_inst|Add0~54COUT1_117 ));
// synopsys translate_off
defparam \alu_inst|Add0~52 .cin0_used = "true";
defparam \alu_inst|Add0~52 .cin1_used = "true";
defparam \alu_inst|Add0~52 .cin_used = "true";
defparam \alu_inst|Add0~52 .lut_mask = "9617";
defparam \alu_inst|Add0~52 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~52 .output_mode = "comb_only";
defparam \alu_inst|Add0~52 .register_cascade_mode = "off";
defparam \alu_inst|Add0~52 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \reg_a[10]~reg0 (
// Equation(s):
// \alu_inst|Equal1~9  = ((A1L125Q $ (\reg_b[10]~reg0_regout )))
// \reg_a[10]~reg0_regout  = DFFEAS(\alu_inst|Equal1~9 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[10]),
	.datad(\reg_b[10]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~9 ),
	.regout(\reg_a[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[10]~reg0 .lut_mask = "0ff0";
defparam \reg_a[10]~reg0 .operation_mode = "normal";
defparam \reg_a[10]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[10]~reg0 .register_cascade_mode = "off";
defparam \reg_a[10]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[10]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \alu_inst|result[10]~77 (
// Equation(s):
// \alu_inst|result[10]~77_combout  = (\reg_a[10]~reg0_regout  & ((\cu_inst|WideOr5~0  $ (!\cu_inst|WideOr6~0 )))) # (!\reg_a[10]~reg0_regout  & ((\cu_inst|WideOr5~0 ) # ((\reg_b[10]~reg0_regout  & !\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\reg_b[10]~reg0_regout ),
	.datab(\reg_a[10]~reg0_regout ),
	.datac(\cu_inst|WideOr5~0 ),
	.datad(\cu_inst|WideOr6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[10]~77 .lut_mask = "f03e";
defparam \alu_inst|result[10]~77 .operation_mode = "normal";
defparam \alu_inst|result[10]~77 .output_mode = "comb_only";
defparam \alu_inst|result[10]~77 .register_cascade_mode = "off";
defparam \alu_inst|result[10]~77 .sum_lutc_input = "datac";
defparam \alu_inst|result[10]~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \alu_inst|result[10]~78 (
// Equation(s):
// \alu_inst|result[10]~78_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[10]~77_combout  & (\reg_a[9]~reg0_regout )) # (!\alu_inst|result[10]~77_combout  & ((\alu_inst|Equal1~9 ))))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|result[10]~77_combout ))))

	.clk(gnd),
	.dataa(\reg_a[9]~reg0_regout ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\alu_inst|Equal1~9 ),
	.datad(\alu_inst|result[10]~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~78_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[10]~78 .lut_mask = "bbc0";
defparam \alu_inst|result[10]~78 .operation_mode = "normal";
defparam \alu_inst|result[10]~78 .output_mode = "comb_only";
defparam \alu_inst|result[10]~78 .register_cascade_mode = "off";
defparam \alu_inst|result[10]~78 .sum_lutc_input = "datac";
defparam \alu_inst|result[10]~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \reg_b[11]~reg0 (
// Equation(s):
// \alu_inst|Add0~101  = ((A1L160Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[11]~reg0_regout  = DFFEAS(\alu_inst|Add0~101 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[11]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~101 ),
	.regout(\reg_b[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[11]~reg0 .lut_mask = "0ff0";
defparam \reg_b[11]~reg0 .operation_mode = "normal";
defparam \reg_b[11]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[11]~reg0 .register_cascade_mode = "off";
defparam \reg_b[11]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \reg_a[11]~reg0 (
// Equation(s):
// \alu_inst|Equal1~10  = ((A1L127Q $ (\reg_b[11]~reg0_regout )))
// \reg_a[11]~reg0_regout  = DFFEAS(\alu_inst|Equal1~10 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[11]),
	.datad(\reg_b[11]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~10 ),
	.regout(\reg_a[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[11]~reg0 .lut_mask = "0ff0";
defparam \reg_a[11]~reg0 .operation_mode = "normal";
defparam \reg_a[11]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[11]~reg0 .register_cascade_mode = "off";
defparam \reg_a[11]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \alu_inst|result~83 (
// Equation(s):
// \alu_inst|result~83_combout  = (((\reg_b[11]~reg0_regout  & \reg_a[11]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b[11]~reg0_regout ),
	.datad(\reg_a[11]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~83 .lut_mask = "f000";
defparam \alu_inst|result~83 .operation_mode = "normal";
defparam \alu_inst|result~83 .output_mode = "comb_only";
defparam \alu_inst|result~83 .register_cascade_mode = "off";
defparam \alu_inst|result~83 .sum_lutc_input = "datac";
defparam \alu_inst|result~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \alu_inst|result[11]~84 (
// Equation(s):
// \alu_inst|result[11]~84_combout  = (\reg_a[11]~reg0_regout  & ((\alu_inst|result[13]~12_combout  $ (\alu_inst|result[13]~13_combout )))) # (!\reg_a[11]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\reg_b[11]~reg0_regout  & 
// \alu_inst|result[13]~13_combout ))))

	.clk(gnd),
	.dataa(\reg_b[11]~reg0_regout ),
	.datab(\reg_a[11]~reg0_regout ),
	.datac(\alu_inst|result[13]~12_combout ),
	.datad(\alu_inst|result[13]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[11]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[11]~84 .lut_mask = "3ef0";
defparam \alu_inst|result[11]~84 .operation_mode = "normal";
defparam \alu_inst|result[11]~84 .output_mode = "comb_only";
defparam \alu_inst|result[11]~84 .register_cascade_mode = "off";
defparam \alu_inst|result[11]~84 .sum_lutc_input = "datac";
defparam \alu_inst|result[11]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \alu_inst|result[11]~85 (
// Equation(s):
// \alu_inst|result[11]~85_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[11]~84_combout  & ((\reg_a[10]~reg0_regout ))) # (!\alu_inst|result[11]~84_combout  & (\alu_inst|result~83_combout )))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[11]~84_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result~83_combout ),
	.datab(\reg_a[10]~reg0_regout ),
	.datac(\alu_inst|result[13]~11_combout ),
	.datad(\alu_inst|result[11]~84_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[11]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[11]~85 .lut_mask = "cfa0";
defparam \alu_inst|result[11]~85 .operation_mode = "normal";
defparam \alu_inst|result[11]~85 .output_mode = "comb_only";
defparam \alu_inst|result[11]~85 .register_cascade_mode = "off";
defparam \alu_inst|result[11]~85 .sum_lutc_input = "datac";
defparam \alu_inst|result[11]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \reg_b[12]~reg0 (
// Equation(s):
// \alu_inst|Add0~102  = ((A1L162Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[12]~reg0_regout  = DFFEAS(\alu_inst|Add0~102 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[12]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~102 ),
	.regout(\reg_b[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[12]~reg0 .lut_mask = "0ff0";
defparam \reg_b[12]~reg0 .operation_mode = "normal";
defparam \reg_b[12]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[12]~reg0 .register_cascade_mode = "off";
defparam \reg_b[12]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxv_lcell \alu_inst|result~89 (
// Equation(s):
// \alu_inst|result~89_combout  = (((\reg_a[12]~reg0_regout  & \reg_b[12]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[12]~reg0_regout ),
	.datad(\reg_b[12]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~89 .lut_mask = "f000";
defparam \alu_inst|result~89 .operation_mode = "normal";
defparam \alu_inst|result~89 .output_mode = "comb_only";
defparam \alu_inst|result~89 .register_cascade_mode = "off";
defparam \alu_inst|result~89 .sum_lutc_input = "datac";
defparam \alu_inst|result~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \reg_b[13]~reg0 (
// Equation(s):
// \alu_inst|Add0~103  = ((A1L164Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[13]~reg0_regout  = DFFEAS(\alu_inst|Add0~103 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[13]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~103 ),
	.regout(\reg_b[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[13]~reg0 .lut_mask = "0ff0";
defparam \reg_b[13]~reg0 .operation_mode = "normal";
defparam \reg_b[13]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[13]~reg0 .register_cascade_mode = "off";
defparam \reg_b[13]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \alu_inst|result~96 (
// Equation(s):
// \alu_inst|result~96_combout  = (((\reg_a[13]~reg0_regout  & \reg_b[13]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_a[13]~reg0_regout ),
	.datad(\reg_b[13]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~96 .lut_mask = "f000";
defparam \alu_inst|result~96 .operation_mode = "normal";
defparam \alu_inst|result~96 .output_mode = "comb_only";
defparam \alu_inst|result~96 .register_cascade_mode = "off";
defparam \alu_inst|result~96 .sum_lutc_input = "datac";
defparam \alu_inst|result~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \alu_inst|result[13]~97 (
// Equation(s):
// \alu_inst|result[13]~97_combout  = (\reg_a[13]~reg0_regout  & ((\alu_inst|result[13]~13_combout  $ (\alu_inst|result[13]~12_combout )))) # (!\reg_a[13]~reg0_regout  & ((\alu_inst|result[13]~12_combout ) # ((\reg_b[13]~reg0_regout  & 
// \alu_inst|result[13]~13_combout ))))

	.clk(gnd),
	.dataa(\reg_b[13]~reg0_regout ),
	.datab(\reg_a[13]~reg0_regout ),
	.datac(\alu_inst|result[13]~13_combout ),
	.datad(\alu_inst|result[13]~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~97 .lut_mask = "3fe0";
defparam \alu_inst|result[13]~97 .operation_mode = "normal";
defparam \alu_inst|result[13]~97 .output_mode = "comb_only";
defparam \alu_inst|result[13]~97 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~97 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \alu_inst|result[13]~98 (
// Equation(s):
// \alu_inst|result[13]~98_combout  = (\alu_inst|result[13]~11_combout  & ((\alu_inst|result[13]~97_combout  & (\reg_a[12]~reg0_regout )) # (!\alu_inst|result[13]~97_combout  & ((\alu_inst|result~96_combout ))))) # (!\alu_inst|result[13]~11_combout  & 
// (((\alu_inst|result[13]~97_combout ))))

	.clk(gnd),
	.dataa(\reg_a[12]~reg0_regout ),
	.datab(\alu_inst|result~96_combout ),
	.datac(\alu_inst|result[13]~11_combout ),
	.datad(\alu_inst|result[13]~97_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~98 .lut_mask = "afc0";
defparam \alu_inst|result[13]~98 .operation_mode = "normal";
defparam \alu_inst|result[13]~98 .output_mode = "comb_only";
defparam \alu_inst|result[13]~98 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~98 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \reg_a[13]~reg0 (
// Equation(s):
// \alu_inst|Equal1~12  = ((A1L131Q $ (\reg_b[13]~reg0_regout )))
// \reg_a[13]~reg0_regout  = DFFEAS(\alu_inst|Equal1~12 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[13]),
	.datad(\reg_b[13]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~12 ),
	.regout(\reg_a[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[13]~reg0 .lut_mask = "0ff0";
defparam \reg_a[13]~reg0 .operation_mode = "normal";
defparam \reg_a[13]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[13]~reg0 .register_cascade_mode = "off";
defparam \reg_a[13]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \alu_inst|result~102 (
// Equation(s):
// \alu_inst|result~102_combout  = (((\reg_b[14]~reg0_regout  & \reg_a[14]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b[14]~reg0_regout ),
	.datad(\reg_a[14]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~102_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result~102 .lut_mask = "f000";
defparam \alu_inst|result~102 .operation_mode = "normal";
defparam \alu_inst|result~102 .output_mode = "comb_only";
defparam \alu_inst|result~102 .register_cascade_mode = "off";
defparam \alu_inst|result~102 .sum_lutc_input = "datac";
defparam \alu_inst|result~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \reg_b[14]~reg0 (
// Equation(s):
// \alu_inst|Add0~104  = ((A1L166Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[14]~reg0_regout  = DFFEAS(\alu_inst|Add0~104 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[14]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~104 ),
	.regout(\reg_b[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[14]~reg0 .lut_mask = "0ff0";
defparam \reg_b[14]~reg0 .operation_mode = "normal";
defparam \reg_b[14]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[14]~reg0 .register_cascade_mode = "off";
defparam \reg_b[14]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[14]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \alu_inst|Add0~57 (
// Equation(s):
// \alu_inst|Add0~57_combout  = \alu_inst|Add0~101  $ (\reg_a[11]~reg0_regout  $ ((!(!\alu_inst|Add0~34  & \alu_inst|Add0~54 ) # (\alu_inst|Add0~34  & \alu_inst|Add0~54COUT1_117 ))))
// \alu_inst|Add0~59  = CARRY((\alu_inst|Add0~101  & ((\reg_a[11]~reg0_regout ) # (!\alu_inst|Add0~54COUT1_117 ))) # (!\alu_inst|Add0~101  & (\reg_a[11]~reg0_regout  & !\alu_inst|Add0~54COUT1_117 )))

	.clk(gnd),
	.dataa(\alu_inst|Add0~101 ),
	.datab(\reg_a[11]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~34 ),
	.cin0(\alu_inst|Add0~54 ),
	.cin1(\alu_inst|Add0~54COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~57_combout ),
	.regout(),
	.cout(\alu_inst|Add0~59 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~57 .cin0_used = "true";
defparam \alu_inst|Add0~57 .cin1_used = "true";
defparam \alu_inst|Add0~57 .cin_used = "true";
defparam \alu_inst|Add0~57 .lut_mask = "698e";
defparam \alu_inst|Add0~57 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~57 .output_mode = "comb_only";
defparam \alu_inst|Add0~57 .register_cascade_mode = "off";
defparam \alu_inst|Add0~57 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \alu_inst|Add0~62 (
// Equation(s):
// \alu_inst|Add0~62_combout  = \reg_a[12]~reg0_regout  $ (\alu_inst|Add0~102  $ ((\alu_inst|Add0~59 )))
// \alu_inst|Add0~64  = CARRY((\reg_a[12]~reg0_regout  & (!\alu_inst|Add0~102  & !\alu_inst|Add0~59 )) # (!\reg_a[12]~reg0_regout  & ((!\alu_inst|Add0~59 ) # (!\alu_inst|Add0~102 ))))
// \alu_inst|Add0~64COUT1_118  = CARRY((\reg_a[12]~reg0_regout  & (!\alu_inst|Add0~102  & !\alu_inst|Add0~59 )) # (!\reg_a[12]~reg0_regout  & ((!\alu_inst|Add0~59 ) # (!\alu_inst|Add0~102 ))))

	.clk(gnd),
	.dataa(\reg_a[12]~reg0_regout ),
	.datab(\alu_inst|Add0~102 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~59 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~62_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~64 ),
	.cout1(\alu_inst|Add0~64COUT1_118 ));
// synopsys translate_off
defparam \alu_inst|Add0~62 .cin_used = "true";
defparam \alu_inst|Add0~62 .lut_mask = "9617";
defparam \alu_inst|Add0~62 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~62 .output_mode = "comb_only";
defparam \alu_inst|Add0~62 .register_cascade_mode = "off";
defparam \alu_inst|Add0~62 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \alu_inst|Add0~67 (
// Equation(s):
// \alu_inst|Add0~67_combout  = \reg_a[13]~reg0_regout  $ (\alu_inst|Add0~103  $ ((!(!\alu_inst|Add0~59  & \alu_inst|Add0~64 ) # (\alu_inst|Add0~59  & \alu_inst|Add0~64COUT1_118 ))))
// \alu_inst|Add0~69  = CARRY((\reg_a[13]~reg0_regout  & ((\alu_inst|Add0~103 ) # (!\alu_inst|Add0~64 ))) # (!\reg_a[13]~reg0_regout  & (\alu_inst|Add0~103  & !\alu_inst|Add0~64 )))
// \alu_inst|Add0~69COUT1_119  = CARRY((\reg_a[13]~reg0_regout  & ((\alu_inst|Add0~103 ) # (!\alu_inst|Add0~64COUT1_118 ))) # (!\reg_a[13]~reg0_regout  & (\alu_inst|Add0~103  & !\alu_inst|Add0~64COUT1_118 )))

	.clk(gnd),
	.dataa(\reg_a[13]~reg0_regout ),
	.datab(\alu_inst|Add0~103 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~59 ),
	.cin0(\alu_inst|Add0~64 ),
	.cin1(\alu_inst|Add0~64COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~67_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~69 ),
	.cout1(\alu_inst|Add0~69COUT1_119 ));
// synopsys translate_off
defparam \alu_inst|Add0~67 .cin0_used = "true";
defparam \alu_inst|Add0~67 .cin1_used = "true";
defparam \alu_inst|Add0~67 .cin_used = "true";
defparam \alu_inst|Add0~67 .lut_mask = "698e";
defparam \alu_inst|Add0~67 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~67 .output_mode = "comb_only";
defparam \alu_inst|Add0~67 .register_cascade_mode = "off";
defparam \alu_inst|Add0~67 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \alu_inst|Add0~72 (
// Equation(s):
// \alu_inst|Add0~72_combout  = \reg_a[14]~reg0_regout  $ (\alu_inst|Add0~104  $ (((!\alu_inst|Add0~59  & \alu_inst|Add0~69 ) # (\alu_inst|Add0~59  & \alu_inst|Add0~69COUT1_119 ))))
// \alu_inst|Add0~74  = CARRY((\reg_a[14]~reg0_regout  & (!\alu_inst|Add0~104  & !\alu_inst|Add0~69 )) # (!\reg_a[14]~reg0_regout  & ((!\alu_inst|Add0~69 ) # (!\alu_inst|Add0~104 ))))
// \alu_inst|Add0~74COUT1_120  = CARRY((\reg_a[14]~reg0_regout  & (!\alu_inst|Add0~104  & !\alu_inst|Add0~69COUT1_119 )) # (!\reg_a[14]~reg0_regout  & ((!\alu_inst|Add0~69COUT1_119 ) # (!\alu_inst|Add0~104 ))))

	.clk(gnd),
	.dataa(\reg_a[14]~reg0_regout ),
	.datab(\alu_inst|Add0~104 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~59 ),
	.cin0(\alu_inst|Add0~69 ),
	.cin1(\alu_inst|Add0~69COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~72_combout ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|Add0~74 ),
	.cout1(\alu_inst|Add0~74COUT1_120 ));
// synopsys translate_off
defparam \alu_inst|Add0~72 .cin0_used = "true";
defparam \alu_inst|Add0~72 .cin1_used = "true";
defparam \alu_inst|Add0~72 .cin_used = "true";
defparam \alu_inst|Add0~72 .lut_mask = "9617";
defparam \alu_inst|Add0~72 .operation_mode = "arithmetic";
defparam \alu_inst|Add0~72 .output_mode = "comb_only";
defparam \alu_inst|Add0~72 .register_cascade_mode = "off";
defparam \alu_inst|Add0~72 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \reg_b[15]~reg0 (
// Equation(s):
// \alu_inst|Add0~105  = ((A1L168Q $ (\cu_inst|WideOr5~0 )))
// \reg_b[15]~reg0_regout  = DFFEAS(\alu_inst|Add0~105 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec2~regout , delayed_data[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[15]),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec2~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~105 ),
	.regout(\reg_b[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_b[15]~reg0 .lut_mask = "0ff0";
defparam \reg_b[15]~reg0 .operation_mode = "normal";
defparam \reg_b[15]~reg0 .output_mode = "reg_and_comb";
defparam \reg_b[15]~reg0 .register_cascade_mode = "off";
defparam \reg_b[15]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_b[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \alu_inst|Add0~84 (
// Equation(s):
// \alu_inst|Add0~84_combout  = (\cu_inst|WideOr4~0  & (\reg_a[14]~reg0_regout )) # (!\cu_inst|WideOr4~0  & (((\reg_a[15]~reg0_regout  & \reg_b[15]~reg0_regout ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr4~0 ),
	.datab(\reg_a[14]~reg0_regout ),
	.datac(\reg_a[15]~reg0_regout ),
	.datad(\reg_b[15]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~84 .lut_mask = "d888";
defparam \alu_inst|Add0~84 .operation_mode = "normal";
defparam \alu_inst|Add0~84 .output_mode = "comb_only";
defparam \alu_inst|Add0~84 .register_cascade_mode = "off";
defparam \alu_inst|Add0~84 .sum_lutc_input = "datac";
defparam \alu_inst|Add0~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \alu_inst|Add0~77 (
// Equation(s):
// \alu_inst|Add0~77_combout  = (\reg_a[15]~reg0_regout  $ ((!\alu_inst|Add0~59  & \alu_inst|Add0~74 ) # (\alu_inst|Add0~59  & \alu_inst|Add0~74COUT1_120 ) $ (!\alu_inst|Add0~105 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_a[15]~reg0_regout ),
	.datac(vcc),
	.datad(\alu_inst|Add0~105 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|Add0~59 ),
	.cin0(\alu_inst|Add0~74 ),
	.cin1(\alu_inst|Add0~74COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~77_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~77 .cin0_used = "true";
defparam \alu_inst|Add0~77 .cin1_used = "true";
defparam \alu_inst|Add0~77 .cin_used = "true";
defparam \alu_inst|Add0~77 .lut_mask = "3cc3";
defparam \alu_inst|Add0~77 .operation_mode = "normal";
defparam \alu_inst|Add0~77 .output_mode = "comb_only";
defparam \alu_inst|Add0~77 .register_cascade_mode = "off";
defparam \alu_inst|Add0~77 .sum_lutc_input = "cin";
defparam \alu_inst|Add0~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \alu_inst|Add0~106 (
// Equation(s):
// \alu_inst|Add0~106_combout  = (\cu_inst|WideOr4~0  & (\reg_a[15]~reg0_regout  $ ((\reg_b[15]~reg0_regout )))) # (!\cu_inst|WideOr4~0  & (((\alu_inst|Add0~77_combout ))))

	.clk(gnd),
	.dataa(\reg_a[15]~reg0_regout ),
	.datab(\reg_b[15]~reg0_regout ),
	.datac(\alu_inst|Add0~77_combout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~106 .lut_mask = "66f0";
defparam \alu_inst|Add0~106 .operation_mode = "normal";
defparam \alu_inst|Add0~106 .output_mode = "comb_only";
defparam \alu_inst|Add0~106 .register_cascade_mode = "off";
defparam \alu_inst|Add0~106 .sum_lutc_input = "datac";
defparam \alu_inst|Add0~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \alu_inst|Add0~83 (
// Equation(s):
// \alu_inst|Add0~83_combout  = (\cu_inst|WideOr4~0  & ((\reg_b[15]~reg0_regout ) # ((\reg_a[15]~reg0_regout ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr4~0 ),
	.datab(\reg_b[15]~reg0_regout ),
	.datac(\reg_a[15]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~83_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~83 .lut_mask = "a8a8";
defparam \alu_inst|Add0~83 .operation_mode = "normal";
defparam \alu_inst|Add0~83 .output_mode = "comb_only";
defparam \alu_inst|Add0~83 .register_cascade_mode = "off";
defparam \alu_inst|Add0~83 .sum_lutc_input = "datac";
defparam \alu_inst|Add0~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \alu_inst|Add0~82 (
// Equation(s):
// \alu_inst|Add0~82_combout  = ((\cu_inst|WideOr4~0  & (!\reg_a[15]~reg0_regout )) # (!\cu_inst|WideOr4~0  & ((\alu_inst|Add0~77_combout ))))

	.clk(gnd),
	.dataa(\reg_a[15]~reg0_regout ),
	.datab(vcc),
	.datac(\alu_inst|Add0~77_combout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Add0~82_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Add0~82 .lut_mask = "55f0";
defparam \alu_inst|Add0~82 .operation_mode = "normal";
defparam \alu_inst|Add0~82 .output_mode = "comb_only";
defparam \alu_inst|Add0~82 .register_cascade_mode = "off";
defparam \alu_inst|Add0~82 .sum_lutc_input = "datac";
defparam \alu_inst|Add0~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \alu_inst|Mux0~0 (
// Equation(s):
// \alu_inst|Mux0~0_combout  = (\cu_inst|WideOr5~0  & ((\cu_inst|WideOr6~0 ) # ((\alu_inst|Add0~82_combout )))) # (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0  & (\alu_inst|Add0~83_combout )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\alu_inst|Add0~83_combout ),
	.datad(\alu_inst|Add0~82_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux0~0 .lut_mask = "ba98";
defparam \alu_inst|Mux0~0 .operation_mode = "normal";
defparam \alu_inst|Mux0~0 .output_mode = "comb_only";
defparam \alu_inst|Mux0~0 .register_cascade_mode = "off";
defparam \alu_inst|Mux0~0 .sum_lutc_input = "datac";
defparam \alu_inst|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \alu_inst|Mux0~1 (
// Equation(s):
// \alu_inst|Mux0~1_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|Mux0~0_combout  & (\alu_inst|Add0~84_combout )) # (!\alu_inst|Mux0~0_combout  & ((\alu_inst|Add0~106_combout ))))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Add0~84_combout ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\alu_inst|Add0~106_combout ),
	.datad(\alu_inst|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux0~1 .lut_mask = "bbc0";
defparam \alu_inst|Mux0~1 .operation_mode = "normal";
defparam \alu_inst|Mux0~1 .output_mode = "comb_only";
defparam \alu_inst|Mux0~1 .register_cascade_mode = "off";
defparam \alu_inst|Mux0~1 .sum_lutc_input = "datac";
defparam \alu_inst|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \ram_inst|memory~95 (
// Equation(s):
// \alu_inst|result[15]~109  = (!\cu_inst|WideOr3~0  & (((\alu_enable~9_combout  & \alu_inst|Mux0~1_combout ))))
// \ram_inst|memory~95_regout  = DFFEAS(\alu_inst|result[15]~109 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\cu_inst|WideOr3~0 ),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[15]~109 ),
	.regout(\ram_inst|memory~95_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~95 .lut_mask = "5000";
defparam \ram_inst|memory~95 .operation_mode = "normal";
defparam \ram_inst|memory~95 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~95 .register_cascade_mode = "off";
defparam \ram_inst|memory~95 .sum_lutc_input = "datac";
defparam \ram_inst|memory~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \ram_inst|memory~255 (
// Equation(s):
// \ram_inst|memory~255_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[15]~109 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[15]~109 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~255_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~255 .lut_mask = "0000";
defparam \ram_inst|memory~255 .operation_mode = "normal";
defparam \ram_inst|memory~255 .output_mode = "reg_only";
defparam \ram_inst|memory~255 .register_cascade_mode = "off";
defparam \ram_inst|memory~255 .sum_lutc_input = "datac";
defparam \ram_inst|memory~255 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \ram_inst|memory~63 (
// Equation(s):
// \ram_inst|memory~63_regout  = DFFEAS((((\alu_inst|result[15]~109 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[15]~109 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~63_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~63 .lut_mask = "ff00";
defparam \ram_inst|memory~63 .operation_mode = "normal";
defparam \ram_inst|memory~63 .output_mode = "reg_only";
defparam \ram_inst|memory~63 .register_cascade_mode = "off";
defparam \ram_inst|memory~63 .sum_lutc_input = "datac";
defparam \ram_inst|memory~63 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \ram_inst|memory~191 (
// Equation(s):
// \ram_inst|memory~1181  = (\ram_addr~4  & (((E1L209Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~63_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~63_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1181 ),
	.regout(\ram_inst|memory~191_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~191 .lut_mask = "cce2";
defparam \ram_inst|memory~191 .operation_mode = "normal";
defparam \ram_inst|memory~191 .output_mode = "comb_only";
defparam \ram_inst|memory~191 .register_cascade_mode = "off";
defparam \ram_inst|memory~191 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~191 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \ram_inst|memory~127 (
// Equation(s):
// \ram_inst|memory~1182  = (\ram_addr~3  & ((\ram_inst|memory~1181  & (\ram_inst|memory~255_regout )) # (!\ram_inst|memory~1181  & ((E1L145Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1181 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~255_regout ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_inst|memory~1181 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1182 ),
	.regout(\ram_inst|memory~127_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~127 .lut_mask = "dda0";
defparam \ram_inst|memory~127 .operation_mode = "normal";
defparam \ram_inst|memory~127 .output_mode = "comb_only";
defparam \ram_inst|memory~127 .register_cascade_mode = "off";
defparam \ram_inst|memory~127 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~127 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \ram_inst|memory~31 (
// Equation(s):
// \ram_inst|memory~31_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , \alu_inst|result[15]~109 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[15]~109 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~31_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~31 .lut_mask = "0000";
defparam \ram_inst|memory~31 .operation_mode = "normal";
defparam \ram_inst|memory~31 .output_mode = "reg_only";
defparam \ram_inst|memory~31 .register_cascade_mode = "off";
defparam \ram_inst|memory~31 .sum_lutc_input = "datac";
defparam \ram_inst|memory~31 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \ram_inst|memory~159 (
// Equation(s):
// \ram_inst|memory~1174  = (\ram_addr~3  & (((\ram_addr~4 )))) # (!\ram_addr~3  & ((\ram_addr~4  & ((E1L177Q))) # (!\ram_addr~4  & (\ram_inst|memory~31_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~31_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1174 ),
	.regout(\ram_inst|memory~159_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~159 .lut_mask = "fc22";
defparam \ram_inst|memory~159 .operation_mode = "normal";
defparam \ram_inst|memory~159 .output_mode = "comb_only";
defparam \ram_inst|memory~159 .register_cascade_mode = "off";
defparam \ram_inst|memory~159 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~159 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxv_lcell \ram_inst|memory~223 (
// Equation(s):
// \ram_inst|memory~1175  = (\ram_addr~3  & ((\ram_inst|memory~1174  & ((E1L241Q))) # (!\ram_inst|memory~1174  & (\ram_inst|memory~95_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1174 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~95_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_inst|memory~1174 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1175 ),
	.regout(\ram_inst|memory~223_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~223 .lut_mask = "f388";
defparam \ram_inst|memory~223 .operation_mode = "normal";
defparam \ram_inst|memory~223 .output_mode = "comb_only";
defparam \ram_inst|memory~223 .register_cascade_mode = "off";
defparam \ram_inst|memory~223 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~223 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \ram_inst|memory~207 (
// Equation(s):
// \ram_inst|memory~207_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[15]~109 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[15]~109 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~207_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~207 .lut_mask = "0000";
defparam \ram_inst|memory~207 .operation_mode = "normal";
defparam \ram_inst|memory~207 .output_mode = "reg_only";
defparam \ram_inst|memory~207 .register_cascade_mode = "off";
defparam \ram_inst|memory~207 .sum_lutc_input = "datac";
defparam \ram_inst|memory~207 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \ram_inst|memory~15 (
// Equation(s):
// \ram_inst|memory~15_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[15]~109 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[15]~109 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~15_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~15 .lut_mask = "0000";
defparam \ram_inst|memory~15 .operation_mode = "normal";
defparam \ram_inst|memory~15 .output_mode = "reg_only";
defparam \ram_inst|memory~15 .register_cascade_mode = "off";
defparam \ram_inst|memory~15 .sum_lutc_input = "datac";
defparam \ram_inst|memory~15 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \ram_inst|memory~79 (
// Equation(s):
// \ram_inst|memory~1178  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L97Q))) # (!\ram_addr~3  & (\ram_inst|memory~15_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~15_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1178 ),
	.regout(\ram_inst|memory~79_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~79 .lut_mask = "fc22";
defparam \ram_inst|memory~79 .operation_mode = "normal";
defparam \ram_inst|memory~79 .output_mode = "comb_only";
defparam \ram_inst|memory~79 .register_cascade_mode = "off";
defparam \ram_inst|memory~79 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~79 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \ram_inst|memory~143 (
// Equation(s):
// \ram_inst|memory~1179  = (\ram_addr~4  & ((\ram_inst|memory~1178  & (\ram_inst|memory~207_regout )) # (!\ram_inst|memory~1178  & ((E1L161Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1178 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~207_regout ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_inst|memory~1178 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1179 ),
	.regout(\ram_inst|memory~143_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~143 .lut_mask = "dda0";
defparam \ram_inst|memory~143 .operation_mode = "normal";
defparam \ram_inst|memory~143 .output_mode = "comb_only";
defparam \ram_inst|memory~143 .register_cascade_mode = "off";
defparam \ram_inst|memory~143 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~143 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \ram_inst|memory~239 (
// Equation(s):
// \ram_inst|memory~239_regout  = DFFEAS((((\alu_inst|result[15]~109 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[15]~109 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~239_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~239 .lut_mask = "ff00";
defparam \ram_inst|memory~239 .operation_mode = "normal";
defparam \ram_inst|memory~239 .output_mode = "reg_only";
defparam \ram_inst|memory~239 .register_cascade_mode = "off";
defparam \ram_inst|memory~239 .sum_lutc_input = "datac";
defparam \ram_inst|memory~239 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxv_lcell \ram_inst|memory~47 (
// Equation(s):
// \ram_inst|memory~47_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , \alu_inst|result[15]~109 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[15]~109 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~47_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~47 .lut_mask = "0000";
defparam \ram_inst|memory~47 .operation_mode = "normal";
defparam \ram_inst|memory~47 .output_mode = "reg_only";
defparam \ram_inst|memory~47 .register_cascade_mode = "off";
defparam \ram_inst|memory~47 .sum_lutc_input = "datac";
defparam \ram_inst|memory~47 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxv_lcell \ram_inst|memory~111 (
// Equation(s):
// \ram_inst|memory~1176  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L129Q))) # (!\ram_addr~3  & (\ram_inst|memory~47_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~47_regout ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1176 ),
	.regout(\ram_inst|memory~111_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~111 .lut_mask = "fa44";
defparam \ram_inst|memory~111 .operation_mode = "normal";
defparam \ram_inst|memory~111 .output_mode = "comb_only";
defparam \ram_inst|memory~111 .register_cascade_mode = "off";
defparam \ram_inst|memory~111 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~111 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \ram_inst|memory~175 (
// Equation(s):
// \ram_inst|memory~1177  = (\ram_addr~4  & ((\ram_inst|memory~1176  & (\ram_inst|memory~239_regout )) # (!\ram_inst|memory~1176  & ((E1L193Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1176 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~239_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[15]~109 ),
	.datad(\ram_inst|memory~1176 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1177 ),
	.regout(\ram_inst|memory~175_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~175 .lut_mask = "bbc0";
defparam \ram_inst|memory~175 .operation_mode = "normal";
defparam \ram_inst|memory~175 .output_mode = "comb_only";
defparam \ram_inst|memory~175 .register_cascade_mode = "off";
defparam \ram_inst|memory~175 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~175 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \ram_inst|memory~1180 (
// Equation(s):
// \ram_inst|memory~1180_combout  = (\ram_addr~2  & (((\ram_addr~1 ) # (\ram_inst|memory~1177 )))) # (!\ram_addr~2  & (\ram_inst|memory~1179  & (!\ram_addr~1 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1179 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~1 ),
	.datad(\ram_inst|memory~1177 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1180_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1180 .lut_mask = "cec2";
defparam \ram_inst|memory~1180 .operation_mode = "normal";
defparam \ram_inst|memory~1180 .output_mode = "comb_only";
defparam \ram_inst|memory~1180 .register_cascade_mode = "off";
defparam \ram_inst|memory~1180 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \ram_inst|data_out[15] (
// Equation(s):
// \ram_inst|data_out [15] = DFFEAS((\ram_addr~1  & ((\ram_inst|memory~1180_combout  & (\ram_inst|memory~1182 )) # (!\ram_inst|memory~1180_combout  & ((\ram_inst|memory~1175 ))))) # (!\ram_addr~1  & (((\ram_inst|memory~1180_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1182 ),
	.datab(\ram_addr~1 ),
	.datac(\ram_inst|memory~1175 ),
	.datad(\ram_inst|memory~1180_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[15] .lut_mask = "bbc0";
defparam \ram_inst|data_out[15] .operation_mode = "normal";
defparam \ram_inst|data_out[15] .output_mode = "reg_only";
defparam \ram_inst|data_out[15] .register_cascade_mode = "off";
defparam \ram_inst|data_out[15] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \delayed_data[15] (
// Equation(s):
// delayed_data[15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[15] .lut_mask = "0000";
defparam \delayed_data[15] .operation_mode = "normal";
defparam \delayed_data[15] .output_mode = "reg_only";
defparam \delayed_data[15] .register_cascade_mode = "off";
defparam \delayed_data[15] .sum_lutc_input = "datac";
defparam \delayed_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \reg_a[15]~reg0 (
// Equation(s):
// \alu_inst|Equal1~14  = ((A1L135Q $ (\reg_b[15]~reg0_regout )))
// \reg_a[15]~reg0_regout  = DFFEAS(\alu_inst|Equal1~14 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[15]),
	.datad(\reg_b[15]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~14 ),
	.regout(\reg_a[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[15]~reg0 .lut_mask = "0ff0";
defparam \reg_a[15]~reg0 .operation_mode = "normal";
defparam \reg_a[15]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[15]~reg0 .register_cascade_mode = "off";
defparam \reg_a[15]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \alu_inst|result[14]~105 (
// Equation(s):
// \alu_inst|result[14]~105_combout  = (\reg_a[15]~reg0_regout  & (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr4~0  & !\cu_inst|WideOr6~0 )))

	.clk(gnd),
	.dataa(\reg_a[15]~reg0_regout ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\cu_inst|WideOr4~0 ),
	.datad(\cu_inst|WideOr6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~105_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[14]~105 .lut_mask = "0002";
defparam \alu_inst|result[14]~105 .operation_mode = "normal";
defparam \alu_inst|result[14]~105 .output_mode = "comb_only";
defparam \alu_inst|result[14]~105 .register_cascade_mode = "off";
defparam \alu_inst|result[14]~105 .sum_lutc_input = "datac";
defparam \alu_inst|result[14]~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \alu_inst|result[14]~103 (
// Equation(s):
// \alu_inst|result[14]~103_combout  = (\cu_inst|WideOr5~0  & (((\cu_inst|WideOr6~0 ) # (!\reg_a[14]~reg0_regout )))) # (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0  & ((\reg_b[14]~reg0_regout ) # (\reg_a[14]~reg0_regout ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\reg_b[14]~reg0_regout ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\reg_a[14]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~103_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[14]~103 .lut_mask = "a5ae";
defparam \alu_inst|result[14]~103 .operation_mode = "normal";
defparam \alu_inst|result[14]~103 .output_mode = "comb_only";
defparam \alu_inst|result[14]~103 .register_cascade_mode = "off";
defparam \alu_inst|result[14]~103 .sum_lutc_input = "datac";
defparam \alu_inst|result[14]~103 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \reg_a[14]~reg0 (
// Equation(s):
// \alu_inst|Equal1~13  = (\reg_b[14]~reg0_regout  $ ((A1L133Q)))
// \reg_a[14]~reg0_regout  = DFFEAS(\alu_inst|Equal1~13 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\reg_b[14]~reg0_regout ),
	.datac(delayed_data[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~13 ),
	.regout(\reg_a[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[14]~reg0 .lut_mask = "3c3c";
defparam \reg_a[14]~reg0 .operation_mode = "normal";
defparam \reg_a[14]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[14]~reg0 .register_cascade_mode = "off";
defparam \reg_a[14]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[14]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \alu_inst|result[14]~104 (
// Equation(s):
// \alu_inst|result[14]~104_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[14]~103_combout  & ((\reg_a[13]~reg0_regout ))) # (!\alu_inst|result[14]~103_combout  & (\alu_inst|Equal1~13 )))) # (!\cu_inst|WideOr6~0  & (\alu_inst|result[14]~103_combout ))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\alu_inst|result[14]~103_combout ),
	.datac(\alu_inst|Equal1~13 ),
	.datad(\reg_a[13]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~104_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[14]~104 .lut_mask = "ec64";
defparam \alu_inst|result[14]~104 .operation_mode = "normal";
defparam \alu_inst|result[14]~104 .output_mode = "comb_only";
defparam \alu_inst|result[14]~104 .register_cascade_mode = "off";
defparam \alu_inst|result[14]~104 .sum_lutc_input = "datac";
defparam \alu_inst|result[14]~104 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \alu_inst|result[14]~106 (
// Equation(s):
// \alu_inst|result[14]~106_combout  = (\alu_inst|result[13]~16_combout  & (\alu_inst|result[6]~27_combout  & ((\alu_inst|result[14]~104_combout )))) # (!\alu_inst|result[13]~16_combout  & (((\alu_inst|result[14]~105_combout )) # 
// (!\alu_inst|result[6]~27_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~16_combout ),
	.datab(\alu_inst|result[6]~27_combout ),
	.datac(\alu_inst|result[14]~105_combout ),
	.datad(\alu_inst|result[14]~104_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~106_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[14]~106 .lut_mask = "d951";
defparam \alu_inst|result[14]~106 .operation_mode = "normal";
defparam \alu_inst|result[14]~106 .output_mode = "comb_only";
defparam \alu_inst|result[14]~106 .register_cascade_mode = "off";
defparam \alu_inst|result[14]~106 .sum_lutc_input = "datac";
defparam \alu_inst|result[14]~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \alu_inst|result[14]~107 (
// Equation(s):
// \alu_inst|result[14]~107_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[14]~106_combout  & ((\alu_inst|Add0~72_combout ))) # (!\alu_inst|result[14]~106_combout  & (\alu_inst|result~102_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[14]~106_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~23_combout ),
	.datab(\alu_inst|result~102_combout ),
	.datac(\alu_inst|Add0~72_combout ),
	.datad(\alu_inst|result[14]~106_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~107_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[14]~107 .lut_mask = "f588";
defparam \alu_inst|result[14]~107 .operation_mode = "normal";
defparam \alu_inst|result[14]~107 .output_mode = "comb_only";
defparam \alu_inst|result[14]~107 .register_cascade_mode = "off";
defparam \alu_inst|result[14]~107 .sum_lutc_input = "datac";
defparam \alu_inst|result[14]~107 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \ram_inst|memory~110 (
// Equation(s):
// \alu_inst|result[14]~108  = (((\alu_enable~9_combout  & \alu_inst|result[14]~107_combout )))
// \ram_inst|memory~110_regout  = DFFEAS(\alu_inst|result[14]~108 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[14]~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[14]~108 ),
	.regout(\ram_inst|memory~110_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~110 .lut_mask = "f000";
defparam \ram_inst|memory~110 .operation_mode = "normal";
defparam \ram_inst|memory~110 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~110 .register_cascade_mode = "off";
defparam \ram_inst|memory~110 .sum_lutc_input = "datac";
defparam \ram_inst|memory~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \ram_inst|memory~78 (
// Equation(s):
// \ram_inst|memory~78_regout  = DFFEAS((((\alu_inst|result[14]~108 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[14]~108 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~78_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~78 .lut_mask = "ff00";
defparam \ram_inst|memory~78 .operation_mode = "normal";
defparam \ram_inst|memory~78 .output_mode = "reg_only";
defparam \ram_inst|memory~78 .register_cascade_mode = "off";
defparam \ram_inst|memory~78 .sum_lutc_input = "datac";
defparam \ram_inst|memory~78 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \ram_inst|memory~94 (
// Equation(s):
// \ram_inst|memory~1164  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L112Q))) # (!\ram_addr~1  & (\ram_inst|memory~78_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~78_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1164 ),
	.regout(\ram_inst|memory~94_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~94 .lut_mask = "fc22";
defparam \ram_inst|memory~94 .operation_mode = "normal";
defparam \ram_inst|memory~94 .output_mode = "comb_only";
defparam \ram_inst|memory~94 .register_cascade_mode = "off";
defparam \ram_inst|memory~94 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~94 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \ram_inst|memory~126 (
// Equation(s):
// \ram_inst|memory~1165  = (\ram_inst|memory~1164  & (((E1L144Q)) # (!\ram_addr~2 ))) # (!\ram_inst|memory~1164  & (\ram_addr~2  & ((\ram_inst|memory~110_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1164 ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_inst|memory~110_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1165 ),
	.regout(\ram_inst|memory~126_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~126 .lut_mask = "e6a2";
defparam \ram_inst|memory~126 .operation_mode = "normal";
defparam \ram_inst|memory~126 .output_mode = "comb_only";
defparam \ram_inst|memory~126 .register_cascade_mode = "off";
defparam \ram_inst|memory~126 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~126 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \ram_inst|memory~142 (
// Equation(s):
// \ram_inst|memory~142_regout  = DFFEAS((((\alu_inst|result[14]~108 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[14]~108 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~142_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~142 .lut_mask = "ff00";
defparam \ram_inst|memory~142 .operation_mode = "normal";
defparam \ram_inst|memory~142 .output_mode = "reg_only";
defparam \ram_inst|memory~142 .register_cascade_mode = "off";
defparam \ram_inst|memory~142 .sum_lutc_input = "datac";
defparam \ram_inst|memory~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \ram_inst|memory~174 (
// Equation(s):
// \ram_inst|memory~1166  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L192Q))) # (!\ram_addr~2  & (\ram_inst|memory~142_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~142_regout ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1166 ),
	.regout(\ram_inst|memory~174_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~174 .lut_mask = "fa44";
defparam \ram_inst|memory~174 .operation_mode = "normal";
defparam \ram_inst|memory~174 .output_mode = "comb_only";
defparam \ram_inst|memory~174 .register_cascade_mode = "off";
defparam \ram_inst|memory~174 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~174 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \ram_inst|memory~190 (
// Equation(s):
// \ram_inst|memory~190_regout  = DFFEAS((((\alu_inst|result[14]~108 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[14]~108 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~190_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~190 .lut_mask = "ff00";
defparam \ram_inst|memory~190 .operation_mode = "normal";
defparam \ram_inst|memory~190 .output_mode = "reg_only";
defparam \ram_inst|memory~190 .register_cascade_mode = "off";
defparam \ram_inst|memory~190 .sum_lutc_input = "datac";
defparam \ram_inst|memory~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \ram_inst|memory~158 (
// Equation(s):
// \ram_inst|memory~1167  = (\ram_inst|memory~1166  & ((\ram_inst|memory~190_regout ) # ((!\ram_addr~1 )))) # (!\ram_inst|memory~1166  & (((E1L176Q & \ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1166 ),
	.datab(\ram_inst|memory~190_regout ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1167 ),
	.regout(\ram_inst|memory~158_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~158 .lut_mask = "d8aa";
defparam \ram_inst|memory~158 .operation_mode = "normal";
defparam \ram_inst|memory~158 .output_mode = "comb_only";
defparam \ram_inst|memory~158 .register_cascade_mode = "off";
defparam \ram_inst|memory~158 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~158 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxv_lcell \ram_inst|memory~62 (
// Equation(s):
// \ram_inst|memory~62_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[14]~108 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[14]~108 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~62_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~62 .lut_mask = "0000";
defparam \ram_inst|memory~62 .operation_mode = "normal";
defparam \ram_inst|memory~62 .output_mode = "reg_only";
defparam \ram_inst|memory~62 .register_cascade_mode = "off";
defparam \ram_inst|memory~62 .sum_lutc_input = "datac";
defparam \ram_inst|memory~62 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \ram_inst|memory~14 (
// Equation(s):
// \ram_inst|memory~14_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[14]~108 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[14]~108 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~14_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~14 .lut_mask = "0000";
defparam \ram_inst|memory~14 .operation_mode = "normal";
defparam \ram_inst|memory~14 .output_mode = "reg_only";
defparam \ram_inst|memory~14 .register_cascade_mode = "off";
defparam \ram_inst|memory~14 .sum_lutc_input = "datac";
defparam \ram_inst|memory~14 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \ram_inst|memory~46 (
// Equation(s):
// \ram_inst|memory~1168  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L64Q))) # (!\ram_addr~2  & (\ram_inst|memory~14_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~14_regout ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1168 ),
	.regout(\ram_inst|memory~46_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~46 .lut_mask = "fa44";
defparam \ram_inst|memory~46 .operation_mode = "normal";
defparam \ram_inst|memory~46 .output_mode = "comb_only";
defparam \ram_inst|memory~46 .register_cascade_mode = "off";
defparam \ram_inst|memory~46 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~46 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxv_lcell \ram_inst|memory~30 (
// Equation(s):
// \ram_inst|memory~1169  = (\ram_addr~1  & ((\ram_inst|memory~1168  & (\ram_inst|memory~62_regout )) # (!\ram_inst|memory~1168  & ((E1L48Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1168 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~62_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_inst|memory~1168 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1169 ),
	.regout(\ram_inst|memory~30_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~30 .lut_mask = "bbc0";
defparam \ram_inst|memory~30 .operation_mode = "normal";
defparam \ram_inst|memory~30 .output_mode = "comb_only";
defparam \ram_inst|memory~30 .register_cascade_mode = "off";
defparam \ram_inst|memory~30 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~30 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \ram_inst|memory~1170 (
// Equation(s):
// \ram_inst|memory~1170_combout  = (\ram_addr~4  & ((\ram_inst|memory~1167 ) # ((\ram_addr~3 )))) # (!\ram_addr~4  & (((!\ram_addr~3  & \ram_inst|memory~1169 ))))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~1167 ),
	.datac(\ram_addr~3 ),
	.datad(\ram_inst|memory~1169 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1170_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1170 .lut_mask = "ada8";
defparam \ram_inst|memory~1170 .operation_mode = "normal";
defparam \ram_inst|memory~1170 .output_mode = "comb_only";
defparam \ram_inst|memory~1170 .register_cascade_mode = "off";
defparam \ram_inst|memory~1170 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxv_lcell \ram_inst|memory~254 (
// Equation(s):
// \ram_inst|memory~254_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[14]~108 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[14]~108 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~254_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~254 .lut_mask = "0000";
defparam \ram_inst|memory~254 .operation_mode = "normal";
defparam \ram_inst|memory~254 .output_mode = "reg_only";
defparam \ram_inst|memory~254 .register_cascade_mode = "off";
defparam \ram_inst|memory~254 .sum_lutc_input = "datac";
defparam \ram_inst|memory~254 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxv_lcell \ram_inst|memory~206 (
// Equation(s):
// \ram_inst|memory~206_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[14]~108 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[14]~108 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~206_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~206 .lut_mask = "0000";
defparam \ram_inst|memory~206 .operation_mode = "normal";
defparam \ram_inst|memory~206 .output_mode = "reg_only";
defparam \ram_inst|memory~206 .register_cascade_mode = "off";
defparam \ram_inst|memory~206 .sum_lutc_input = "datac";
defparam \ram_inst|memory~206 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxv_lcell \ram_inst|memory~222 (
// Equation(s):
// \ram_inst|memory~1171  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L240Q))) # (!\ram_addr~1  & (\ram_inst|memory~206_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~206_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1171 ),
	.regout(\ram_inst|memory~222_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~222 .lut_mask = "fc22";
defparam \ram_inst|memory~222 .operation_mode = "normal";
defparam \ram_inst|memory~222 .output_mode = "comb_only";
defparam \ram_inst|memory~222 .register_cascade_mode = "off";
defparam \ram_inst|memory~222 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~222 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxv_lcell \ram_inst|memory~238 (
// Equation(s):
// \ram_inst|memory~1172  = (\ram_inst|memory~1171  & ((\ram_inst|memory~254_regout ) # ((!\ram_addr~2 )))) # (!\ram_inst|memory~1171  & (((E1L256Q & \ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~254_regout ),
	.datab(\ram_inst|memory~1171 ),
	.datac(\alu_inst|result[14]~108 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1172 ),
	.regout(\ram_inst|memory~238_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~238 .lut_mask = "b8cc";
defparam \ram_inst|memory~238 .operation_mode = "normal";
defparam \ram_inst|memory~238 .output_mode = "comb_only";
defparam \ram_inst|memory~238 .register_cascade_mode = "off";
defparam \ram_inst|memory~238 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~238 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \ram_inst|data_out[14] (
// Equation(s):
// \ram_inst|data_out [14] = DFFEAS((\ram_addr~3  & ((\ram_inst|memory~1170_combout  & ((\ram_inst|memory~1172 ))) # (!\ram_inst|memory~1170_combout  & (\ram_inst|memory~1165 )))) # (!\ram_addr~3  & (((\ram_inst|memory~1170_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1165 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1170_combout ),
	.datad(\ram_inst|memory~1172 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[14] .lut_mask = "f838";
defparam \ram_inst|data_out[14] .operation_mode = "normal";
defparam \ram_inst|data_out[14] .output_mode = "reg_only";
defparam \ram_inst|data_out[14] .register_cascade_mode = "off";
defparam \ram_inst|data_out[14] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxv_lcell \delayed_data[14] (
// Equation(s):
// delayed_data[14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[14] .lut_mask = "0000";
defparam \delayed_data[14] .operation_mode = "normal";
defparam \delayed_data[14] .output_mode = "reg_only";
defparam \delayed_data[14] .register_cascade_mode = "off";
defparam \delayed_data[14] .sum_lutc_input = "datac";
defparam \delayed_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \alu_inst|result[13]~99 (
// Equation(s):
// \alu_inst|result[13]~99_combout  = (\alu_inst|result[13]~17_combout  & ((\alu_inst|result[13]~18_combout  & (\reg_a[14]~reg0_regout )) # (!\alu_inst|result[13]~18_combout  & ((\alu_inst|Add0~67_combout ))))) # (!\alu_inst|result[13]~17_combout  & 
// (((!\alu_inst|result[13]~18_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~17_combout ),
	.datab(\reg_a[14]~reg0_regout ),
	.datac(\alu_inst|result[13]~18_combout ),
	.datad(\alu_inst|Add0~67_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~99 .lut_mask = "8f85";
defparam \alu_inst|result[13]~99 .operation_mode = "normal";
defparam \alu_inst|result[13]~99 .output_mode = "comb_only";
defparam \alu_inst|result[13]~99 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~99 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \alu_inst|result[13]~100 (
// Equation(s):
// \alu_inst|result[13]~100_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[13]~99_combout  & (\alu_inst|result[13]~98_combout )) # (!\alu_inst|result[13]~99_combout  & ((\alu_inst|Equal1~12 ))))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[13]~99_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~98_combout ),
	.datab(\alu_inst|result[13]~16_combout ),
	.datac(\alu_inst|Equal1~12 ),
	.datad(\alu_inst|result[13]~99_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[13]~100 .lut_mask = "bbc0";
defparam \alu_inst|result[13]~100 .operation_mode = "normal";
defparam \alu_inst|result[13]~100 .output_mode = "comb_only";
defparam \alu_inst|result[13]~100 .register_cascade_mode = "off";
defparam \alu_inst|result[13]~100 .sum_lutc_input = "datac";
defparam \alu_inst|result[13]~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \ram_inst|memory~109 (
// Equation(s):
// \alu_inst|result[13]~101  = (((\alu_enable~9_combout  & \alu_inst|result[13]~100_combout )))
// \ram_inst|memory~109_regout  = DFFEAS(\alu_inst|result[13]~101 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[13]~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[13]~101 ),
	.regout(\ram_inst|memory~109_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~109 .lut_mask = "f000";
defparam \ram_inst|memory~109 .operation_mode = "normal";
defparam \ram_inst|memory~109 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~109 .register_cascade_mode = "off";
defparam \ram_inst|memory~109 .sum_lutc_input = "datac";
defparam \ram_inst|memory~109 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \ram_inst|memory~61 (
// Equation(s):
// \ram_inst|memory~61_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~61_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~61 .lut_mask = "0000";
defparam \ram_inst|memory~61 .operation_mode = "normal";
defparam \ram_inst|memory~61 .output_mode = "reg_only";
defparam \ram_inst|memory~61 .register_cascade_mode = "off";
defparam \ram_inst|memory~61 .sum_lutc_input = "datac";
defparam \ram_inst|memory~61 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxv_lcell \ram_inst|memory~125 (
// Equation(s):
// \ram_inst|memory~1161  = (\ram_addr~3  & (((E1L143Q) # (\ram_addr~4 )))) # (!\ram_addr~3  & (\ram_inst|memory~61_regout  & ((!\ram_addr~4 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~61_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1161 ),
	.regout(\ram_inst|memory~125_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~125 .lut_mask = "cce2";
defparam \ram_inst|memory~125 .operation_mode = "normal";
defparam \ram_inst|memory~125 .output_mode = "comb_only";
defparam \ram_inst|memory~125 .register_cascade_mode = "off";
defparam \ram_inst|memory~125 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~125 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \ram_inst|memory~253 (
// Equation(s):
// \ram_inst|memory~253_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~253_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~253 .lut_mask = "0000";
defparam \ram_inst|memory~253 .operation_mode = "normal";
defparam \ram_inst|memory~253 .output_mode = "reg_only";
defparam \ram_inst|memory~253 .register_cascade_mode = "off";
defparam \ram_inst|memory~253 .sum_lutc_input = "datac";
defparam \ram_inst|memory~253 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \ram_inst|memory~189 (
// Equation(s):
// \ram_inst|memory~1162  = (\ram_addr~4  & ((\ram_inst|memory~1161  & ((\ram_inst|memory~253_regout ))) # (!\ram_inst|memory~1161  & (E1L207Q)))) # (!\ram_addr~4  & (\ram_inst|memory~1161 ))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~1161 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_inst|memory~253_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1162 ),
	.regout(\ram_inst|memory~189_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~189 .lut_mask = "ec64";
defparam \ram_inst|memory~189 .operation_mode = "normal";
defparam \ram_inst|memory~189 .output_mode = "comb_only";
defparam \ram_inst|memory~189 .register_cascade_mode = "off";
defparam \ram_inst|memory~189 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~189 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \ram_inst|memory~45 (
// Equation(s):
// \ram_inst|memory~45_regout  = DFFEAS((((\alu_inst|result[13]~101 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[13]~101 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~45_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~45 .lut_mask = "ff00";
defparam \ram_inst|memory~45 .operation_mode = "normal";
defparam \ram_inst|memory~45 .output_mode = "reg_only";
defparam \ram_inst|memory~45 .register_cascade_mode = "off";
defparam \ram_inst|memory~45 .sum_lutc_input = "datac";
defparam \ram_inst|memory~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \ram_inst|memory~173 (
// Equation(s):
// \ram_inst|memory~1154  = (\ram_addr~4  & (((E1L191Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~45_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~45_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1154 ),
	.regout(\ram_inst|memory~173_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~173 .lut_mask = "cce2";
defparam \ram_inst|memory~173 .operation_mode = "normal";
defparam \ram_inst|memory~173 .output_mode = "comb_only";
defparam \ram_inst|memory~173 .register_cascade_mode = "off";
defparam \ram_inst|memory~173 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~173 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \ram_inst|memory~237 (
// Equation(s):
// \ram_inst|memory~1155  = (\ram_addr~3  & ((\ram_inst|memory~1154  & ((E1L255Q))) # (!\ram_inst|memory~1154  & (\ram_inst|memory~109_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1154 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~109_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_inst|memory~1154 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1155 ),
	.regout(\ram_inst|memory~237_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~237 .lut_mask = "f388";
defparam \ram_inst|memory~237 .operation_mode = "normal";
defparam \ram_inst|memory~237 .output_mode = "comb_only";
defparam \ram_inst|memory~237 .register_cascade_mode = "off";
defparam \ram_inst|memory~237 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~237 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \ram_inst|memory~29 (
// Equation(s):
// \ram_inst|memory~29_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~29_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~29 .lut_mask = "0000";
defparam \ram_inst|memory~29 .operation_mode = "normal";
defparam \ram_inst|memory~29 .output_mode = "reg_only";
defparam \ram_inst|memory~29 .register_cascade_mode = "off";
defparam \ram_inst|memory~29 .sum_lutc_input = "datac";
defparam \ram_inst|memory~29 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxv_lcell \ram_inst|memory~93 (
// Equation(s):
// \ram_inst|memory~1156  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L111Q))) # (!\ram_addr~3  & (\ram_inst|memory~29_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~29_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1156 ),
	.regout(\ram_inst|memory~93_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~93 .lut_mask = "fc22";
defparam \ram_inst|memory~93 .operation_mode = "normal";
defparam \ram_inst|memory~93 .output_mode = "comb_only";
defparam \ram_inst|memory~93 .register_cascade_mode = "off";
defparam \ram_inst|memory~93 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~93 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \ram_inst|memory~221 (
// Equation(s):
// \ram_inst|memory~221_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~221_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~221 .lut_mask = "0000";
defparam \ram_inst|memory~221 .operation_mode = "normal";
defparam \ram_inst|memory~221 .output_mode = "reg_only";
defparam \ram_inst|memory~221 .register_cascade_mode = "off";
defparam \ram_inst|memory~221 .sum_lutc_input = "datac";
defparam \ram_inst|memory~221 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \ram_inst|memory~157 (
// Equation(s):
// \ram_inst|memory~1157  = (\ram_inst|memory~1156  & ((\ram_inst|memory~221_regout ) # ((!\ram_addr~4 )))) # (!\ram_inst|memory~1156  & (((E1L175Q & \ram_addr~4 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1156 ),
	.datab(\ram_inst|memory~221_regout ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1157 ),
	.regout(\ram_inst|memory~157_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~157 .lut_mask = "d8aa";
defparam \ram_inst|memory~157 .operation_mode = "normal";
defparam \ram_inst|memory~157 .output_mode = "comb_only";
defparam \ram_inst|memory~157 .register_cascade_mode = "off";
defparam \ram_inst|memory~157 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~157 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxv_lcell \ram_inst|memory~205 (
// Equation(s):
// \ram_inst|memory~205_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~205_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~205 .lut_mask = "0000";
defparam \ram_inst|memory~205 .operation_mode = "normal";
defparam \ram_inst|memory~205 .output_mode = "reg_only";
defparam \ram_inst|memory~205 .register_cascade_mode = "off";
defparam \ram_inst|memory~205 .sum_lutc_input = "datac";
defparam \ram_inst|memory~205 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \ram_inst|memory~13 (
// Equation(s):
// \ram_inst|memory~13_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[13]~101 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[13]~101 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~13_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~13 .lut_mask = "0000";
defparam \ram_inst|memory~13 .operation_mode = "normal";
defparam \ram_inst|memory~13 .output_mode = "reg_only";
defparam \ram_inst|memory~13 .register_cascade_mode = "off";
defparam \ram_inst|memory~13 .sum_lutc_input = "datac";
defparam \ram_inst|memory~13 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \ram_inst|memory~141 (
// Equation(s):
// \ram_inst|memory~1158  = (\ram_addr~4  & (((E1L159Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~13_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~13_regout ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1158 ),
	.regout(\ram_inst|memory~141_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~141 .lut_mask = "aae4";
defparam \ram_inst|memory~141 .operation_mode = "normal";
defparam \ram_inst|memory~141 .output_mode = "comb_only";
defparam \ram_inst|memory~141 .register_cascade_mode = "off";
defparam \ram_inst|memory~141 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~141 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxv_lcell \ram_inst|memory~77 (
// Equation(s):
// \ram_inst|memory~1159  = (\ram_addr~3  & ((\ram_inst|memory~1158  & (\ram_inst|memory~205_regout )) # (!\ram_inst|memory~1158  & ((E1L95Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1158 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~205_regout ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\ram_inst|memory~1158 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1159 ),
	.regout(\ram_inst|memory~77_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~77 .lut_mask = "dda0";
defparam \ram_inst|memory~77 .operation_mode = "normal";
defparam \ram_inst|memory~77 .output_mode = "comb_only";
defparam \ram_inst|memory~77 .register_cascade_mode = "off";
defparam \ram_inst|memory~77 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~77 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \ram_inst|memory~1160 (
// Equation(s):
// \ram_inst|memory~1160_combout  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & (\ram_inst|memory~1157 )) # (!\ram_addr~1  & ((\ram_inst|memory~1159 )))))

	.clk(gnd),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~1157 ),
	.datac(\ram_inst|memory~1159 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1160 .lut_mask = "ee50";
defparam \ram_inst|memory~1160 .operation_mode = "normal";
defparam \ram_inst|memory~1160 .output_mode = "comb_only";
defparam \ram_inst|memory~1160 .register_cascade_mode = "off";
defparam \ram_inst|memory~1160 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \ram_inst|data_out[13] (
// Equation(s):
// \ram_inst|data_out [13] = DFFEAS((\ram_addr~2  & ((\ram_inst|memory~1160_combout  & (\ram_inst|memory~1162 )) # (!\ram_inst|memory~1160_combout  & ((\ram_inst|memory~1155 ))))) # (!\ram_addr~2  & (((\ram_inst|memory~1160_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~1162 ),
	.datac(\ram_inst|memory~1155 ),
	.datad(\ram_inst|memory~1160_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[13] .lut_mask = "dda0";
defparam \ram_inst|data_out[13] .operation_mode = "normal";
defparam \ram_inst|data_out[13] .output_mode = "reg_only";
defparam \ram_inst|data_out[13] .register_cascade_mode = "off";
defparam \ram_inst|data_out[13] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \delayed_data[13] (
// Equation(s):
// delayed_data[13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[13] .lut_mask = "0000";
defparam \delayed_data[13] .operation_mode = "normal";
defparam \delayed_data[13] .output_mode = "reg_only";
defparam \delayed_data[13] .register_cascade_mode = "off";
defparam \delayed_data[13] .sum_lutc_input = "datac";
defparam \delayed_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \alu_inst|result[12]~92 (
// Equation(s):
// \alu_inst|result[12]~92_combout  = (\reg_a[13]~reg0_regout  & (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0  & !\cu_inst|WideOr4~0 )))

	.clk(gnd),
	.dataa(\reg_a[13]~reg0_regout ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[12]~92 .lut_mask = "0002";
defparam \alu_inst|result[12]~92 .operation_mode = "normal";
defparam \alu_inst|result[12]~92 .output_mode = "comb_only";
defparam \alu_inst|result[12]~92 .register_cascade_mode = "off";
defparam \alu_inst|result[12]~92 .sum_lutc_input = "datac";
defparam \alu_inst|result[12]~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \reg_a[12]~reg0 (
// Equation(s):
// \alu_inst|Equal1~11  = ((A1L129Q $ (\reg_b[12]~reg0_regout )))
// \reg_a[12]~reg0_regout  = DFFEAS(\alu_inst|Equal1~11 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[12]),
	.datad(\reg_b[12]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~11 ),
	.regout(\reg_a[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[12]~reg0 .lut_mask = "0ff0";
defparam \reg_a[12]~reg0 .operation_mode = "normal";
defparam \reg_a[12]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[12]~reg0 .register_cascade_mode = "off";
defparam \reg_a[12]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxv_lcell \alu_inst|result[12]~90 (
// Equation(s):
// \alu_inst|result[12]~90_combout  = (\reg_a[12]~reg0_regout  & ((\cu_inst|WideOr6~0  $ (!\cu_inst|WideOr5~0 )))) # (!\reg_a[12]~reg0_regout  & ((\cu_inst|WideOr5~0 ) # ((\reg_b[12]~reg0_regout  & !\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\reg_a[12]~reg0_regout ),
	.datab(\reg_b[12]~reg0_regout ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[12]~90 .lut_mask = "f50e";
defparam \alu_inst|result[12]~90 .operation_mode = "normal";
defparam \alu_inst|result[12]~90 .output_mode = "comb_only";
defparam \alu_inst|result[12]~90 .register_cascade_mode = "off";
defparam \alu_inst|result[12]~90 .sum_lutc_input = "datac";
defparam \alu_inst|result[12]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxv_lcell \alu_inst|result[12]~91 (
// Equation(s):
// \alu_inst|result[12]~91_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[12]~90_combout  & ((\reg_a[11]~reg0_regout ))) # (!\alu_inst|result[12]~90_combout  & (\alu_inst|Equal1~11 )))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|result[12]~90_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~11 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\reg_a[11]~reg0_regout ),
	.datad(\alu_inst|result[12]~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[12]~91 .lut_mask = "f388";
defparam \alu_inst|result[12]~91 .operation_mode = "normal";
defparam \alu_inst|result[12]~91 .output_mode = "comb_only";
defparam \alu_inst|result[12]~91 .register_cascade_mode = "off";
defparam \alu_inst|result[12]~91 .sum_lutc_input = "datac";
defparam \alu_inst|result[12]~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \alu_inst|result[12]~93 (
// Equation(s):
// \alu_inst|result[12]~93_combout  = (\alu_inst|result[13]~16_combout  & (\alu_inst|result[6]~27_combout  & ((\alu_inst|result[12]~91_combout )))) # (!\alu_inst|result[13]~16_combout  & (((\alu_inst|result[12]~92_combout )) # 
// (!\alu_inst|result[6]~27_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~16_combout ),
	.datab(\alu_inst|result[6]~27_combout ),
	.datac(\alu_inst|result[12]~92_combout ),
	.datad(\alu_inst|result[12]~91_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[12]~93 .lut_mask = "d951";
defparam \alu_inst|result[12]~93 .operation_mode = "normal";
defparam \alu_inst|result[12]~93 .output_mode = "comb_only";
defparam \alu_inst|result[12]~93 .register_cascade_mode = "off";
defparam \alu_inst|result[12]~93 .sum_lutc_input = "datac";
defparam \alu_inst|result[12]~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \alu_inst|result[12]~94 (
// Equation(s):
// \alu_inst|result[12]~94_combout  = (\alu_inst|result[12]~93_combout  & (((\alu_inst|Add0~62_combout ) # (!\alu_inst|result[6]~23_combout )))) # (!\alu_inst|result[12]~93_combout  & (\alu_inst|result~89_combout  & (\alu_inst|result[6]~23_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result~89_combout ),
	.datab(\alu_inst|result[12]~93_combout ),
	.datac(\alu_inst|result[6]~23_combout ),
	.datad(\alu_inst|Add0~62_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[12]~94 .lut_mask = "ec2c";
defparam \alu_inst|result[12]~94 .operation_mode = "normal";
defparam \alu_inst|result[12]~94 .output_mode = "comb_only";
defparam \alu_inst|result[12]~94 .register_cascade_mode = "off";
defparam \alu_inst|result[12]~94 .sum_lutc_input = "datac";
defparam \alu_inst|result[12]~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \ram_inst|memory~172 (
// Equation(s):
// \alu_inst|result[12]~95  = (((\alu_enable~9_combout  & \alu_inst|result[12]~94_combout )))
// \ram_inst|memory~172_regout  = DFFEAS(\alu_inst|result[12]~95 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[12]~94_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[12]~95 ),
	.regout(\ram_inst|memory~172_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~172 .lut_mask = "f000";
defparam \ram_inst|memory~172 .operation_mode = "normal";
defparam \ram_inst|memory~172 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~172 .register_cascade_mode = "off";
defparam \ram_inst|memory~172 .sum_lutc_input = "datac";
defparam \ram_inst|memory~172 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxv_lcell \ram_inst|memory~140 (
// Equation(s):
// \ram_inst|memory~140_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~140_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~140 .lut_mask = "0000";
defparam \ram_inst|memory~140 .operation_mode = "normal";
defparam \ram_inst|memory~140 .output_mode = "reg_only";
defparam \ram_inst|memory~140 .register_cascade_mode = "off";
defparam \ram_inst|memory~140 .sum_lutc_input = "datac";
defparam \ram_inst|memory~140 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxv_lcell \ram_inst|memory~156 (
// Equation(s):
// \ram_inst|memory~1144  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L174Q))) # (!\ram_addr~1  & (\ram_inst|memory~140_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~140_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1144 ),
	.regout(\ram_inst|memory~156_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~156 .lut_mask = "fc22";
defparam \ram_inst|memory~156 .operation_mode = "normal";
defparam \ram_inst|memory~156 .output_mode = "comb_only";
defparam \ram_inst|memory~156 .register_cascade_mode = "off";
defparam \ram_inst|memory~156 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~156 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \ram_inst|memory~188 (
// Equation(s):
// \ram_inst|memory~1145  = (\ram_addr~2  & ((\ram_inst|memory~1144  & ((E1L206Q))) # (!\ram_inst|memory~1144  & (\ram_inst|memory~172_regout )))) # (!\ram_addr~2  & (((\ram_inst|memory~1144 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~172_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_inst|memory~1144 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1145 ),
	.regout(\ram_inst|memory~188_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~188 .lut_mask = "f388";
defparam \ram_inst|memory~188 .operation_mode = "normal";
defparam \ram_inst|memory~188 .output_mode = "comb_only";
defparam \ram_inst|memory~188 .register_cascade_mode = "off";
defparam \ram_inst|memory~188 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~188 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxv_lcell \ram_inst|memory~204 (
// Equation(s):
// \ram_inst|memory~204_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~204_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~204 .lut_mask = "0000";
defparam \ram_inst|memory~204 .operation_mode = "normal";
defparam \ram_inst|memory~204 .output_mode = "reg_only";
defparam \ram_inst|memory~204 .register_cascade_mode = "off";
defparam \ram_inst|memory~204 .sum_lutc_input = "datac";
defparam \ram_inst|memory~204 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxv_lcell \ram_inst|memory~236 (
// Equation(s):
// \ram_inst|memory~1151  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L254Q))) # (!\ram_addr~2  & (\ram_inst|memory~204_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~204_regout ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1151 ),
	.regout(\ram_inst|memory~236_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~236 .lut_mask = "fa44";
defparam \ram_inst|memory~236 .operation_mode = "normal";
defparam \ram_inst|memory~236 .output_mode = "comb_only";
defparam \ram_inst|memory~236 .register_cascade_mode = "off";
defparam \ram_inst|memory~236 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~236 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxv_lcell \ram_inst|memory~252 (
// Equation(s):
// \ram_inst|memory~252_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~252_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~252 .lut_mask = "0000";
defparam \ram_inst|memory~252 .operation_mode = "normal";
defparam \ram_inst|memory~252 .output_mode = "reg_only";
defparam \ram_inst|memory~252 .register_cascade_mode = "off";
defparam \ram_inst|memory~252 .sum_lutc_input = "datac";
defparam \ram_inst|memory~252 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxv_lcell \ram_inst|memory~220 (
// Equation(s):
// \ram_inst|memory~1152  = (\ram_addr~1  & ((\ram_inst|memory~1151  & ((\ram_inst|memory~252_regout ))) # (!\ram_inst|memory~1151  & (E1L238Q)))) # (!\ram_addr~1  & (\ram_inst|memory~1151 ))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~1151 ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_inst|memory~252_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1152 ),
	.regout(\ram_inst|memory~220_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~220 .lut_mask = "ec64";
defparam \ram_inst|memory~220 .operation_mode = "normal";
defparam \ram_inst|memory~220 .output_mode = "comb_only";
defparam \ram_inst|memory~220 .register_cascade_mode = "off";
defparam \ram_inst|memory~220 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~220 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxv_lcell \ram_inst|memory~12 (
// Equation(s):
// \ram_inst|memory~12_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~12_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~12 .lut_mask = "0000";
defparam \ram_inst|memory~12 .operation_mode = "normal";
defparam \ram_inst|memory~12 .output_mode = "reg_only";
defparam \ram_inst|memory~12 .register_cascade_mode = "off";
defparam \ram_inst|memory~12 .sum_lutc_input = "datac";
defparam \ram_inst|memory~12 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxv_lcell \ram_inst|memory~28 (
// Equation(s):
// \ram_inst|memory~1148  = (\ram_addr~1  & (((E1L46Q) # (\ram_addr~2 )))) # (!\ram_addr~1  & (\ram_inst|memory~12_regout  & ((!\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~12_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1148 ),
	.regout(\ram_inst|memory~28_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~28 .lut_mask = "cce2";
defparam \ram_inst|memory~28 .operation_mode = "normal";
defparam \ram_inst|memory~28 .output_mode = "comb_only";
defparam \ram_inst|memory~28 .register_cascade_mode = "off";
defparam \ram_inst|memory~28 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~28 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxv_lcell \ram_inst|memory~60 (
// Equation(s):
// \ram_inst|memory~60_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~60_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~60 .lut_mask = "0000";
defparam \ram_inst|memory~60 .operation_mode = "normal";
defparam \ram_inst|memory~60 .output_mode = "reg_only";
defparam \ram_inst|memory~60 .register_cascade_mode = "off";
defparam \ram_inst|memory~60 .sum_lutc_input = "datac";
defparam \ram_inst|memory~60 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxv_lcell \ram_inst|memory~44 (
// Equation(s):
// \ram_inst|memory~1149  = (\ram_inst|memory~1148  & ((\ram_inst|memory~60_regout ) # ((!\ram_addr~2 )))) # (!\ram_inst|memory~1148  & (((E1L62Q & \ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1148 ),
	.datab(\ram_inst|memory~60_regout ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1149 ),
	.regout(\ram_inst|memory~44_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~44 .lut_mask = "d8aa";
defparam \ram_inst|memory~44 .operation_mode = "normal";
defparam \ram_inst|memory~44 .output_mode = "comb_only";
defparam \ram_inst|memory~44 .register_cascade_mode = "off";
defparam \ram_inst|memory~44 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~44 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxv_lcell \ram_inst|memory~124 (
// Equation(s):
// \ram_inst|memory~124_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~124_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~124 .lut_mask = "0000";
defparam \ram_inst|memory~124 .operation_mode = "normal";
defparam \ram_inst|memory~124 .output_mode = "reg_only";
defparam \ram_inst|memory~124 .register_cascade_mode = "off";
defparam \ram_inst|memory~124 .sum_lutc_input = "datac";
defparam \ram_inst|memory~124 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxv_lcell \ram_inst|memory~76 (
// Equation(s):
// \ram_inst|memory~76_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , \alu_inst|result[12]~95 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[12]~95 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~76_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~76 .lut_mask = "0000";
defparam \ram_inst|memory~76 .operation_mode = "normal";
defparam \ram_inst|memory~76 .output_mode = "reg_only";
defparam \ram_inst|memory~76 .register_cascade_mode = "off";
defparam \ram_inst|memory~76 .sum_lutc_input = "datac";
defparam \ram_inst|memory~76 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \ram_inst|memory~108 (
// Equation(s):
// \ram_inst|memory~1146  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L126Q))) # (!\ram_addr~2  & (\ram_inst|memory~76_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~76_regout ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1146 ),
	.regout(\ram_inst|memory~108_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~108 .lut_mask = "fa44";
defparam \ram_inst|memory~108 .operation_mode = "normal";
defparam \ram_inst|memory~108 .output_mode = "comb_only";
defparam \ram_inst|memory~108 .register_cascade_mode = "off";
defparam \ram_inst|memory~108 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~108 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \ram_inst|memory~92 (
// Equation(s):
// \ram_inst|memory~1147  = (\ram_addr~1  & ((\ram_inst|memory~1146  & (\ram_inst|memory~124_regout )) # (!\ram_inst|memory~1146  & ((E1L110Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1146 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~124_regout ),
	.datac(\alu_inst|result[12]~95 ),
	.datad(\ram_inst|memory~1146 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1147 ),
	.regout(\ram_inst|memory~92_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~92 .lut_mask = "dda0";
defparam \ram_inst|memory~92 .operation_mode = "normal";
defparam \ram_inst|memory~92 .output_mode = "comb_only";
defparam \ram_inst|memory~92 .register_cascade_mode = "off";
defparam \ram_inst|memory~92 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~92 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxv_lcell \ram_inst|memory~1150 (
// Equation(s):
// \ram_inst|memory~1150_combout  = (\ram_addr~3  & (((\ram_inst|memory~1147 ) # (\ram_addr~4 )))) # (!\ram_addr~3  & (\ram_inst|memory~1149  & ((!\ram_addr~4 ))))

	.clk(gnd),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~1149 ),
	.datac(\ram_inst|memory~1147 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1150 .lut_mask = "aae4";
defparam \ram_inst|memory~1150 .operation_mode = "normal";
defparam \ram_inst|memory~1150 .output_mode = "comb_only";
defparam \ram_inst|memory~1150 .register_cascade_mode = "off";
defparam \ram_inst|memory~1150 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxv_lcell \ram_inst|data_out[12] (
// Equation(s):
// \ram_inst|data_out [12] = DFFEAS((\ram_addr~4  & ((\ram_inst|memory~1150_combout  & ((\ram_inst|memory~1152 ))) # (!\ram_inst|memory~1150_combout  & (\ram_inst|memory~1145 )))) # (!\ram_addr~4  & (((\ram_inst|memory~1150_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1145 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1152 ),
	.datad(\ram_inst|memory~1150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[12] .lut_mask = "f388";
defparam \ram_inst|data_out[12] .operation_mode = "normal";
defparam \ram_inst|data_out[12] .output_mode = "reg_only";
defparam \ram_inst|data_out[12] .register_cascade_mode = "off";
defparam \ram_inst|data_out[12] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxv_lcell \delayed_data[12] (
// Equation(s):
// delayed_data[12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[12] .lut_mask = "0000";
defparam \delayed_data[12] .operation_mode = "normal";
defparam \delayed_data[12] .output_mode = "reg_only";
defparam \delayed_data[12] .register_cascade_mode = "off";
defparam \delayed_data[12] .sum_lutc_input = "datac";
defparam \delayed_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \alu_inst|result[11]~86 (
// Equation(s):
// \alu_inst|result[11]~86_combout  = (\alu_inst|result[13]~17_combout  & ((\alu_inst|result[13]~18_combout  & (\reg_a[12]~reg0_regout )) # (!\alu_inst|result[13]~18_combout  & ((\alu_inst|Add0~57_combout ))))) # (!\alu_inst|result[13]~17_combout  & 
// (((!\alu_inst|result[13]~18_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~17_combout ),
	.datab(\reg_a[12]~reg0_regout ),
	.datac(\alu_inst|result[13]~18_combout ),
	.datad(\alu_inst|Add0~57_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[11]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[11]~86 .lut_mask = "8f85";
defparam \alu_inst|result[11]~86 .operation_mode = "normal";
defparam \alu_inst|result[11]~86 .output_mode = "comb_only";
defparam \alu_inst|result[11]~86 .register_cascade_mode = "off";
defparam \alu_inst|result[11]~86 .sum_lutc_input = "datac";
defparam \alu_inst|result[11]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \alu_inst|result[11]~87 (
// Equation(s):
// \alu_inst|result[11]~87_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[11]~86_combout  & ((\alu_inst|result[11]~85_combout ))) # (!\alu_inst|result[11]~86_combout  & (\alu_inst|Equal1~10 )))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[11]~86_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~10 ),
	.datab(\alu_inst|result[13]~16_combout ),
	.datac(\alu_inst|result[11]~85_combout ),
	.datad(\alu_inst|result[11]~86_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[11]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[11]~87 .lut_mask = "f388";
defparam \alu_inst|result[11]~87 .operation_mode = "normal";
defparam \alu_inst|result[11]~87 .output_mode = "comb_only";
defparam \alu_inst|result[11]~87 .register_cascade_mode = "off";
defparam \alu_inst|result[11]~87 .sum_lutc_input = "datac";
defparam \alu_inst|result[11]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \ram_inst|memory~91 (
// Equation(s):
// \alu_inst|result[11]~88  = (((\alu_enable~9_combout  & \alu_inst|result[11]~87_combout )))
// \ram_inst|memory~91_regout  = DFFEAS(\alu_inst|result[11]~88 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[11]~87_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[11]~88 ),
	.regout(\ram_inst|memory~91_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~91 .lut_mask = "f000";
defparam \ram_inst|memory~91 .operation_mode = "normal";
defparam \ram_inst|memory~91 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~91 .register_cascade_mode = "off";
defparam \ram_inst|memory~91 .sum_lutc_input = "datac";
defparam \ram_inst|memory~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \ram_inst|memory~251 (
// Equation(s):
// \ram_inst|memory~251_regout  = DFFEAS((((\alu_inst|result[11]~88 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[11]~88 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~251_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~251 .lut_mask = "ff00";
defparam \ram_inst|memory~251 .operation_mode = "normal";
defparam \ram_inst|memory~251 .output_mode = "reg_only";
defparam \ram_inst|memory~251 .register_cascade_mode = "off";
defparam \ram_inst|memory~251 .sum_lutc_input = "datac";
defparam \ram_inst|memory~251 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \ram_inst|memory~59 (
// Equation(s):
// \ram_inst|memory~59_regout  = DFFEAS((((\alu_inst|result[11]~88 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[11]~88 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~59_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~59 .lut_mask = "ff00";
defparam \ram_inst|memory~59 .operation_mode = "normal";
defparam \ram_inst|memory~59 .output_mode = "reg_only";
defparam \ram_inst|memory~59 .register_cascade_mode = "off";
defparam \ram_inst|memory~59 .sum_lutc_input = "datac";
defparam \ram_inst|memory~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \ram_inst|memory~187 (
// Equation(s):
// \ram_inst|memory~1141  = (\ram_addr~4  & (((E1L205Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~59_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~59_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1141 ),
	.regout(\ram_inst|memory~187_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~187 .lut_mask = "cce2";
defparam \ram_inst|memory~187 .operation_mode = "normal";
defparam \ram_inst|memory~187 .output_mode = "comb_only";
defparam \ram_inst|memory~187 .register_cascade_mode = "off";
defparam \ram_inst|memory~187 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~187 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \ram_inst|memory~123 (
// Equation(s):
// \ram_inst|memory~1142  = (\ram_addr~3  & ((\ram_inst|memory~1141  & (\ram_inst|memory~251_regout )) # (!\ram_inst|memory~1141  & ((E1L141Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1141 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~251_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_inst|memory~1141 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1142 ),
	.regout(\ram_inst|memory~123_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~123 .lut_mask = "bbc0";
defparam \ram_inst|memory~123 .operation_mode = "normal";
defparam \ram_inst|memory~123 .output_mode = "comb_only";
defparam \ram_inst|memory~123 .register_cascade_mode = "off";
defparam \ram_inst|memory~123 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~123 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \ram_inst|memory~27 (
// Equation(s):
// \ram_inst|memory~27_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , \alu_inst|result[11]~88 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[11]~88 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~27_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~27 .lut_mask = "0000";
defparam \ram_inst|memory~27 .operation_mode = "normal";
defparam \ram_inst|memory~27 .output_mode = "reg_only";
defparam \ram_inst|memory~27 .register_cascade_mode = "off";
defparam \ram_inst|memory~27 .sum_lutc_input = "datac";
defparam \ram_inst|memory~27 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \ram_inst|memory~155 (
// Equation(s):
// \ram_inst|memory~1134  = (\ram_addr~4  & (((E1L173Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~27_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~27_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1134 ),
	.regout(\ram_inst|memory~155_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~155 .lut_mask = "cce2";
defparam \ram_inst|memory~155 .operation_mode = "normal";
defparam \ram_inst|memory~155 .output_mode = "comb_only";
defparam \ram_inst|memory~155 .register_cascade_mode = "off";
defparam \ram_inst|memory~155 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~155 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \ram_inst|memory~219 (
// Equation(s):
// \ram_inst|memory~1135  = (\ram_addr~3  & ((\ram_inst|memory~1134  & ((E1L237Q))) # (!\ram_inst|memory~1134  & (\ram_inst|memory~91_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1134 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~91_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_inst|memory~1134 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1135 ),
	.regout(\ram_inst|memory~219_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~219 .lut_mask = "f388";
defparam \ram_inst|memory~219 .operation_mode = "normal";
defparam \ram_inst|memory~219 .output_mode = "comb_only";
defparam \ram_inst|memory~219 .register_cascade_mode = "off";
defparam \ram_inst|memory~219 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~219 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \ram_inst|memory~235 (
// Equation(s):
// \ram_inst|memory~235_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , \alu_inst|result[11]~88 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[11]~88 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~235_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~235 .lut_mask = "0000";
defparam \ram_inst|memory~235 .operation_mode = "normal";
defparam \ram_inst|memory~235 .output_mode = "reg_only";
defparam \ram_inst|memory~235 .register_cascade_mode = "off";
defparam \ram_inst|memory~235 .sum_lutc_input = "datac";
defparam \ram_inst|memory~235 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \ram_inst|memory~43 (
// Equation(s):
// \ram_inst|memory~43_regout  = DFFEAS((((\alu_inst|result[11]~88 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[11]~88 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~43_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~43 .lut_mask = "ff00";
defparam \ram_inst|memory~43 .operation_mode = "normal";
defparam \ram_inst|memory~43 .output_mode = "reg_only";
defparam \ram_inst|memory~43 .register_cascade_mode = "off";
defparam \ram_inst|memory~43 .sum_lutc_input = "datac";
defparam \ram_inst|memory~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxv_lcell \ram_inst|memory~107 (
// Equation(s):
// \ram_inst|memory~1136  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L125Q))) # (!\ram_addr~3  & (\ram_inst|memory~43_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~43_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1136 ),
	.regout(\ram_inst|memory~107_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~107 .lut_mask = "fc22";
defparam \ram_inst|memory~107 .operation_mode = "normal";
defparam \ram_inst|memory~107 .output_mode = "comb_only";
defparam \ram_inst|memory~107 .register_cascade_mode = "off";
defparam \ram_inst|memory~107 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~107 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \ram_inst|memory~171 (
// Equation(s):
// \ram_inst|memory~1137  = (\ram_addr~4  & ((\ram_inst|memory~1136  & (\ram_inst|memory~235_regout )) # (!\ram_inst|memory~1136  & ((E1L189Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1136 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~235_regout ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_inst|memory~1136 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1137 ),
	.regout(\ram_inst|memory~171_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~171 .lut_mask = "dda0";
defparam \ram_inst|memory~171 .operation_mode = "normal";
defparam \ram_inst|memory~171 .output_mode = "comb_only";
defparam \ram_inst|memory~171 .register_cascade_mode = "off";
defparam \ram_inst|memory~171 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~171 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \ram_inst|memory~203 (
// Equation(s):
// \ram_inst|memory~203_regout  = DFFEAS((((\alu_inst|result[11]~88 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[11]~88 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~203_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~203 .lut_mask = "ff00";
defparam \ram_inst|memory~203 .operation_mode = "normal";
defparam \ram_inst|memory~203 .output_mode = "reg_only";
defparam \ram_inst|memory~203 .register_cascade_mode = "off";
defparam \ram_inst|memory~203 .sum_lutc_input = "datac";
defparam \ram_inst|memory~203 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \ram_inst|memory~11 (
// Equation(s):
// \ram_inst|memory~11_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[11]~88 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[11]~88 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~11_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~11 .lut_mask = "0000";
defparam \ram_inst|memory~11 .operation_mode = "normal";
defparam \ram_inst|memory~11 .output_mode = "reg_only";
defparam \ram_inst|memory~11 .register_cascade_mode = "off";
defparam \ram_inst|memory~11 .sum_lutc_input = "datac";
defparam \ram_inst|memory~11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \ram_inst|memory~75 (
// Equation(s):
// \ram_inst|memory~1138  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L93Q))) # (!\ram_addr~3  & (\ram_inst|memory~11_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~11_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1138 ),
	.regout(\ram_inst|memory~75_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~75 .lut_mask = "fc22";
defparam \ram_inst|memory~75 .operation_mode = "normal";
defparam \ram_inst|memory~75 .output_mode = "comb_only";
defparam \ram_inst|memory~75 .register_cascade_mode = "off";
defparam \ram_inst|memory~75 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~75 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \ram_inst|memory~139 (
// Equation(s):
// \ram_inst|memory~1139  = (\ram_addr~4  & ((\ram_inst|memory~1138  & (\ram_inst|memory~203_regout )) # (!\ram_inst|memory~1138  & ((E1L157Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1138 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~203_regout ),
	.datac(\alu_inst|result[11]~88 ),
	.datad(\ram_inst|memory~1138 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1139 ),
	.regout(\ram_inst|memory~139_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~139 .lut_mask = "dda0";
defparam \ram_inst|memory~139 .operation_mode = "normal";
defparam \ram_inst|memory~139 .output_mode = "comb_only";
defparam \ram_inst|memory~139 .register_cascade_mode = "off";
defparam \ram_inst|memory~139 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~139 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \ram_inst|memory~1140 (
// Equation(s):
// \ram_inst|memory~1140_combout  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & (\ram_inst|memory~1137 )) # (!\ram_addr~2  & ((\ram_inst|memory~1139 )))))

	.clk(gnd),
	.dataa(\ram_inst|memory~1137 ),
	.datab(\ram_addr~1 ),
	.datac(\ram_inst|memory~1139 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1140_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1140 .lut_mask = "ee30";
defparam \ram_inst|memory~1140 .operation_mode = "normal";
defparam \ram_inst|memory~1140 .output_mode = "comb_only";
defparam \ram_inst|memory~1140 .register_cascade_mode = "off";
defparam \ram_inst|memory~1140 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \ram_inst|data_out[11] (
// Equation(s):
// \ram_inst|data_out [11] = DFFEAS((\ram_addr~1  & ((\ram_inst|memory~1140_combout  & (\ram_inst|memory~1142 )) # (!\ram_inst|memory~1140_combout  & ((\ram_inst|memory~1135 ))))) # (!\ram_addr~1  & (((\ram_inst|memory~1140_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1142 ),
	.datab(\ram_inst|memory~1135 ),
	.datac(\ram_addr~1 ),
	.datad(\ram_inst|memory~1140_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[11] .lut_mask = "afc0";
defparam \ram_inst|data_out[11] .operation_mode = "normal";
defparam \ram_inst|data_out[11] .output_mode = "reg_only";
defparam \ram_inst|data_out[11] .register_cascade_mode = "off";
defparam \ram_inst|data_out[11] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \delayed_data[11] (
// Equation(s):
// delayed_data[11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[11] .lut_mask = "0000";
defparam \delayed_data[11] .operation_mode = "normal";
defparam \delayed_data[11] .output_mode = "reg_only";
defparam \delayed_data[11] .register_cascade_mode = "off";
defparam \delayed_data[11] .sum_lutc_input = "datac";
defparam \delayed_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxv_lcell \alu_inst|result[10]~79 (
// Equation(s):
// \alu_inst|result[10]~79_combout  = (\reg_a[11]~reg0_regout  & (!\cu_inst|WideOr4~0  & (!\cu_inst|WideOr5~0  & !\cu_inst|WideOr6~0 )))

	.clk(gnd),
	.dataa(\reg_a[11]~reg0_regout ),
	.datab(\cu_inst|WideOr4~0 ),
	.datac(\cu_inst|WideOr5~0 ),
	.datad(\cu_inst|WideOr6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~79_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[10]~79 .lut_mask = "0002";
defparam \alu_inst|result[10]~79 .operation_mode = "normal";
defparam \alu_inst|result[10]~79 .output_mode = "comb_only";
defparam \alu_inst|result[10]~79 .register_cascade_mode = "off";
defparam \alu_inst|result[10]~79 .sum_lutc_input = "datac";
defparam \alu_inst|result[10]~79 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxv_lcell \alu_inst|result[10]~80 (
// Equation(s):
// \alu_inst|result[10]~80_combout  = (\alu_inst|result[6]~27_combout  & ((\alu_inst|result[13]~16_combout  & (\alu_inst|result[10]~78_combout )) # (!\alu_inst|result[13]~16_combout  & ((\alu_inst|result[10]~79_combout ))))) # 
// (!\alu_inst|result[6]~27_combout  & (((!\alu_inst|result[13]~16_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~27_combout ),
	.datab(\alu_inst|result[10]~78_combout ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[10]~79_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[10]~80 .lut_mask = "8f85";
defparam \alu_inst|result[10]~80 .operation_mode = "normal";
defparam \alu_inst|result[10]~80 .output_mode = "comb_only";
defparam \alu_inst|result[10]~80 .register_cascade_mode = "off";
defparam \alu_inst|result[10]~80 .sum_lutc_input = "datac";
defparam \alu_inst|result[10]~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxv_lcell \alu_inst|result[10]~81 (
// Equation(s):
// \alu_inst|result[10]~81_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[10]~80_combout  & ((\alu_inst|Add0~52_combout ))) # (!\alu_inst|result[10]~80_combout  & (\alu_inst|result~76_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[10]~80_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~23_combout ),
	.datab(\alu_inst|result~76_combout ),
	.datac(\alu_inst|Add0~52_combout ),
	.datad(\alu_inst|result[10]~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~81_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[10]~81 .lut_mask = "f588";
defparam \alu_inst|result[10]~81 .operation_mode = "normal";
defparam \alu_inst|result[10]~81 .output_mode = "comb_only";
defparam \alu_inst|result[10]~81 .register_cascade_mode = "off";
defparam \alu_inst|result[10]~81 .sum_lutc_input = "datac";
defparam \alu_inst|result[10]~81 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxv_lcell \ram_inst|memory~106 (
// Equation(s):
// \alu_inst|result[10]~82  = (((\alu_enable~9_combout  & \alu_inst|result[10]~81_combout )))
// \ram_inst|memory~106_regout  = DFFEAS(\alu_inst|result[10]~82 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[10]~81_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[10]~82 ),
	.regout(\ram_inst|memory~106_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~106 .lut_mask = "f000";
defparam \ram_inst|memory~106 .operation_mode = "normal";
defparam \ram_inst|memory~106 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~106 .register_cascade_mode = "off";
defparam \ram_inst|memory~106 .sum_lutc_input = "datac";
defparam \ram_inst|memory~106 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxv_lcell \ram_inst|memory~74 (
// Equation(s):
// \ram_inst|memory~74_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , \alu_inst|result[10]~82 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[10]~82 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~74_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~74 .lut_mask = "0000";
defparam \ram_inst|memory~74 .operation_mode = "normal";
defparam \ram_inst|memory~74 .output_mode = "reg_only";
defparam \ram_inst|memory~74 .register_cascade_mode = "off";
defparam \ram_inst|memory~74 .sum_lutc_input = "datac";
defparam \ram_inst|memory~74 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxv_lcell \ram_inst|memory~90 (
// Equation(s):
// \ram_inst|memory~1124  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L108Q))) # (!\ram_addr~1  & (\ram_inst|memory~74_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~74_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1124 ),
	.regout(\ram_inst|memory~90_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~90 .lut_mask = "fc22";
defparam \ram_inst|memory~90 .operation_mode = "normal";
defparam \ram_inst|memory~90 .output_mode = "comb_only";
defparam \ram_inst|memory~90 .register_cascade_mode = "off";
defparam \ram_inst|memory~90 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~90 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxv_lcell \ram_inst|memory~122 (
// Equation(s):
// \ram_inst|memory~1125  = (\ram_addr~2  & ((\ram_inst|memory~1124  & (E1L140Q)) # (!\ram_inst|memory~1124  & ((\ram_inst|memory~106_regout ))))) # (!\ram_addr~2  & (\ram_inst|memory~1124 ))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~1124 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_inst|memory~106_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1125 ),
	.regout(\ram_inst|memory~122_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~122 .lut_mask = "e6c4";
defparam \ram_inst|memory~122 .operation_mode = "normal";
defparam \ram_inst|memory~122 .output_mode = "comb_only";
defparam \ram_inst|memory~122 .register_cascade_mode = "off";
defparam \ram_inst|memory~122 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~122 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxv_lcell \ram_inst|memory~250 (
// Equation(s):
// \ram_inst|memory~250_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[10]~82 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[10]~82 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~250_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~250 .lut_mask = "0000";
defparam \ram_inst|memory~250 .operation_mode = "normal";
defparam \ram_inst|memory~250 .output_mode = "reg_only";
defparam \ram_inst|memory~250 .register_cascade_mode = "off";
defparam \ram_inst|memory~250 .sum_lutc_input = "datac";
defparam \ram_inst|memory~250 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxv_lcell \ram_inst|memory~202 (
// Equation(s):
// \ram_inst|memory~202_regout  = DFFEAS((((\alu_inst|result[10]~82 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[10]~82 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~202_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~202 .lut_mask = "ff00";
defparam \ram_inst|memory~202 .operation_mode = "normal";
defparam \ram_inst|memory~202 .output_mode = "reg_only";
defparam \ram_inst|memory~202 .register_cascade_mode = "off";
defparam \ram_inst|memory~202 .sum_lutc_input = "datac";
defparam \ram_inst|memory~202 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxv_lcell \ram_inst|memory~218 (
// Equation(s):
// \ram_inst|memory~1131  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L236Q))) # (!\ram_addr~1  & (\ram_inst|memory~202_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~202_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1131 ),
	.regout(\ram_inst|memory~218_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~218 .lut_mask = "fc22";
defparam \ram_inst|memory~218 .operation_mode = "normal";
defparam \ram_inst|memory~218 .output_mode = "comb_only";
defparam \ram_inst|memory~218 .register_cascade_mode = "off";
defparam \ram_inst|memory~218 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~218 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxv_lcell \ram_inst|memory~234 (
// Equation(s):
// \ram_inst|memory~1132  = (\ram_addr~2  & ((\ram_inst|memory~1131  & (\ram_inst|memory~250_regout )) # (!\ram_inst|memory~1131  & ((E1L252Q))))) # (!\ram_addr~2  & (((\ram_inst|memory~1131 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~250_regout ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_inst|memory~1131 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1132 ),
	.regout(\ram_inst|memory~234_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~234 .lut_mask = "dda0";
defparam \ram_inst|memory~234 .operation_mode = "normal";
defparam \ram_inst|memory~234 .output_mode = "comb_only";
defparam \ram_inst|memory~234 .register_cascade_mode = "off";
defparam \ram_inst|memory~234 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~234 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxv_lcell \ram_inst|memory~138 (
// Equation(s):
// \ram_inst|memory~138_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , \alu_inst|result[10]~82 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[10]~82 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~138_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~138 .lut_mask = "0000";
defparam \ram_inst|memory~138 .operation_mode = "normal";
defparam \ram_inst|memory~138 .output_mode = "reg_only";
defparam \ram_inst|memory~138 .register_cascade_mode = "off";
defparam \ram_inst|memory~138 .sum_lutc_input = "datac";
defparam \ram_inst|memory~138 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxv_lcell \ram_inst|memory~170 (
// Equation(s):
// \ram_inst|memory~1126  = (\ram_addr~2  & (((E1L188Q) # (\ram_addr~1 )))) # (!\ram_addr~2  & (\ram_inst|memory~138_regout  & ((!\ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~138_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1126 ),
	.regout(\ram_inst|memory~170_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~170 .lut_mask = "cce2";
defparam \ram_inst|memory~170 .operation_mode = "normal";
defparam \ram_inst|memory~170 .output_mode = "comb_only";
defparam \ram_inst|memory~170 .register_cascade_mode = "off";
defparam \ram_inst|memory~170 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~170 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxv_lcell \ram_inst|memory~186 (
// Equation(s):
// \ram_inst|memory~186_regout  = DFFEAS((((\alu_inst|result[10]~82 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[10]~82 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~186_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~186 .lut_mask = "ff00";
defparam \ram_inst|memory~186 .operation_mode = "normal";
defparam \ram_inst|memory~186 .output_mode = "reg_only";
defparam \ram_inst|memory~186 .register_cascade_mode = "off";
defparam \ram_inst|memory~186 .sum_lutc_input = "datac";
defparam \ram_inst|memory~186 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxv_lcell \ram_inst|memory~154 (
// Equation(s):
// \ram_inst|memory~1127  = (\ram_inst|memory~1126  & (((\ram_inst|memory~186_regout )) # (!\ram_addr~1 ))) # (!\ram_inst|memory~1126  & (\ram_addr~1  & (E1L172Q)))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1126 ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_inst|memory~186_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1127 ),
	.regout(\ram_inst|memory~154_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~154 .lut_mask = "ea62";
defparam \ram_inst|memory~154 .operation_mode = "normal";
defparam \ram_inst|memory~154 .output_mode = "comb_only";
defparam \ram_inst|memory~154 .register_cascade_mode = "off";
defparam \ram_inst|memory~154 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~154 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxv_lcell \ram_inst|memory~58 (
// Equation(s):
// \ram_inst|memory~58_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[10]~82 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[10]~82 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~58_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~58 .lut_mask = "0000";
defparam \ram_inst|memory~58 .operation_mode = "normal";
defparam \ram_inst|memory~58 .output_mode = "reg_only";
defparam \ram_inst|memory~58 .register_cascade_mode = "off";
defparam \ram_inst|memory~58 .sum_lutc_input = "datac";
defparam \ram_inst|memory~58 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxv_lcell \ram_inst|memory~10 (
// Equation(s):
// \ram_inst|memory~10_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[10]~82 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[10]~82 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~10_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~10 .lut_mask = "0000";
defparam \ram_inst|memory~10 .operation_mode = "normal";
defparam \ram_inst|memory~10 .output_mode = "reg_only";
defparam \ram_inst|memory~10 .register_cascade_mode = "off";
defparam \ram_inst|memory~10 .sum_lutc_input = "datac";
defparam \ram_inst|memory~10 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxv_lcell \ram_inst|memory~42 (
// Equation(s):
// \ram_inst|memory~1128  = (\ram_addr~2  & ((\ram_addr~1 ) # ((E1L60Q)))) # (!\ram_addr~2  & (!\ram_addr~1  & ((\ram_inst|memory~10_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_inst|memory~10_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1128 ),
	.regout(\ram_inst|memory~42_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~42 .lut_mask = "b9a8";
defparam \ram_inst|memory~42 .operation_mode = "normal";
defparam \ram_inst|memory~42 .output_mode = "comb_only";
defparam \ram_inst|memory~42 .register_cascade_mode = "off";
defparam \ram_inst|memory~42 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~42 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxv_lcell \ram_inst|memory~26 (
// Equation(s):
// \ram_inst|memory~1129  = (\ram_addr~1  & ((\ram_inst|memory~1128  & (\ram_inst|memory~58_regout )) # (!\ram_inst|memory~1128  & ((E1L44Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1128 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~58_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[10]~82 ),
	.datad(\ram_inst|memory~1128 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1129 ),
	.regout(\ram_inst|memory~26_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~26 .lut_mask = "bbc0";
defparam \ram_inst|memory~26 .operation_mode = "normal";
defparam \ram_inst|memory~26 .output_mode = "comb_only";
defparam \ram_inst|memory~26 .register_cascade_mode = "off";
defparam \ram_inst|memory~26 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~26 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxv_lcell \ram_inst|memory~1130 (
// Equation(s):
// \ram_inst|memory~1130_combout  = (\ram_addr~4  & ((\ram_addr~3 ) # ((\ram_inst|memory~1127 )))) # (!\ram_addr~4  & (!\ram_addr~3  & ((\ram_inst|memory~1129 ))))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1127 ),
	.datad(\ram_inst|memory~1129 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1130_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1130 .lut_mask = "b9a8";
defparam \ram_inst|memory~1130 .operation_mode = "normal";
defparam \ram_inst|memory~1130 .output_mode = "comb_only";
defparam \ram_inst|memory~1130 .register_cascade_mode = "off";
defparam \ram_inst|memory~1130 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxv_lcell \ram_inst|data_out[10] (
// Equation(s):
// \ram_inst|data_out [10] = DFFEAS((\ram_addr~3  & ((\ram_inst|memory~1130_combout  & ((\ram_inst|memory~1132 ))) # (!\ram_inst|memory~1130_combout  & (\ram_inst|memory~1125 )))) # (!\ram_addr~3  & (((\ram_inst|memory~1130_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1125 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1132 ),
	.datad(\ram_inst|memory~1130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[10] .lut_mask = "f388";
defparam \ram_inst|data_out[10] .operation_mode = "normal";
defparam \ram_inst|data_out[10] .output_mode = "reg_only";
defparam \ram_inst|data_out[10] .register_cascade_mode = "off";
defparam \ram_inst|data_out[10] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \delayed_data[10] (
// Equation(s):
// delayed_data[10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[10] .lut_mask = "0000";
defparam \delayed_data[10] .operation_mode = "normal";
defparam \delayed_data[10] .output_mode = "reg_only";
defparam \delayed_data[10] .register_cascade_mode = "off";
defparam \delayed_data[10] .sum_lutc_input = "datac";
defparam \delayed_data[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \alu_inst|result[9]~73 (
// Equation(s):
// \alu_inst|result[9]~73_combout  = (\alu_inst|result[13]~18_combout  & (\reg_a[10]~reg0_regout  & (\alu_inst|result[13]~17_combout ))) # (!\alu_inst|result[13]~18_combout  & (((\alu_inst|Add0~47_combout ) # (!\alu_inst|result[13]~17_combout ))))

	.clk(gnd),
	.dataa(\reg_a[10]~reg0_regout ),
	.datab(\alu_inst|result[13]~18_combout ),
	.datac(\alu_inst|result[13]~17_combout ),
	.datad(\alu_inst|Add0~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[9]~73_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[9]~73 .lut_mask = "b383";
defparam \alu_inst|result[9]~73 .operation_mode = "normal";
defparam \alu_inst|result[9]~73 .output_mode = "comb_only";
defparam \alu_inst|result[9]~73 .register_cascade_mode = "off";
defparam \alu_inst|result[9]~73 .sum_lutc_input = "datac";
defparam \alu_inst|result[9]~73 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \alu_inst|result[9]~74 (
// Equation(s):
// \alu_inst|result[9]~74_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[9]~73_combout  & ((\alu_inst|result[9]~72_combout ))) # (!\alu_inst|result[9]~73_combout  & (\alu_inst|Equal1~8 )))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[9]~73_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~8 ),
	.datab(\alu_inst|result[9]~72_combout ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[9]~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[9]~74_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[9]~74 .lut_mask = "cfa0";
defparam \alu_inst|result[9]~74 .operation_mode = "normal";
defparam \alu_inst|result[9]~74 .output_mode = "comb_only";
defparam \alu_inst|result[9]~74 .register_cascade_mode = "off";
defparam \alu_inst|result[9]~74 .sum_lutc_input = "datac";
defparam \alu_inst|result[9]~74 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \ram_inst|memory~105 (
// Equation(s):
// \alu_inst|result[9]~75  = ((\alu_enable~9_combout  & ((\alu_inst|result[9]~74_combout ))))
// \ram_inst|memory~105_regout  = DFFEAS(\alu_inst|result[9]~75 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\alu_enable~9_combout ),
	.datac(vcc),
	.datad(\alu_inst|result[9]~74_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[9]~75 ),
	.regout(\ram_inst|memory~105_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~105 .lut_mask = "cc00";
defparam \ram_inst|memory~105 .operation_mode = "normal";
defparam \ram_inst|memory~105 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~105 .register_cascade_mode = "off";
defparam \ram_inst|memory~105 .sum_lutc_input = "datac";
defparam \ram_inst|memory~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \ram_inst|memory~249 (
// Equation(s):
// \ram_inst|memory~249_regout  = DFFEAS((((\alu_inst|result[9]~75 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[9]~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~249_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~249 .lut_mask = "ff00";
defparam \ram_inst|memory~249 .operation_mode = "normal";
defparam \ram_inst|memory~249 .output_mode = "reg_only";
defparam \ram_inst|memory~249 .register_cascade_mode = "off";
defparam \ram_inst|memory~249 .sum_lutc_input = "datac";
defparam \ram_inst|memory~249 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxv_lcell \ram_inst|memory~57 (
// Equation(s):
// \ram_inst|memory~57_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[9]~75 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[9]~75 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~57_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~57 .lut_mask = "0000";
defparam \ram_inst|memory~57 .operation_mode = "normal";
defparam \ram_inst|memory~57 .output_mode = "reg_only";
defparam \ram_inst|memory~57 .register_cascade_mode = "off";
defparam \ram_inst|memory~57 .sum_lutc_input = "datac";
defparam \ram_inst|memory~57 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \ram_inst|memory~121 (
// Equation(s):
// \ram_inst|memory~1121  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L139Q))) # (!\ram_addr~3  & (\ram_inst|memory~57_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~57_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1121 ),
	.regout(\ram_inst|memory~121_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~121 .lut_mask = "fc22";
defparam \ram_inst|memory~121 .operation_mode = "normal";
defparam \ram_inst|memory~121 .output_mode = "comb_only";
defparam \ram_inst|memory~121 .register_cascade_mode = "off";
defparam \ram_inst|memory~121 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~121 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \ram_inst|memory~185 (
// Equation(s):
// \ram_inst|memory~1122  = (\ram_addr~4  & ((\ram_inst|memory~1121  & (\ram_inst|memory~249_regout )) # (!\ram_inst|memory~1121  & ((E1L203Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1121 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~249_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_inst|memory~1121 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1122 ),
	.regout(\ram_inst|memory~185_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~185 .lut_mask = "bbc0";
defparam \ram_inst|memory~185 .operation_mode = "normal";
defparam \ram_inst|memory~185 .output_mode = "comb_only";
defparam \ram_inst|memory~185 .register_cascade_mode = "off";
defparam \ram_inst|memory~185 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~185 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \ram_inst|memory~41 (
// Equation(s):
// \ram_inst|memory~41_regout  = DFFEAS((((\alu_inst|result[9]~75 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[9]~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~41_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~41 .lut_mask = "ff00";
defparam \ram_inst|memory~41 .operation_mode = "normal";
defparam \ram_inst|memory~41 .output_mode = "reg_only";
defparam \ram_inst|memory~41 .register_cascade_mode = "off";
defparam \ram_inst|memory~41 .sum_lutc_input = "datac";
defparam \ram_inst|memory~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \ram_inst|memory~169 (
// Equation(s):
// \ram_inst|memory~1114  = (\ram_addr~4  & (((E1L187Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~41_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~41_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1114 ),
	.regout(\ram_inst|memory~169_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~169 .lut_mask = "cce2";
defparam \ram_inst|memory~169 .operation_mode = "normal";
defparam \ram_inst|memory~169 .output_mode = "comb_only";
defparam \ram_inst|memory~169 .register_cascade_mode = "off";
defparam \ram_inst|memory~169 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~169 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxv_lcell \ram_inst|memory~233 (
// Equation(s):
// \ram_inst|memory~1115  = (\ram_addr~3  & ((\ram_inst|memory~1114  & ((E1L251Q))) # (!\ram_inst|memory~1114  & (\ram_inst|memory~105_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1114 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~105_regout ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_inst|memory~1114 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1115 ),
	.regout(\ram_inst|memory~233_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~233 .lut_mask = "f588";
defparam \ram_inst|memory~233 .operation_mode = "normal";
defparam \ram_inst|memory~233 .output_mode = "comb_only";
defparam \ram_inst|memory~233 .register_cascade_mode = "off";
defparam \ram_inst|memory~233 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~233 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \ram_inst|memory~217 (
// Equation(s):
// \ram_inst|memory~217_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , \alu_inst|result[9]~75 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[9]~75 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~217_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~217 .lut_mask = "0000";
defparam \ram_inst|memory~217 .operation_mode = "normal";
defparam \ram_inst|memory~217 .output_mode = "reg_only";
defparam \ram_inst|memory~217 .register_cascade_mode = "off";
defparam \ram_inst|memory~217 .sum_lutc_input = "datac";
defparam \ram_inst|memory~217 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \ram_inst|memory~25 (
// Equation(s):
// \ram_inst|memory~25_regout  = DFFEAS((((\alu_inst|result[9]~75 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[9]~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~25_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~25 .lut_mask = "ff00";
defparam \ram_inst|memory~25 .operation_mode = "normal";
defparam \ram_inst|memory~25 .output_mode = "reg_only";
defparam \ram_inst|memory~25 .register_cascade_mode = "off";
defparam \ram_inst|memory~25 .sum_lutc_input = "datac";
defparam \ram_inst|memory~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \ram_inst|memory~89 (
// Equation(s):
// \ram_inst|memory~1116  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L107Q))) # (!\ram_addr~3  & (\ram_inst|memory~25_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~25_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1116 ),
	.regout(\ram_inst|memory~89_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~89 .lut_mask = "fc22";
defparam \ram_inst|memory~89 .operation_mode = "normal";
defparam \ram_inst|memory~89 .output_mode = "comb_only";
defparam \ram_inst|memory~89 .register_cascade_mode = "off";
defparam \ram_inst|memory~89 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~89 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \ram_inst|memory~153 (
// Equation(s):
// \ram_inst|memory~1117  = (\ram_addr~4  & ((\ram_inst|memory~1116  & (\ram_inst|memory~217_regout )) # (!\ram_inst|memory~1116  & ((E1L171Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1116 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~217_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_inst|memory~1116 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1117 ),
	.regout(\ram_inst|memory~153_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~153 .lut_mask = "bbc0";
defparam \ram_inst|memory~153 .operation_mode = "normal";
defparam \ram_inst|memory~153 .output_mode = "comb_only";
defparam \ram_inst|memory~153 .register_cascade_mode = "off";
defparam \ram_inst|memory~153 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~153 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxv_lcell \ram_inst|memory~201 (
// Equation(s):
// \ram_inst|memory~201_regout  = DFFEAS((((\alu_inst|result[9]~75 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[9]~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~201_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~201 .lut_mask = "ff00";
defparam \ram_inst|memory~201 .operation_mode = "normal";
defparam \ram_inst|memory~201 .output_mode = "reg_only";
defparam \ram_inst|memory~201 .register_cascade_mode = "off";
defparam \ram_inst|memory~201 .sum_lutc_input = "datac";
defparam \ram_inst|memory~201 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxv_lcell \ram_inst|memory~9 (
// Equation(s):
// \ram_inst|memory~9_regout  = DFFEAS((((\alu_inst|result[9]~75 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[9]~75 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~9_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~9 .lut_mask = "ff00";
defparam \ram_inst|memory~9 .operation_mode = "normal";
defparam \ram_inst|memory~9 .output_mode = "reg_only";
defparam \ram_inst|memory~9 .register_cascade_mode = "off";
defparam \ram_inst|memory~9 .sum_lutc_input = "datac";
defparam \ram_inst|memory~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \ram_inst|memory~137 (
// Equation(s):
// \ram_inst|memory~1118  = (\ram_addr~4  & (((E1L155Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~9_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~9_regout ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1118 ),
	.regout(\ram_inst|memory~137_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~137 .lut_mask = "aae4";
defparam \ram_inst|memory~137 .operation_mode = "normal";
defparam \ram_inst|memory~137 .output_mode = "comb_only";
defparam \ram_inst|memory~137 .register_cascade_mode = "off";
defparam \ram_inst|memory~137 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~137 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxv_lcell \ram_inst|memory~73 (
// Equation(s):
// \ram_inst|memory~1119  = (\ram_addr~3  & ((\ram_inst|memory~1118  & (\ram_inst|memory~201_regout )) # (!\ram_inst|memory~1118  & ((E1L91Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1118 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~201_regout ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\ram_inst|memory~1118 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1119 ),
	.regout(\ram_inst|memory~73_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~73 .lut_mask = "dda0";
defparam \ram_inst|memory~73 .operation_mode = "normal";
defparam \ram_inst|memory~73 .output_mode = "comb_only";
defparam \ram_inst|memory~73 .register_cascade_mode = "off";
defparam \ram_inst|memory~73 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~73 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \ram_inst|memory~1120 (
// Equation(s):
// \ram_inst|memory~1120_combout  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & (\ram_inst|memory~1117 )) # (!\ram_addr~1  & ((\ram_inst|memory~1119 )))))

	.clk(gnd),
	.dataa(\ram_inst|memory~1117 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_addr~1 ),
	.datad(\ram_inst|memory~1119 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1120_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1120 .lut_mask = "e3e0";
defparam \ram_inst|memory~1120 .operation_mode = "normal";
defparam \ram_inst|memory~1120 .output_mode = "comb_only";
defparam \ram_inst|memory~1120 .register_cascade_mode = "off";
defparam \ram_inst|memory~1120 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \ram_inst|data_out[9] (
// Equation(s):
// \ram_inst|data_out [9] = DFFEAS((\ram_addr~2  & ((\ram_inst|memory~1120_combout  & (\ram_inst|memory~1122 )) # (!\ram_inst|memory~1120_combout  & ((\ram_inst|memory~1115 ))))) # (!\ram_addr~2  & (((\ram_inst|memory~1120_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1122 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1115 ),
	.datad(\ram_inst|memory~1120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[9] .lut_mask = "bbc0";
defparam \ram_inst|data_out[9] .operation_mode = "normal";
defparam \ram_inst|data_out[9] .output_mode = "reg_only";
defparam \ram_inst|data_out[9] .register_cascade_mode = "off";
defparam \ram_inst|data_out[9] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \delayed_data[9] (
// Equation(s):
// delayed_data[9] = DFFEAS((((\ram_inst|data_out [9]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_inst|data_out [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[9] .lut_mask = "ff00";
defparam \delayed_data[9] .operation_mode = "normal";
defparam \delayed_data[9] .output_mode = "reg_only";
defparam \delayed_data[9] .register_cascade_mode = "off";
defparam \delayed_data[9] .sum_lutc_input = "datac";
defparam \delayed_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \alu_inst|result[8]~66 (
// Equation(s):
// \alu_inst|result[8]~66_combout  = (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0  & (!\cu_inst|WideOr4~0  & \reg_a[9]~reg0_regout )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\cu_inst|WideOr4~0 ),
	.datad(\reg_a[9]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~66_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[8]~66 .lut_mask = "0100";
defparam \alu_inst|result[8]~66 .operation_mode = "normal";
defparam \alu_inst|result[8]~66 .output_mode = "comb_only";
defparam \alu_inst|result[8]~66 .register_cascade_mode = "off";
defparam \alu_inst|result[8]~66 .sum_lutc_input = "datac";
defparam \alu_inst|result[8]~66 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \alu_inst|result[8]~67 (
// Equation(s):
// \alu_inst|result[8]~67_combout  = (\alu_inst|result[6]~27_combout  & ((\alu_inst|result[13]~16_combout  & (\alu_inst|result[8]~65_combout )) # (!\alu_inst|result[13]~16_combout  & ((\alu_inst|result[8]~66_combout ))))) # (!\alu_inst|result[6]~27_combout  
// & (((!\alu_inst|result[13]~16_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~27_combout ),
	.datab(\alu_inst|result[8]~65_combout ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[8]~66_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~67_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[8]~67 .lut_mask = "8f85";
defparam \alu_inst|result[8]~67 .operation_mode = "normal";
defparam \alu_inst|result[8]~67 .output_mode = "comb_only";
defparam \alu_inst|result[8]~67 .register_cascade_mode = "off";
defparam \alu_inst|result[8]~67 .sum_lutc_input = "datac";
defparam \alu_inst|result[8]~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \alu_inst|result[8]~68 (
// Equation(s):
// \alu_inst|result[8]~68_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[8]~67_combout  & ((\alu_inst|Add0~42_combout ))) # (!\alu_inst|result[8]~67_combout  & (\alu_inst|result~63_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[8]~67_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result~63_combout ),
	.datab(\alu_inst|result[6]~23_combout ),
	.datac(\alu_inst|result[8]~67_combout ),
	.datad(\alu_inst|Add0~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~68_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[8]~68 .lut_mask = "f838";
defparam \alu_inst|result[8]~68 .operation_mode = "normal";
defparam \alu_inst|result[8]~68 .output_mode = "comb_only";
defparam \alu_inst|result[8]~68 .register_cascade_mode = "off";
defparam \alu_inst|result[8]~68 .sum_lutc_input = "datac";
defparam \alu_inst|result[8]~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \ram_inst|memory~168 (
// Equation(s):
// \alu_inst|result[8]~69  = (((\alu_enable~9_combout  & \alu_inst|result[8]~68_combout )))
// \ram_inst|memory~168_regout  = DFFEAS(\alu_inst|result[8]~69 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[8]~68_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[8]~69 ),
	.regout(\ram_inst|memory~168_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~168 .lut_mask = "f000";
defparam \ram_inst|memory~168 .operation_mode = "normal";
defparam \ram_inst|memory~168 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~168 .register_cascade_mode = "off";
defparam \ram_inst|memory~168 .sum_lutc_input = "datac";
defparam \ram_inst|memory~168 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \ram_inst|memory~120 (
// Equation(s):
// \ram_inst|memory~120_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , \alu_inst|result[8]~69 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[8]~69 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~120_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~120 .lut_mask = "0000";
defparam \ram_inst|memory~120 .operation_mode = "normal";
defparam \ram_inst|memory~120 .output_mode = "reg_only";
defparam \ram_inst|memory~120 .register_cascade_mode = "off";
defparam \ram_inst|memory~120 .sum_lutc_input = "datac";
defparam \ram_inst|memory~120 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \ram_inst|memory~72 (
// Equation(s):
// \ram_inst|memory~72_regout  = DFFEAS((((\alu_inst|result[8]~69 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[8]~69 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~72_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~72 .lut_mask = "ff00";
defparam \ram_inst|memory~72 .operation_mode = "normal";
defparam \ram_inst|memory~72 .output_mode = "reg_only";
defparam \ram_inst|memory~72 .register_cascade_mode = "off";
defparam \ram_inst|memory~72 .sum_lutc_input = "datac";
defparam \ram_inst|memory~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxv_lcell \ram_inst|memory~104 (
// Equation(s):
// \ram_inst|memory~1106  = (\ram_addr~2  & (((E1L122Q) # (\ram_addr~1 )))) # (!\ram_addr~2  & (\ram_inst|memory~72_regout  & ((!\ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~72_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1106 ),
	.regout(\ram_inst|memory~104_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~104 .lut_mask = "cce2";
defparam \ram_inst|memory~104 .operation_mode = "normal";
defparam \ram_inst|memory~104 .output_mode = "comb_only";
defparam \ram_inst|memory~104 .register_cascade_mode = "off";
defparam \ram_inst|memory~104 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~104 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \ram_inst|memory~88 (
// Equation(s):
// \ram_inst|memory~1107  = (\ram_addr~1  & ((\ram_inst|memory~1106  & (\ram_inst|memory~120_regout )) # (!\ram_inst|memory~1106  & ((E1L106Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1106 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~120_regout ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_inst|memory~1106 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1107 ),
	.regout(\ram_inst|memory~88_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~88 .lut_mask = "dda0";
defparam \ram_inst|memory~88 .operation_mode = "normal";
defparam \ram_inst|memory~88 .output_mode = "comb_only";
defparam \ram_inst|memory~88 .register_cascade_mode = "off";
defparam \ram_inst|memory~88 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~88 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \ram_inst|memory~56 (
// Equation(s):
// \ram_inst|memory~56_regout  = DFFEAS((((\alu_inst|result[8]~69 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[8]~69 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~56_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~56 .lut_mask = "ff00";
defparam \ram_inst|memory~56 .operation_mode = "normal";
defparam \ram_inst|memory~56 .output_mode = "reg_only";
defparam \ram_inst|memory~56 .register_cascade_mode = "off";
defparam \ram_inst|memory~56 .sum_lutc_input = "datac";
defparam \ram_inst|memory~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \ram_inst|memory~8 (
// Equation(s):
// \ram_inst|memory~8_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[8]~69 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[8]~69 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~8_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~8 .lut_mask = "0000";
defparam \ram_inst|memory~8 .operation_mode = "normal";
defparam \ram_inst|memory~8 .output_mode = "reg_only";
defparam \ram_inst|memory~8 .register_cascade_mode = "off";
defparam \ram_inst|memory~8 .sum_lutc_input = "datac";
defparam \ram_inst|memory~8 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \ram_inst|memory~24 (
// Equation(s):
// \ram_inst|memory~1108  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L42Q))) # (!\ram_addr~1  & (\ram_inst|memory~8_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~8_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1108 ),
	.regout(\ram_inst|memory~24_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~24 .lut_mask = "fc22";
defparam \ram_inst|memory~24 .operation_mode = "normal";
defparam \ram_inst|memory~24 .output_mode = "comb_only";
defparam \ram_inst|memory~24 .register_cascade_mode = "off";
defparam \ram_inst|memory~24 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~24 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \ram_inst|memory~40 (
// Equation(s):
// \ram_inst|memory~1109  = (\ram_addr~2  & ((\ram_inst|memory~1108  & (\ram_inst|memory~56_regout )) # (!\ram_inst|memory~1108  & ((E1L58Q))))) # (!\ram_addr~2  & (((\ram_inst|memory~1108 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~56_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_inst|memory~1108 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1109 ),
	.regout(\ram_inst|memory~40_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~40 .lut_mask = "bbc0";
defparam \ram_inst|memory~40 .operation_mode = "normal";
defparam \ram_inst|memory~40 .output_mode = "comb_only";
defparam \ram_inst|memory~40 .register_cascade_mode = "off";
defparam \ram_inst|memory~40 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~40 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \ram_inst|memory~1110 (
// Equation(s):
// \ram_inst|memory~1110_combout  = (\ram_addr~4  & (\ram_addr~3 )) # (!\ram_addr~4  & ((\ram_addr~3  & (\ram_inst|memory~1107 )) # (!\ram_addr~3  & ((\ram_inst|memory~1109 )))))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1107 ),
	.datad(\ram_inst|memory~1109 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1110_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1110 .lut_mask = "d9c8";
defparam \ram_inst|memory~1110 .operation_mode = "normal";
defparam \ram_inst|memory~1110 .output_mode = "comb_only";
defparam \ram_inst|memory~1110 .register_cascade_mode = "off";
defparam \ram_inst|memory~1110 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxv_lcell \ram_inst|memory~136 (
// Equation(s):
// \ram_inst|memory~136_regout  = DFFEAS((((\alu_inst|result[8]~69 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[8]~69 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~136_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~136 .lut_mask = "ff00";
defparam \ram_inst|memory~136 .operation_mode = "normal";
defparam \ram_inst|memory~136 .output_mode = "reg_only";
defparam \ram_inst|memory~136 .register_cascade_mode = "off";
defparam \ram_inst|memory~136 .sum_lutc_input = "datac";
defparam \ram_inst|memory~136 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxv_lcell \ram_inst|memory~152 (
// Equation(s):
// \ram_inst|memory~1104  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L170Q))) # (!\ram_addr~1  & (\ram_inst|memory~136_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~136_regout ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1104 ),
	.regout(\ram_inst|memory~152_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~152 .lut_mask = "fa44";
defparam \ram_inst|memory~152 .operation_mode = "normal";
defparam \ram_inst|memory~152 .output_mode = "comb_only";
defparam \ram_inst|memory~152 .register_cascade_mode = "off";
defparam \ram_inst|memory~152 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~152 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxv_lcell \ram_inst|memory~184 (
// Equation(s):
// \ram_inst|memory~1105  = (\ram_inst|memory~1104  & (((E1L202Q) # (!\ram_addr~2 )))) # (!\ram_inst|memory~1104  & (\ram_inst|memory~168_regout  & ((\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~168_regout ),
	.datab(\ram_inst|memory~1104 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1105 ),
	.regout(\ram_inst|memory~184_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~184 .lut_mask = "e2cc";
defparam \ram_inst|memory~184 .operation_mode = "normal";
defparam \ram_inst|memory~184 .output_mode = "comb_only";
defparam \ram_inst|memory~184 .register_cascade_mode = "off";
defparam \ram_inst|memory~184 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~184 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxv_lcell \ram_inst|memory~248 (
// Equation(s):
// \ram_inst|memory~248_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[8]~69 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[8]~69 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~248_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~248 .lut_mask = "0000";
defparam \ram_inst|memory~248 .operation_mode = "normal";
defparam \ram_inst|memory~248 .output_mode = "reg_only";
defparam \ram_inst|memory~248 .register_cascade_mode = "off";
defparam \ram_inst|memory~248 .sum_lutc_input = "datac";
defparam \ram_inst|memory~248 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxv_lcell \ram_inst|memory~200 (
// Equation(s):
// \ram_inst|memory~200_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[8]~69 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[8]~69 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~200_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~200 .lut_mask = "0000";
defparam \ram_inst|memory~200 .operation_mode = "normal";
defparam \ram_inst|memory~200 .output_mode = "reg_only";
defparam \ram_inst|memory~200 .register_cascade_mode = "off";
defparam \ram_inst|memory~200 .sum_lutc_input = "datac";
defparam \ram_inst|memory~200 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \ram_inst|memory~232 (
// Equation(s):
// \ram_inst|memory~1111  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L250Q))) # (!\ram_addr~2  & (\ram_inst|memory~200_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~200_regout ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1111 ),
	.regout(\ram_inst|memory~232_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~232 .lut_mask = "fa44";
defparam \ram_inst|memory~232 .operation_mode = "normal";
defparam \ram_inst|memory~232 .output_mode = "comb_only";
defparam \ram_inst|memory~232 .register_cascade_mode = "off";
defparam \ram_inst|memory~232 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~232 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxv_lcell \ram_inst|memory~216 (
// Equation(s):
// \ram_inst|memory~1112  = (\ram_addr~1  & ((\ram_inst|memory~1111  & (\ram_inst|memory~248_regout )) # (!\ram_inst|memory~1111  & ((E1L234Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1111 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~248_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\ram_inst|memory~1111 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1112 ),
	.regout(\ram_inst|memory~216_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~216 .lut_mask = "bbc0";
defparam \ram_inst|memory~216 .operation_mode = "normal";
defparam \ram_inst|memory~216 .output_mode = "comb_only";
defparam \ram_inst|memory~216 .register_cascade_mode = "off";
defparam \ram_inst|memory~216 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~216 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxv_lcell \ram_inst|data_out[8] (
// Equation(s):
// \ram_inst|data_out [8] = DFFEAS((\ram_inst|memory~1110_combout  & (((\ram_inst|memory~1112 )) # (!\ram_addr~4 ))) # (!\ram_inst|memory~1110_combout  & (\ram_addr~4  & (\ram_inst|memory~1105 ))), GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1110_combout ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1105 ),
	.datad(\ram_inst|memory~1112 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[8] .lut_mask = "ea62";
defparam \ram_inst|data_out[8] .operation_mode = "normal";
defparam \ram_inst|data_out[8] .output_mode = "reg_only";
defparam \ram_inst|data_out[8] .register_cascade_mode = "off";
defparam \ram_inst|data_out[8] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \delayed_data[8] (
// Equation(s):
// delayed_data[8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[8] .lut_mask = "0000";
defparam \delayed_data[8] .operation_mode = "normal";
defparam \delayed_data[8] .output_mode = "reg_only";
defparam \delayed_data[8] .register_cascade_mode = "off";
defparam \delayed_data[8] .sum_lutc_input = "datac";
defparam \delayed_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \alu_inst|result[7]~60 (
// Equation(s):
// \alu_inst|result[7]~60_combout  = (\alu_inst|result[13]~18_combout  & (\reg_a[8]~reg0_regout  & ((\alu_inst|result[13]~17_combout )))) # (!\alu_inst|result[13]~18_combout  & (((\alu_inst|Add0~37_combout ) # (!\alu_inst|result[13]~17_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~18_combout ),
	.datab(\reg_a[8]~reg0_regout ),
	.datac(\alu_inst|Add0~37_combout ),
	.datad(\alu_inst|result[13]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[7]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[7]~60 .lut_mask = "d855";
defparam \alu_inst|result[7]~60 .operation_mode = "normal";
defparam \alu_inst|result[7]~60 .output_mode = "comb_only";
defparam \alu_inst|result[7]~60 .register_cascade_mode = "off";
defparam \alu_inst|result[7]~60 .sum_lutc_input = "datac";
defparam \alu_inst|result[7]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \alu_inst|result[7]~61 (
// Equation(s):
// \alu_inst|result[7]~61_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[7]~60_combout  & (\alu_inst|result[7]~59_combout )) # (!\alu_inst|result[7]~60_combout  & ((\alu_inst|Equal1~6 ))))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[7]~60_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[7]~59_combout ),
	.datab(\alu_inst|Equal1~6 ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[7]~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[7]~61_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[7]~61 .lut_mask = "afc0";
defparam \alu_inst|result[7]~61 .operation_mode = "normal";
defparam \alu_inst|result[7]~61 .output_mode = "comb_only";
defparam \alu_inst|result[7]~61 .register_cascade_mode = "off";
defparam \alu_inst|result[7]~61 .sum_lutc_input = "datac";
defparam \alu_inst|result[7]~61 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \ram_inst|memory~87 (
// Equation(s):
// \alu_inst|result[7]~62  = ((\alu_enable~9_combout  & ((\alu_inst|result[7]~61_combout ))))
// \ram_inst|memory~87_regout  = DFFEAS(\alu_inst|result[7]~62 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\alu_enable~9_combout ),
	.datac(vcc),
	.datad(\alu_inst|result[7]~61_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[7]~62 ),
	.regout(\ram_inst|memory~87_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~87 .lut_mask = "cc00";
defparam \ram_inst|memory~87 .operation_mode = "normal";
defparam \ram_inst|memory~87 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~87 .register_cascade_mode = "off";
defparam \ram_inst|memory~87 .sum_lutc_input = "datac";
defparam \ram_inst|memory~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \ram_inst|memory~23 (
// Equation(s):
// \ram_inst|memory~23_regout  = DFFEAS((((\alu_inst|result[7]~62 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[7]~62 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~23_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~23 .lut_mask = "ff00";
defparam \ram_inst|memory~23 .operation_mode = "normal";
defparam \ram_inst|memory~23 .output_mode = "reg_only";
defparam \ram_inst|memory~23 .register_cascade_mode = "off";
defparam \ram_inst|memory~23 .sum_lutc_input = "datac";
defparam \ram_inst|memory~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \ram_inst|memory~151 (
// Equation(s):
// \ram_inst|memory~1094  = (\ram_addr~3  & (((\ram_addr~4 )))) # (!\ram_addr~3  & ((\ram_addr~4  & ((E1L169Q))) # (!\ram_addr~4  & (\ram_inst|memory~23_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~23_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1094 ),
	.regout(\ram_inst|memory~151_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~151 .lut_mask = "fc22";
defparam \ram_inst|memory~151 .operation_mode = "normal";
defparam \ram_inst|memory~151 .output_mode = "comb_only";
defparam \ram_inst|memory~151 .register_cascade_mode = "off";
defparam \ram_inst|memory~151 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~151 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \ram_inst|memory~215 (
// Equation(s):
// \ram_inst|memory~1095  = (\ram_inst|memory~1094  & (((E1L233Q)) # (!\ram_addr~3 ))) # (!\ram_inst|memory~1094  & (\ram_addr~3  & ((\ram_inst|memory~87_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1094 ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_inst|memory~87_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1095 ),
	.regout(\ram_inst|memory~215_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~215 .lut_mask = "e6a2";
defparam \ram_inst|memory~215 .operation_mode = "normal";
defparam \ram_inst|memory~215 .output_mode = "comb_only";
defparam \ram_inst|memory~215 .register_cascade_mode = "off";
defparam \ram_inst|memory~215 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~215 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \ram_inst|memory~247 (
// Equation(s):
// \ram_inst|memory~247_regout  = DFFEAS((((\alu_inst|result[7]~62 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[7]~62 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~247_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~247 .lut_mask = "ff00";
defparam \ram_inst|memory~247 .operation_mode = "normal";
defparam \ram_inst|memory~247 .output_mode = "reg_only";
defparam \ram_inst|memory~247 .register_cascade_mode = "off";
defparam \ram_inst|memory~247 .sum_lutc_input = "datac";
defparam \ram_inst|memory~247 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \ram_inst|memory~55 (
// Equation(s):
// \ram_inst|memory~55_regout  = DFFEAS((((\alu_inst|result[7]~62 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[7]~62 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~55_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~55 .lut_mask = "ff00";
defparam \ram_inst|memory~55 .operation_mode = "normal";
defparam \ram_inst|memory~55 .output_mode = "reg_only";
defparam \ram_inst|memory~55 .register_cascade_mode = "off";
defparam \ram_inst|memory~55 .sum_lutc_input = "datac";
defparam \ram_inst|memory~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \ram_inst|memory~183 (
// Equation(s):
// \ram_inst|memory~1101  = (\ram_addr~4  & (((E1L201Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~55_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~55_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1101 ),
	.regout(\ram_inst|memory~183_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~183 .lut_mask = "cce2";
defparam \ram_inst|memory~183 .operation_mode = "normal";
defparam \ram_inst|memory~183 .output_mode = "comb_only";
defparam \ram_inst|memory~183 .register_cascade_mode = "off";
defparam \ram_inst|memory~183 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~183 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \ram_inst|memory~119 (
// Equation(s):
// \ram_inst|memory~1102  = (\ram_addr~3  & ((\ram_inst|memory~1101  & (\ram_inst|memory~247_regout )) # (!\ram_inst|memory~1101  & ((E1L137Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1101 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~247_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_inst|memory~1101 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1102 ),
	.regout(\ram_inst|memory~119_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~119 .lut_mask = "bbc0";
defparam \ram_inst|memory~119 .operation_mode = "normal";
defparam \ram_inst|memory~119 .output_mode = "comb_only";
defparam \ram_inst|memory~119 .register_cascade_mode = "off";
defparam \ram_inst|memory~119 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~119 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \ram_inst|memory~231 (
// Equation(s):
// \ram_inst|memory~231_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , \alu_inst|result[7]~62 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[7]~62 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~231_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~231 .lut_mask = "0000";
defparam \ram_inst|memory~231 .operation_mode = "normal";
defparam \ram_inst|memory~231 .output_mode = "reg_only";
defparam \ram_inst|memory~231 .register_cascade_mode = "off";
defparam \ram_inst|memory~231 .sum_lutc_input = "datac";
defparam \ram_inst|memory~231 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \ram_inst|memory~39 (
// Equation(s):
// \ram_inst|memory~39_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , \alu_inst|result[7]~62 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[7]~62 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~39_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~39 .lut_mask = "0000";
defparam \ram_inst|memory~39 .operation_mode = "normal";
defparam \ram_inst|memory~39 .output_mode = "reg_only";
defparam \ram_inst|memory~39 .register_cascade_mode = "off";
defparam \ram_inst|memory~39 .sum_lutc_input = "datac";
defparam \ram_inst|memory~39 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \ram_inst|memory~103 (
// Equation(s):
// \ram_inst|memory~1096  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L121Q))) # (!\ram_addr~3  & (\ram_inst|memory~39_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~39_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1096 ),
	.regout(\ram_inst|memory~103_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~103 .lut_mask = "fc22";
defparam \ram_inst|memory~103 .operation_mode = "normal";
defparam \ram_inst|memory~103 .output_mode = "comb_only";
defparam \ram_inst|memory~103 .register_cascade_mode = "off";
defparam \ram_inst|memory~103 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~103 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \ram_inst|memory~167 (
// Equation(s):
// \ram_inst|memory~1097  = (\ram_addr~4  & ((\ram_inst|memory~1096  & (\ram_inst|memory~231_regout )) # (!\ram_inst|memory~1096  & ((E1L185Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1096 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~231_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_inst|memory~1096 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1097 ),
	.regout(\ram_inst|memory~167_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~167 .lut_mask = "bbc0";
defparam \ram_inst|memory~167 .operation_mode = "normal";
defparam \ram_inst|memory~167 .output_mode = "comb_only";
defparam \ram_inst|memory~167 .register_cascade_mode = "off";
defparam \ram_inst|memory~167 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~167 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \ram_inst|memory~199 (
// Equation(s):
// \ram_inst|memory~199_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , \alu_inst|result[7]~62 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[7]~62 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~199_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~199 .lut_mask = "0000";
defparam \ram_inst|memory~199 .operation_mode = "normal";
defparam \ram_inst|memory~199 .output_mode = "reg_only";
defparam \ram_inst|memory~199 .register_cascade_mode = "off";
defparam \ram_inst|memory~199 .sum_lutc_input = "datac";
defparam \ram_inst|memory~199 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \ram_inst|memory~7 (
// Equation(s):
// \ram_inst|memory~7_regout  = DFFEAS((((\alu_inst|result[7]~62 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[7]~62 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~7_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~7 .lut_mask = "ff00";
defparam \ram_inst|memory~7 .operation_mode = "normal";
defparam \ram_inst|memory~7 .output_mode = "reg_only";
defparam \ram_inst|memory~7 .register_cascade_mode = "off";
defparam \ram_inst|memory~7 .sum_lutc_input = "datac";
defparam \ram_inst|memory~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \ram_inst|memory~71 (
// Equation(s):
// \ram_inst|memory~1098  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L89Q))) # (!\ram_addr~3  & (\ram_inst|memory~7_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~7_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1098 ),
	.regout(\ram_inst|memory~71_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~71 .lut_mask = "fc22";
defparam \ram_inst|memory~71 .operation_mode = "normal";
defparam \ram_inst|memory~71 .output_mode = "comb_only";
defparam \ram_inst|memory~71 .register_cascade_mode = "off";
defparam \ram_inst|memory~71 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~71 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \ram_inst|memory~135 (
// Equation(s):
// \ram_inst|memory~1099  = (\ram_addr~4  & ((\ram_inst|memory~1098  & (\ram_inst|memory~199_regout )) # (!\ram_inst|memory~1098  & ((E1L153Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1098 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~199_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[7]~62 ),
	.datad(\ram_inst|memory~1098 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1099 ),
	.regout(\ram_inst|memory~135_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~135 .lut_mask = "bbc0";
defparam \ram_inst|memory~135 .operation_mode = "normal";
defparam \ram_inst|memory~135 .output_mode = "comb_only";
defparam \ram_inst|memory~135 .register_cascade_mode = "off";
defparam \ram_inst|memory~135 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~135 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \ram_inst|memory~1100 (
// Equation(s):
// \ram_inst|memory~1100_combout  = (\ram_addr~1  & (\ram_addr~2 )) # (!\ram_addr~1  & ((\ram_addr~2  & (\ram_inst|memory~1097 )) # (!\ram_addr~2  & ((\ram_inst|memory~1099 )))))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1097 ),
	.datad(\ram_inst|memory~1099 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1100 .lut_mask = "d9c8";
defparam \ram_inst|memory~1100 .operation_mode = "normal";
defparam \ram_inst|memory~1100 .output_mode = "comb_only";
defparam \ram_inst|memory~1100 .register_cascade_mode = "off";
defparam \ram_inst|memory~1100 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \ram_inst|data_out[7] (
// Equation(s):
// \ram_inst|data_out [7] = DFFEAS((\ram_addr~1  & ((\ram_inst|memory~1100_combout  & ((\ram_inst|memory~1102 ))) # (!\ram_inst|memory~1100_combout  & (\ram_inst|memory~1095 )))) # (!\ram_addr~1  & (((\ram_inst|memory~1100_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~1095 ),
	.datac(\ram_inst|memory~1102 ),
	.datad(\ram_inst|memory~1100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[7] .lut_mask = "f588";
defparam \ram_inst|data_out[7] .operation_mode = "normal";
defparam \ram_inst|data_out[7] .output_mode = "reg_only";
defparam \ram_inst|data_out[7] .register_cascade_mode = "off";
defparam \ram_inst|data_out[7] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \delayed_data[7] (
// Equation(s):
// delayed_data[7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[7] .lut_mask = "0000";
defparam \delayed_data[7] .operation_mode = "normal";
defparam \delayed_data[7] .output_mode = "reg_only";
defparam \delayed_data[7] .register_cascade_mode = "off";
defparam \delayed_data[7] .sum_lutc_input = "datac";
defparam \delayed_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \alu_inst|result[6]~53 (
// Equation(s):
// \alu_inst|result[6]~53_combout  = (!\cu_inst|WideOr6~0  & (!\cu_inst|WideOr5~0  & (\reg_a[7]~reg0_regout  & !\cu_inst|WideOr4~0 )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\cu_inst|WideOr5~0 ),
	.datac(\reg_a[7]~reg0_regout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~53 .lut_mask = "0010";
defparam \alu_inst|result[6]~53 .operation_mode = "normal";
defparam \alu_inst|result[6]~53 .output_mode = "comb_only";
defparam \alu_inst|result[6]~53 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~53 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \alu_inst|result[6]~54 (
// Equation(s):
// \alu_inst|result[6]~54_combout  = (\alu_inst|result[13]~16_combout  & (\alu_inst|result[6]~52_combout  & ((\alu_inst|result[6]~27_combout )))) # (!\alu_inst|result[13]~16_combout  & (((\alu_inst|result[6]~53_combout ) # (!\alu_inst|result[6]~27_combout 
// ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~52_combout ),
	.datab(\alu_inst|result[6]~53_combout ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[6]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~54 .lut_mask = "ac0f";
defparam \alu_inst|result[6]~54 .operation_mode = "normal";
defparam \alu_inst|result[6]~54 .output_mode = "comb_only";
defparam \alu_inst|result[6]~54 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~54 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \alu_inst|result[6]~55 (
// Equation(s):
// \alu_inst|result[6]~55_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[6]~54_combout  & ((\alu_inst|Add0~32_combout ))) # (!\alu_inst|result[6]~54_combout  & (\alu_inst|result~50_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[6]~54_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~23_combout ),
	.datab(\alu_inst|result~50_combout ),
	.datac(\alu_inst|Add0~32_combout ),
	.datad(\alu_inst|result[6]~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[6]~55 .lut_mask = "f588";
defparam \alu_inst|result[6]~55 .operation_mode = "normal";
defparam \alu_inst|result[6]~55 .output_mode = "comb_only";
defparam \alu_inst|result[6]~55 .register_cascade_mode = "off";
defparam \alu_inst|result[6]~55 .sum_lutc_input = "datac";
defparam \alu_inst|result[6]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \ram_inst|memory~102 (
// Equation(s):
// \alu_inst|result[6]~56  = (((\alu_enable~9_combout  & \alu_inst|result[6]~55_combout )))
// \ram_inst|memory~102_regout  = DFFEAS(\alu_inst|result[6]~56 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[6]~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[6]~56 ),
	.regout(\ram_inst|memory~102_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~102 .lut_mask = "f000";
defparam \ram_inst|memory~102 .operation_mode = "normal";
defparam \ram_inst|memory~102 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~102 .register_cascade_mode = "off";
defparam \ram_inst|memory~102 .sum_lutc_input = "datac";
defparam \ram_inst|memory~102 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxv_lcell \ram_inst|memory~246 (
// Equation(s):
// \ram_inst|memory~246_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , \alu_inst|result[6]~56 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[6]~56 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~246_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~246 .lut_mask = "0000";
defparam \ram_inst|memory~246 .operation_mode = "normal";
defparam \ram_inst|memory~246 .output_mode = "reg_only";
defparam \ram_inst|memory~246 .register_cascade_mode = "off";
defparam \ram_inst|memory~246 .sum_lutc_input = "datac";
defparam \ram_inst|memory~246 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxv_lcell \ram_inst|memory~198 (
// Equation(s):
// \ram_inst|memory~198_regout  = DFFEAS((((\alu_inst|result[6]~56 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[6]~56 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~198_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~198 .lut_mask = "ff00";
defparam \ram_inst|memory~198 .operation_mode = "normal";
defparam \ram_inst|memory~198 .output_mode = "reg_only";
defparam \ram_inst|memory~198 .register_cascade_mode = "off";
defparam \ram_inst|memory~198 .sum_lutc_input = "datac";
defparam \ram_inst|memory~198 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxv_lcell \ram_inst|memory~214 (
// Equation(s):
// \ram_inst|memory~1091  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L232Q))) # (!\ram_addr~1  & (\ram_inst|memory~198_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~198_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1091 ),
	.regout(\ram_inst|memory~214_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~214 .lut_mask = "fc22";
defparam \ram_inst|memory~214 .operation_mode = "normal";
defparam \ram_inst|memory~214 .output_mode = "comb_only";
defparam \ram_inst|memory~214 .register_cascade_mode = "off";
defparam \ram_inst|memory~214 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~214 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxv_lcell \ram_inst|memory~230 (
// Equation(s):
// \ram_inst|memory~1092  = (\ram_addr~2  & ((\ram_inst|memory~1091  & (\ram_inst|memory~246_regout )) # (!\ram_inst|memory~1091  & ((E1L248Q))))) # (!\ram_addr~2  & (((\ram_inst|memory~1091 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~246_regout ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_inst|memory~1091 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1092 ),
	.regout(\ram_inst|memory~230_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~230 .lut_mask = "dda0";
defparam \ram_inst|memory~230 .operation_mode = "normal";
defparam \ram_inst|memory~230 .output_mode = "comb_only";
defparam \ram_inst|memory~230 .register_cascade_mode = "off";
defparam \ram_inst|memory~230 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~230 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxv_lcell \ram_inst|memory~70 (
// Equation(s):
// \ram_inst|memory~70_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , \alu_inst|result[6]~56 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[6]~56 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~70_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~70 .lut_mask = "0000";
defparam \ram_inst|memory~70 .operation_mode = "normal";
defparam \ram_inst|memory~70 .output_mode = "reg_only";
defparam \ram_inst|memory~70 .register_cascade_mode = "off";
defparam \ram_inst|memory~70 .sum_lutc_input = "datac";
defparam \ram_inst|memory~70 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \ram_inst|memory~86 (
// Equation(s):
// \ram_inst|memory~1084  = (\ram_addr~1  & (((E1L104Q) # (\ram_addr~2 )))) # (!\ram_addr~1  & (\ram_inst|memory~70_regout  & ((!\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~70_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1084 ),
	.regout(\ram_inst|memory~86_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~86 .lut_mask = "cce2";
defparam \ram_inst|memory~86 .operation_mode = "normal";
defparam \ram_inst|memory~86 .output_mode = "comb_only";
defparam \ram_inst|memory~86 .register_cascade_mode = "off";
defparam \ram_inst|memory~86 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~86 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxv_lcell \ram_inst|memory~118 (
// Equation(s):
// \ram_inst|memory~1085  = (\ram_inst|memory~1084  & (((E1L136Q) # (!\ram_addr~2 )))) # (!\ram_inst|memory~1084  & (\ram_inst|memory~102_regout  & ((\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~102_regout ),
	.datab(\ram_inst|memory~1084 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1085 ),
	.regout(\ram_inst|memory~118_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~118 .lut_mask = "e2cc";
defparam \ram_inst|memory~118 .operation_mode = "normal";
defparam \ram_inst|memory~118 .output_mode = "comb_only";
defparam \ram_inst|memory~118 .register_cascade_mode = "off";
defparam \ram_inst|memory~118 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~118 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxv_lcell \ram_inst|memory~54 (
// Equation(s):
// \ram_inst|memory~54_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[6]~56 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[6]~56 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~54_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~54 .lut_mask = "0000";
defparam \ram_inst|memory~54 .operation_mode = "normal";
defparam \ram_inst|memory~54 .output_mode = "reg_only";
defparam \ram_inst|memory~54 .register_cascade_mode = "off";
defparam \ram_inst|memory~54 .sum_lutc_input = "datac";
defparam \ram_inst|memory~54 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \ram_inst|memory~6 (
// Equation(s):
// \ram_inst|memory~6_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[6]~56 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[6]~56 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~6_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~6 .lut_mask = "0000";
defparam \ram_inst|memory~6 .operation_mode = "normal";
defparam \ram_inst|memory~6 .output_mode = "reg_only";
defparam \ram_inst|memory~6 .register_cascade_mode = "off";
defparam \ram_inst|memory~6 .sum_lutc_input = "datac";
defparam \ram_inst|memory~6 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \ram_inst|memory~38 (
// Equation(s):
// \ram_inst|memory~1088  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & ((E1L56Q))) # (!\ram_addr~2  & (\ram_inst|memory~6_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~6_regout ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1088 ),
	.regout(\ram_inst|memory~38_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~38 .lut_mask = "fa44";
defparam \ram_inst|memory~38 .operation_mode = "normal";
defparam \ram_inst|memory~38 .output_mode = "comb_only";
defparam \ram_inst|memory~38 .register_cascade_mode = "off";
defparam \ram_inst|memory~38 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~38 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxv_lcell \ram_inst|memory~22 (
// Equation(s):
// \ram_inst|memory~1089  = (\ram_inst|memory~1088  & ((\ram_inst|memory~54_regout ) # ((!\ram_addr~1 )))) # (!\ram_inst|memory~1088  & (((E1L40Q & \ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~54_regout ),
	.datab(\ram_inst|memory~1088 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1089 ),
	.regout(\ram_inst|memory~22_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~22 .lut_mask = "b8cc";
defparam \ram_inst|memory~22 .operation_mode = "normal";
defparam \ram_inst|memory~22 .output_mode = "comb_only";
defparam \ram_inst|memory~22 .register_cascade_mode = "off";
defparam \ram_inst|memory~22 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~22 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxv_lcell \ram_inst|memory~182 (
// Equation(s):
// \ram_inst|memory~182_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , \alu_inst|result[6]~56 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[6]~56 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~182_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~182 .lut_mask = "0000";
defparam \ram_inst|memory~182 .operation_mode = "normal";
defparam \ram_inst|memory~182 .output_mode = "reg_only";
defparam \ram_inst|memory~182 .register_cascade_mode = "off";
defparam \ram_inst|memory~182 .sum_lutc_input = "datac";
defparam \ram_inst|memory~182 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxv_lcell \ram_inst|memory~134 (
// Equation(s):
// \ram_inst|memory~134_regout  = DFFEAS((((\alu_inst|result[6]~56 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[6]~56 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~134_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~134 .lut_mask = "ff00";
defparam \ram_inst|memory~134 .operation_mode = "normal";
defparam \ram_inst|memory~134 .output_mode = "reg_only";
defparam \ram_inst|memory~134 .register_cascade_mode = "off";
defparam \ram_inst|memory~134 .sum_lutc_input = "datac";
defparam \ram_inst|memory~134 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxv_lcell \ram_inst|memory~166 (
// Equation(s):
// \ram_inst|memory~1086  = (\ram_addr~2  & (((E1L184Q) # (\ram_addr~1 )))) # (!\ram_addr~2  & (\ram_inst|memory~134_regout  & ((!\ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~134_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1086 ),
	.regout(\ram_inst|memory~166_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~166 .lut_mask = "cce2";
defparam \ram_inst|memory~166 .operation_mode = "normal";
defparam \ram_inst|memory~166 .output_mode = "comb_only";
defparam \ram_inst|memory~166 .register_cascade_mode = "off";
defparam \ram_inst|memory~166 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~166 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxv_lcell \ram_inst|memory~150 (
// Equation(s):
// \ram_inst|memory~1087  = (\ram_addr~1  & ((\ram_inst|memory~1086  & (\ram_inst|memory~182_regout )) # (!\ram_inst|memory~1086  & ((E1L168Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1086 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~182_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[6]~56 ),
	.datad(\ram_inst|memory~1086 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1087 ),
	.regout(\ram_inst|memory~150_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~150 .lut_mask = "bbc0";
defparam \ram_inst|memory~150 .operation_mode = "normal";
defparam \ram_inst|memory~150 .output_mode = "comb_only";
defparam \ram_inst|memory~150 .register_cascade_mode = "off";
defparam \ram_inst|memory~150 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~150 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxv_lcell \ram_inst|memory~1090 (
// Equation(s):
// \ram_inst|memory~1090_combout  = (\ram_addr~4  & ((\ram_addr~3 ) # ((\ram_inst|memory~1087 )))) # (!\ram_addr~4  & (!\ram_addr~3  & (\ram_inst|memory~1089 )))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1089 ),
	.datad(\ram_inst|memory~1087 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1090_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1090 .lut_mask = "ba98";
defparam \ram_inst|memory~1090 .operation_mode = "normal";
defparam \ram_inst|memory~1090 .output_mode = "comb_only";
defparam \ram_inst|memory~1090 .register_cascade_mode = "off";
defparam \ram_inst|memory~1090 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1090 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxv_lcell \ram_inst|data_out[6] (
// Equation(s):
// \ram_inst|data_out [6] = DFFEAS((\ram_addr~3  & ((\ram_inst|memory~1090_combout  & (\ram_inst|memory~1092 )) # (!\ram_inst|memory~1090_combout  & ((\ram_inst|memory~1085 ))))) # (!\ram_addr~3  & (((\ram_inst|memory~1090_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1092 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1085 ),
	.datad(\ram_inst|memory~1090_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[6] .lut_mask = "bbc0";
defparam \ram_inst|data_out[6] .operation_mode = "normal";
defparam \ram_inst|data_out[6] .output_mode = "reg_only";
defparam \ram_inst|data_out[6] .register_cascade_mode = "off";
defparam \ram_inst|data_out[6] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxv_lcell \delayed_data[6] (
// Equation(s):
// delayed_data[6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[6] .lut_mask = "0000";
defparam \delayed_data[6] .operation_mode = "normal";
defparam \delayed_data[6] .output_mode = "reg_only";
defparam \delayed_data[6] .register_cascade_mode = "off";
defparam \delayed_data[6] .sum_lutc_input = "datac";
defparam \delayed_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxv_lcell \alu_inst|result[5]~47 (
// Equation(s):
// \alu_inst|result[5]~47_combout  = (\alu_inst|result[13]~18_combout  & (\alu_inst|result[13]~17_combout  & (\reg_a[6]~reg0_regout ))) # (!\alu_inst|result[13]~18_combout  & (((\alu_inst|Add0~27_combout )) # (!\alu_inst|result[13]~17_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~18_combout ),
	.datab(\alu_inst|result[13]~17_combout ),
	.datac(\reg_a[6]~reg0_regout ),
	.datad(\alu_inst|Add0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[5]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[5]~47 .lut_mask = "d591";
defparam \alu_inst|result[5]~47 .operation_mode = "normal";
defparam \alu_inst|result[5]~47 .output_mode = "comb_only";
defparam \alu_inst|result[5]~47 .register_cascade_mode = "off";
defparam \alu_inst|result[5]~47 .sum_lutc_input = "datac";
defparam \alu_inst|result[5]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxv_lcell \alu_inst|result[5]~48 (
// Equation(s):
// \alu_inst|result[5]~48_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[5]~47_combout  & (\alu_inst|result[5]~46_combout )) # (!\alu_inst|result[5]~47_combout  & ((\alu_inst|Equal1~4 ))))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[5]~47_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[5]~46_combout ),
	.datab(\alu_inst|Equal1~4 ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[5]~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[5]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[5]~48 .lut_mask = "afc0";
defparam \alu_inst|result[5]~48 .operation_mode = "normal";
defparam \alu_inst|result[5]~48 .output_mode = "comb_only";
defparam \alu_inst|result[5]~48 .register_cascade_mode = "off";
defparam \alu_inst|result[5]~48 .sum_lutc_input = "datac";
defparam \alu_inst|result[5]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxv_lcell \ram_inst|memory~101 (
// Equation(s):
// \alu_inst|result[5]~49  = (((\alu_enable~9_combout  & \alu_inst|result[5]~48_combout )))
// \ram_inst|memory~101_regout  = DFFEAS(\alu_inst|result[5]~49 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[5]~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[5]~49 ),
	.regout(\ram_inst|memory~101_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~101 .lut_mask = "f000";
defparam \ram_inst|memory~101 .operation_mode = "normal";
defparam \ram_inst|memory~101 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~101 .register_cascade_mode = "off";
defparam \ram_inst|memory~101 .sum_lutc_input = "datac";
defparam \ram_inst|memory~101 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxv_lcell \ram_inst|memory~245 (
// Equation(s):
// \ram_inst|memory~245_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~245_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~245 .lut_mask = "00ff";
defparam \ram_inst|memory~245 .operation_mode = "normal";
defparam \ram_inst|memory~245 .output_mode = "reg_only";
defparam \ram_inst|memory~245 .register_cascade_mode = "off";
defparam \ram_inst|memory~245 .sum_lutc_input = "datac";
defparam \ram_inst|memory~245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxv_lcell \ram_inst|memory~53 (
// Equation(s):
// \ram_inst|memory~53_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[5]~49 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[5]~49 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~53_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~53 .lut_mask = "0000";
defparam \ram_inst|memory~53 .operation_mode = "normal";
defparam \ram_inst|memory~53 .output_mode = "reg_only";
defparam \ram_inst|memory~53 .register_cascade_mode = "off";
defparam \ram_inst|memory~53 .sum_lutc_input = "datac";
defparam \ram_inst|memory~53 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxv_lcell \ram_inst|memory~117 (
// Equation(s):
// \ram_inst|memory~1081  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L135Q))) # (!\ram_addr~3  & (\ram_inst|memory~53_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~53_regout ),
	.datac(\alu_inst|result[5]~49 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1081 ),
	.regout(\ram_inst|memory~117_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~117 .lut_mask = "fa44";
defparam \ram_inst|memory~117 .operation_mode = "normal";
defparam \ram_inst|memory~117 .output_mode = "comb_only";
defparam \ram_inst|memory~117 .register_cascade_mode = "off";
defparam \ram_inst|memory~117 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~117 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxv_lcell \ram_inst|memory~181 (
// Equation(s):
// \ram_inst|memory~181_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~181_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~181 .lut_mask = "00ff";
defparam \ram_inst|memory~181 .operation_mode = "normal";
defparam \ram_inst|memory~181 .output_mode = "reg_only";
defparam \ram_inst|memory~181 .register_cascade_mode = "off";
defparam \ram_inst|memory~181 .sum_lutc_input = "datac";
defparam \ram_inst|memory~181 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxv_lcell \ram_inst|memory~1082 (
// Equation(s):
// \ram_inst|memory~1082_combout  = (\ram_addr~4  & ((\ram_inst|memory~1081  & (!\ram_inst|memory~245_regout )) # (!\ram_inst|memory~1081  & ((!\ram_inst|memory~181_regout ))))) # (!\ram_addr~4  & (((\ram_inst|memory~1081 ))))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~245_regout ),
	.datac(\ram_inst|memory~1081 ),
	.datad(\ram_inst|memory~181_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1082_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1082 .lut_mask = "707a";
defparam \ram_inst|memory~1082 .operation_mode = "normal";
defparam \ram_inst|memory~1082 .output_mode = "comb_only";
defparam \ram_inst|memory~1082 .register_cascade_mode = "off";
defparam \ram_inst|memory~1082 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1082 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \ram_inst|memory~149 (
// Equation(s):
// \ram_inst|memory~149_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1187_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~149_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~149 .lut_mask = "00ff";
defparam \ram_inst|memory~149 .operation_mode = "normal";
defparam \ram_inst|memory~149 .output_mode = "reg_only";
defparam \ram_inst|memory~149 .register_cascade_mode = "off";
defparam \ram_inst|memory~149 .sum_lutc_input = "datac";
defparam \ram_inst|memory~149 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxv_lcell \ram_inst|memory~21 (
// Equation(s):
// \ram_inst|memory~21_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , \alu_inst|result[5]~49 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[5]~49 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~21_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~21 .lut_mask = "0000";
defparam \ram_inst|memory~21 .operation_mode = "normal";
defparam \ram_inst|memory~21 .output_mode = "reg_only";
defparam \ram_inst|memory~21 .register_cascade_mode = "off";
defparam \ram_inst|memory~21 .sum_lutc_input = "datac";
defparam \ram_inst|memory~21 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \ram_inst|memory~85 (
// Equation(s):
// \ram_inst|memory~1076  = (\ram_addr~4  & (\ram_addr~3 )) # (!\ram_addr~4  & ((\ram_addr~3  & (E1L103Q)) # (!\ram_addr~3  & ((\ram_inst|memory~21_regout )))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[5]~49 ),
	.datad(\ram_inst|memory~21_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1076 ),
	.regout(\ram_inst|memory~85_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~85 .lut_mask = "d9c8";
defparam \ram_inst|memory~85 .operation_mode = "normal";
defparam \ram_inst|memory~85 .output_mode = "comb_only";
defparam \ram_inst|memory~85 .register_cascade_mode = "off";
defparam \ram_inst|memory~85 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~85 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \ram_inst|memory~213 (
// Equation(s):
// \ram_inst|memory~213_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~213_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~213 .lut_mask = "00ff";
defparam \ram_inst|memory~213 .operation_mode = "normal";
defparam \ram_inst|memory~213 .output_mode = "reg_only";
defparam \ram_inst|memory~213 .register_cascade_mode = "off";
defparam \ram_inst|memory~213 .sum_lutc_input = "datac";
defparam \ram_inst|memory~213 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \ram_inst|memory~1077 (
// Equation(s):
// \ram_inst|memory~1077_combout  = (\ram_inst|memory~1076  & (((!\ram_addr~4 ) # (!\ram_inst|memory~213_regout )))) # (!\ram_inst|memory~1076  & (!\ram_inst|memory~149_regout  & ((\ram_addr~4 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~149_regout ),
	.datab(\ram_inst|memory~1076 ),
	.datac(\ram_inst|memory~213_regout ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1077_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1077 .lut_mask = "1dcc";
defparam \ram_inst|memory~1077 .operation_mode = "normal";
defparam \ram_inst|memory~1077 .output_mode = "comb_only";
defparam \ram_inst|memory~1077 .register_cascade_mode = "off";
defparam \ram_inst|memory~1077 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1077 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \ram_inst|memory~197 (
// Equation(s):
// \ram_inst|memory~197_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[5]~49 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~197_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~197 .lut_mask = "0f0f";
defparam \ram_inst|memory~197 .operation_mode = "normal";
defparam \ram_inst|memory~197 .output_mode = "reg_only";
defparam \ram_inst|memory~197 .register_cascade_mode = "off";
defparam \ram_inst|memory~197 .sum_lutc_input = "datac";
defparam \ram_inst|memory~197 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \ram_inst|memory~5 (
// Equation(s):
// \ram_inst|memory~5_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[5]~49 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[5]~49 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~5_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~5 .lut_mask = "0000";
defparam \ram_inst|memory~5 .operation_mode = "normal";
defparam \ram_inst|memory~5 .output_mode = "reg_only";
defparam \ram_inst|memory~5 .register_cascade_mode = "off";
defparam \ram_inst|memory~5 .sum_lutc_input = "datac";
defparam \ram_inst|memory~5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxv_lcell \ram_inst|memory~133 (
// Equation(s):
// \ram_inst|memory~1078  = (\ram_addr~4  & (((E1L151Q) # (\ram_addr~3 )))) # (!\ram_addr~4  & (\ram_inst|memory~5_regout  & ((!\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~5_regout ),
	.datac(\alu_inst|result[5]~49 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1078 ),
	.regout(\ram_inst|memory~133_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~133 .lut_mask = "aae4";
defparam \ram_inst|memory~133 .operation_mode = "normal";
defparam \ram_inst|memory~133 .output_mode = "comb_only";
defparam \ram_inst|memory~133 .register_cascade_mode = "off";
defparam \ram_inst|memory~133 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~133 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxv_lcell \ram_inst|memory~69 (
// Equation(s):
// \ram_inst|memory~1079  = (\ram_addr~3  & ((\ram_inst|memory~1078  & (!\ram_inst|memory~197_regout )) # (!\ram_inst|memory~1078  & ((E1L87Q))))) # (!\ram_addr~3  & (((\ram_inst|memory~1078 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~197_regout ),
	.datac(\alu_inst|result[5]~49 ),
	.datad(\ram_inst|memory~1078 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1079 ),
	.regout(\ram_inst|memory~69_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~69 .lut_mask = "77a0";
defparam \ram_inst|memory~69 .operation_mode = "normal";
defparam \ram_inst|memory~69 .output_mode = "comb_only";
defparam \ram_inst|memory~69 .register_cascade_mode = "off";
defparam \ram_inst|memory~69 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~69 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \ram_inst|memory~1080 (
// Equation(s):
// \ram_inst|memory~1080_combout  = (\ram_addr~1  & ((\ram_inst|memory~1077_combout ) # ((\ram_addr~2 )))) # (!\ram_addr~1  & (((!\ram_addr~2  & \ram_inst|memory~1079 ))))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~1077_combout ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1079 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1080_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1080 .lut_mask = "ada8";
defparam \ram_inst|memory~1080 .operation_mode = "normal";
defparam \ram_inst|memory~1080 .output_mode = "comb_only";
defparam \ram_inst|memory~1080 .register_cascade_mode = "off";
defparam \ram_inst|memory~1080 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1080 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \ram_inst|memory~229 (
// Equation(s):
// \ram_inst|memory~229_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~229_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~229 .lut_mask = "00ff";
defparam \ram_inst|memory~229 .operation_mode = "normal";
defparam \ram_inst|memory~229 .output_mode = "reg_only";
defparam \ram_inst|memory~229 .register_cascade_mode = "off";
defparam \ram_inst|memory~229 .sum_lutc_input = "datac";
defparam \ram_inst|memory~229 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \ram_inst|memory~165 (
// Equation(s):
// \ram_inst|memory~165_regout  = DFFEAS((((!\alu_inst|result[5]~49 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[5]~49 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~165_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~165 .lut_mask = "00ff";
defparam \ram_inst|memory~165 .operation_mode = "normal";
defparam \ram_inst|memory~165 .output_mode = "reg_only";
defparam \ram_inst|memory~165 .register_cascade_mode = "off";
defparam \ram_inst|memory~165 .sum_lutc_input = "datac";
defparam \ram_inst|memory~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxv_lcell \ram_inst|memory~37 (
// Equation(s):
// \ram_inst|memory~1074  = (\ram_addr~4  & (((\ram_addr~3 )) # (!\ram_inst|memory~165_regout ))) # (!\ram_addr~4  & (((E1L55Q & !\ram_addr~3 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~165_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[5]~49 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1074 ),
	.regout(\ram_inst|memory~37_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~37 .lut_mask = "cc74";
defparam \ram_inst|memory~37 .operation_mode = "normal";
defparam \ram_inst|memory~37 .output_mode = "comb_only";
defparam \ram_inst|memory~37 .register_cascade_mode = "off";
defparam \ram_inst|memory~37 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~37 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \ram_inst|memory~1075 (
// Equation(s):
// \ram_inst|memory~1075_combout  = (\ram_addr~3  & ((\ram_inst|memory~1074  & (!\ram_inst|memory~229_regout )) # (!\ram_inst|memory~1074  & ((\ram_inst|memory~101_regout ))))) # (!\ram_addr~3  & (((\ram_inst|memory~1074 ))))

	.clk(gnd),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~229_regout ),
	.datac(\ram_inst|memory~101_regout ),
	.datad(\ram_inst|memory~1074 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1075_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1075 .lut_mask = "77a0";
defparam \ram_inst|memory~1075 .operation_mode = "normal";
defparam \ram_inst|memory~1075 .output_mode = "comb_only";
defparam \ram_inst|memory~1075 .register_cascade_mode = "off";
defparam \ram_inst|memory~1075 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1075 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \ram_inst|data_out[5] (
// Equation(s):
// \ram_inst|data_out [5] = DFFEAS((\ram_addr~2  & ((\ram_inst|memory~1080_combout  & (\ram_inst|memory~1082_combout )) # (!\ram_inst|memory~1080_combout  & ((\ram_inst|memory~1075_combout ))))) # (!\ram_addr~2  & (((\ram_inst|memory~1080_combout )))), 
// GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~1082_combout ),
	.datac(\ram_inst|memory~1080_combout ),
	.datad(\ram_inst|memory~1075_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[5] .lut_mask = "dad0";
defparam \ram_inst|data_out[5] .operation_mode = "normal";
defparam \ram_inst|data_out[5] .output_mode = "reg_only";
defparam \ram_inst|data_out[5] .register_cascade_mode = "off";
defparam \ram_inst|data_out[5] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \delayed_data[5] (
// Equation(s):
// delayed_data[5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[5] .lut_mask = "0000";
defparam \delayed_data[5] .operation_mode = "normal";
defparam \delayed_data[5] .output_mode = "reg_only";
defparam \delayed_data[5] .register_cascade_mode = "off";
defparam \delayed_data[5] .sum_lutc_input = "datac";
defparam \delayed_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \alu_inst|result[4]~40 (
// Equation(s):
// \alu_inst|result[4]~40_combout  = (!\cu_inst|WideOr6~0  & (\reg_a[5]~reg0_regout  & (!\cu_inst|WideOr5~0  & !\cu_inst|WideOr4~0 )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\reg_a[5]~reg0_regout ),
	.datac(\cu_inst|WideOr5~0 ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[4]~40 .lut_mask = "0004";
defparam \alu_inst|result[4]~40 .operation_mode = "normal";
defparam \alu_inst|result[4]~40 .output_mode = "comb_only";
defparam \alu_inst|result[4]~40 .register_cascade_mode = "off";
defparam \alu_inst|result[4]~40 .sum_lutc_input = "datac";
defparam \alu_inst|result[4]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \alu_inst|result[4]~38 (
// Equation(s):
// \alu_inst|result[4]~38_combout  = (\reg_a[4]~reg0_regout  & ((\cu_inst|WideOr6~0  $ (!\cu_inst|WideOr5~0 )))) # (!\reg_a[4]~reg0_regout  & ((\cu_inst|WideOr5~0 ) # ((\reg_b[4]~reg0_regout  & !\cu_inst|WideOr6~0 ))))

	.clk(gnd),
	.dataa(\reg_b[4]~reg0_regout ),
	.datab(\reg_a[4]~reg0_regout ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[4]~38 .lut_mask = "f30e";
defparam \alu_inst|result[4]~38 .operation_mode = "normal";
defparam \alu_inst|result[4]~38 .output_mode = "comb_only";
defparam \alu_inst|result[4]~38 .register_cascade_mode = "off";
defparam \alu_inst|result[4]~38 .sum_lutc_input = "datac";
defparam \alu_inst|result[4]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \reg_a[4]~reg0 (
// Equation(s):
// \alu_inst|Equal1~3  = ((A1L113Q $ (\reg_b[4]~reg0_regout )))
// \reg_a[4]~reg0_regout  = DFFEAS(\alu_inst|Equal1~3 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(delayed_data[4]),
	.datad(\reg_b[4]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal1~3 ),
	.regout(\reg_a[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[4]~reg0 .lut_mask = "0ff0";
defparam \reg_a[4]~reg0 .operation_mode = "normal";
defparam \reg_a[4]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[4]~reg0 .register_cascade_mode = "off";
defparam \reg_a[4]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxv_lcell \alu_inst|result[4]~39 (
// Equation(s):
// \alu_inst|result[4]~39_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[4]~38_combout  & (\reg_a[3]~reg0_regout )) # (!\alu_inst|result[4]~38_combout  & ((\alu_inst|Equal1~3 ))))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|result[4]~38_combout ))))

	.clk(gnd),
	.dataa(\reg_a[3]~reg0_regout ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\alu_inst|result[4]~38_combout ),
	.datad(\alu_inst|Equal1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[4]~39 .lut_mask = "bcb0";
defparam \alu_inst|result[4]~39 .operation_mode = "normal";
defparam \alu_inst|result[4]~39 .output_mode = "comb_only";
defparam \alu_inst|result[4]~39 .register_cascade_mode = "off";
defparam \alu_inst|result[4]~39 .sum_lutc_input = "datac";
defparam \alu_inst|result[4]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \alu_inst|result[4]~41 (
// Equation(s):
// \alu_inst|result[4]~41_combout  = (\alu_inst|result[13]~16_combout  & (((\alu_inst|result[4]~39_combout  & \alu_inst|result[6]~27_combout )))) # (!\alu_inst|result[13]~16_combout  & ((\alu_inst|result[4]~40_combout ) # ((!\alu_inst|result[6]~27_combout 
// ))))

	.clk(gnd),
	.dataa(\alu_inst|result[4]~40_combout ),
	.datab(\alu_inst|result[4]~39_combout ),
	.datac(\alu_inst|result[13]~16_combout ),
	.datad(\alu_inst|result[6]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[4]~41 .lut_mask = "ca0f";
defparam \alu_inst|result[4]~41 .operation_mode = "normal";
defparam \alu_inst|result[4]~41 .output_mode = "comb_only";
defparam \alu_inst|result[4]~41 .register_cascade_mode = "off";
defparam \alu_inst|result[4]~41 .sum_lutc_input = "datac";
defparam \alu_inst|result[4]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \alu_inst|result[4]~42 (
// Equation(s):
// \alu_inst|result[4]~42_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[4]~41_combout  & ((\alu_inst|Add0~22_combout ))) # (!\alu_inst|result[4]~41_combout  & (\alu_inst|result~37_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[4]~41_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result~37_combout ),
	.datab(\alu_inst|Add0~22_combout ),
	.datac(\alu_inst|result[6]~23_combout ),
	.datad(\alu_inst|result[4]~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[4]~42 .lut_mask = "cfa0";
defparam \alu_inst|result[4]~42 .operation_mode = "normal";
defparam \alu_inst|result[4]~42 .output_mode = "comb_only";
defparam \alu_inst|result[4]~42 .register_cascade_mode = "off";
defparam \alu_inst|result[4]~42 .sum_lutc_input = "datac";
defparam \alu_inst|result[4]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \ram_inst|memory~164 (
// Equation(s):
// \alu_inst|result[4]~43  = (((\alu_enable~9_combout  & \alu_inst|result[4]~42_combout )))
// \ram_inst|memory~164_regout  = DFFEAS(\alu_inst|result[4]~43 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[4]~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[4]~43 ),
	.regout(\ram_inst|memory~164_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~164 .lut_mask = "f000";
defparam \ram_inst|memory~164 .operation_mode = "normal";
defparam \ram_inst|memory~164 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~164 .register_cascade_mode = "off";
defparam \ram_inst|memory~164 .sum_lutc_input = "datac";
defparam \ram_inst|memory~164 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxv_lcell \ram_inst|memory~52 (
// Equation(s):
// \ram_inst|memory~52_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~52_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~52 .lut_mask = "00ff";
defparam \ram_inst|memory~52 .operation_mode = "normal";
defparam \ram_inst|memory~52 .output_mode = "reg_only";
defparam \ram_inst|memory~52 .register_cascade_mode = "off";
defparam \ram_inst|memory~52 .sum_lutc_input = "datac";
defparam \ram_inst|memory~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxv_lcell \ram_inst|memory~4 (
// Equation(s):
// \ram_inst|memory~4_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[4]~43 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[4]~43 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~4_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~4 .lut_mask = "0000";
defparam \ram_inst|memory~4 .operation_mode = "normal";
defparam \ram_inst|memory~4 .output_mode = "reg_only";
defparam \ram_inst|memory~4 .register_cascade_mode = "off";
defparam \ram_inst|memory~4 .sum_lutc_input = "datac";
defparam \ram_inst|memory~4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxv_lcell \ram_inst|memory~20 (
// Equation(s):
// \ram_inst|memory~1068  = (\ram_addr~1  & (((E1L38Q) # (\ram_addr~2 )))) # (!\ram_addr~1  & (\ram_inst|memory~4_regout  & ((!\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~4_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1068 ),
	.regout(\ram_inst|memory~20_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~20 .lut_mask = "cce2";
defparam \ram_inst|memory~20 .operation_mode = "normal";
defparam \ram_inst|memory~20 .output_mode = "comb_only";
defparam \ram_inst|memory~20 .register_cascade_mode = "off";
defparam \ram_inst|memory~20 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~20 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxv_lcell \ram_inst|memory~36 (
// Equation(s):
// \ram_inst|memory~1069  = (\ram_addr~2  & ((\ram_inst|memory~1068  & (!\ram_inst|memory~52_regout )) # (!\ram_inst|memory~1068  & ((E1L54Q))))) # (!\ram_addr~2  & (((\ram_inst|memory~1068 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~52_regout ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_inst|memory~1068 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1069 ),
	.regout(\ram_inst|memory~36_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~36 .lut_mask = "77a0";
defparam \ram_inst|memory~36 .operation_mode = "normal";
defparam \ram_inst|memory~36 .output_mode = "comb_only";
defparam \ram_inst|memory~36 .register_cascade_mode = "off";
defparam \ram_inst|memory~36 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~36 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxv_lcell \ram_inst|memory~116 (
// Equation(s):
// \ram_inst|memory~116_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~116_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~116 .lut_mask = "00ff";
defparam \ram_inst|memory~116 .operation_mode = "normal";
defparam \ram_inst|memory~116 .output_mode = "reg_only";
defparam \ram_inst|memory~116 .register_cascade_mode = "off";
defparam \ram_inst|memory~116 .sum_lutc_input = "datac";
defparam \ram_inst|memory~116 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \ram_inst|memory~84 (
// Equation(s):
// \ram_inst|memory~84_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~84_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~84 .lut_mask = "00ff";
defparam \ram_inst|memory~84 .operation_mode = "normal";
defparam \ram_inst|memory~84 .output_mode = "reg_only";
defparam \ram_inst|memory~84 .register_cascade_mode = "off";
defparam \ram_inst|memory~84 .sum_lutc_input = "datac";
defparam \ram_inst|memory~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxv_lcell \ram_inst|memory~100 (
// Equation(s):
// \ram_inst|memory~100_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~100_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~100 .lut_mask = "00ff";
defparam \ram_inst|memory~100 .operation_mode = "normal";
defparam \ram_inst|memory~100 .output_mode = "reg_only";
defparam \ram_inst|memory~100 .register_cascade_mode = "off";
defparam \ram_inst|memory~100 .sum_lutc_input = "datac";
defparam \ram_inst|memory~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxv_lcell \ram_inst|memory~68 (
// Equation(s):
// \ram_inst|memory~68_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~68_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~68 .lut_mask = "00ff";
defparam \ram_inst|memory~68 .operation_mode = "normal";
defparam \ram_inst|memory~68 .output_mode = "reg_only";
defparam \ram_inst|memory~68 .register_cascade_mode = "off";
defparam \ram_inst|memory~68 .sum_lutc_input = "datac";
defparam \ram_inst|memory~68 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxv_lcell \ram_inst|memory~1066 (
// Equation(s):
// \ram_inst|memory~1066_combout  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & (!\ram_inst|memory~100_regout )) # (!\ram_addr~2  & ((!\ram_inst|memory~68_regout )))))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~100_regout ),
	.datac(\ram_inst|memory~68_regout ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1066_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1066 .lut_mask = "bb05";
defparam \ram_inst|memory~1066 .operation_mode = "normal";
defparam \ram_inst|memory~1066 .output_mode = "comb_only";
defparam \ram_inst|memory~1066 .register_cascade_mode = "off";
defparam \ram_inst|memory~1066 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1066 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxv_lcell \ram_inst|memory~1067 (
// Equation(s):
// \ram_inst|memory~1067_combout  = (\ram_addr~1  & ((\ram_inst|memory~1066_combout  & (!\ram_inst|memory~116_regout )) # (!\ram_inst|memory~1066_combout  & ((!\ram_inst|memory~84_regout ))))) # (!\ram_addr~1  & (((\ram_inst|memory~1066_combout ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~116_regout ),
	.datab(\ram_addr~1 ),
	.datac(\ram_inst|memory~84_regout ),
	.datad(\ram_inst|memory~1066_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1067_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1067 .lut_mask = "770c";
defparam \ram_inst|memory~1067 .operation_mode = "normal";
defparam \ram_inst|memory~1067 .output_mode = "comb_only";
defparam \ram_inst|memory~1067 .register_cascade_mode = "off";
defparam \ram_inst|memory~1067 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1067 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxv_lcell \ram_inst|memory~1070 (
// Equation(s):
// \ram_inst|memory~1070_combout  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((\ram_inst|memory~1067_combout ))) # (!\ram_addr~3  & (\ram_inst|memory~1069 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~1069 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1067_combout ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1070_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1070 .lut_mask = "fc22";
defparam \ram_inst|memory~1070 .operation_mode = "normal";
defparam \ram_inst|memory~1070 .output_mode = "comb_only";
defparam \ram_inst|memory~1070 .register_cascade_mode = "off";
defparam \ram_inst|memory~1070 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1070 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxv_lcell \ram_inst|memory~132 (
// Equation(s):
// \ram_inst|memory~132_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~132_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~132 .lut_mask = "00ff";
defparam \ram_inst|memory~132 .operation_mode = "normal";
defparam \ram_inst|memory~132 .output_mode = "reg_only";
defparam \ram_inst|memory~132 .register_cascade_mode = "off";
defparam \ram_inst|memory~132 .sum_lutc_input = "datac";
defparam \ram_inst|memory~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxv_lcell \ram_inst|memory~148 (
// Equation(s):
// \ram_inst|memory~1064  = (\ram_addr~1  & (((E1L166Q) # (\ram_addr~2 )))) # (!\ram_addr~1  & (!\ram_inst|memory~132_regout  & ((!\ram_addr~2 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~132_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1064 ),
	.regout(\ram_inst|memory~148_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~148 .lut_mask = "ccd1";
defparam \ram_inst|memory~148 .operation_mode = "normal";
defparam \ram_inst|memory~148 .output_mode = "comb_only";
defparam \ram_inst|memory~148 .register_cascade_mode = "off";
defparam \ram_inst|memory~148 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~148 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y9_N0
maxv_lcell \ram_inst|memory~180 (
// Equation(s):
// \ram_inst|memory~1065  = (\ram_addr~2  & ((\ram_inst|memory~1064  & ((E1L198Q))) # (!\ram_inst|memory~1064  & (\ram_inst|memory~164_regout )))) # (!\ram_addr~2  & (((\ram_inst|memory~1064 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~164_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_inst|memory~1064 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1065 ),
	.regout(\ram_inst|memory~180_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~180 .lut_mask = "f388";
defparam \ram_inst|memory~180 .operation_mode = "normal";
defparam \ram_inst|memory~180 .output_mode = "comb_only";
defparam \ram_inst|memory~180 .register_cascade_mode = "off";
defparam \ram_inst|memory~180 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~180 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxv_lcell \ram_inst|memory~228 (
// Equation(s):
// \ram_inst|memory~228_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~228_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~228 .lut_mask = "00ff";
defparam \ram_inst|memory~228 .operation_mode = "normal";
defparam \ram_inst|memory~228 .output_mode = "reg_only";
defparam \ram_inst|memory~228 .register_cascade_mode = "off";
defparam \ram_inst|memory~228 .sum_lutc_input = "datac";
defparam \ram_inst|memory~228 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxv_lcell \ram_inst|memory~196 (
// Equation(s):
// \ram_inst|memory~1071  = (\ram_addr~2  & (((\ram_addr~1 )) # (!\ram_inst|memory~228_regout ))) # (!\ram_addr~2  & (((E1L214Q & !\ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~228_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1071 ),
	.regout(\ram_inst|memory~196_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~196 .lut_mask = "cc74";
defparam \ram_inst|memory~196 .operation_mode = "normal";
defparam \ram_inst|memory~196 .output_mode = "comb_only";
defparam \ram_inst|memory~196 .register_cascade_mode = "off";
defparam \ram_inst|memory~196 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~196 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxv_lcell \ram_inst|memory~244 (
// Equation(s):
// \ram_inst|memory~244_regout  = DFFEAS((((!\alu_inst|result[4]~43 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~244_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~244 .lut_mask = "00ff";
defparam \ram_inst|memory~244 .operation_mode = "normal";
defparam \ram_inst|memory~244 .output_mode = "reg_only";
defparam \ram_inst|memory~244 .register_cascade_mode = "off";
defparam \ram_inst|memory~244 .sum_lutc_input = "datac";
defparam \ram_inst|memory~244 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxv_lcell \ram_inst|memory~212 (
// Equation(s):
// \ram_inst|memory~1072  = (\ram_inst|memory~1071  & (((!\ram_addr~1 )) # (!\ram_inst|memory~244_regout ))) # (!\ram_inst|memory~1071  & (((E1L230Q & \ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1071 ),
	.datab(\ram_inst|memory~244_regout ),
	.datac(\alu_inst|result[4]~43 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1072 ),
	.regout(\ram_inst|memory~212_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~212 .lut_mask = "72aa";
defparam \ram_inst|memory~212 .operation_mode = "normal";
defparam \ram_inst|memory~212 .output_mode = "comb_only";
defparam \ram_inst|memory~212 .register_cascade_mode = "off";
defparam \ram_inst|memory~212 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~212 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxv_lcell \ram_inst|data_out[4] (
// Equation(s):
// \ram_inst|data_out [4] = DFFEAS((\ram_inst|memory~1070_combout  & (((\ram_inst|memory~1072 )) # (!\ram_addr~4 ))) # (!\ram_inst|memory~1070_combout  & (\ram_addr~4  & (\ram_inst|memory~1065 ))), GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1070_combout ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1065 ),
	.datad(\ram_inst|memory~1072 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[4] .lut_mask = "ea62";
defparam \ram_inst|data_out[4] .operation_mode = "normal";
defparam \ram_inst|data_out[4] .output_mode = "reg_only";
defparam \ram_inst|data_out[4] .register_cascade_mode = "off";
defparam \ram_inst|data_out[4] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \delayed_data[4] (
// Equation(s):
// delayed_data[4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[4] .lut_mask = "0000";
defparam \delayed_data[4] .operation_mode = "normal";
defparam \delayed_data[4] .output_mode = "reg_only";
defparam \delayed_data[4] .register_cascade_mode = "off";
defparam \delayed_data[4] .sum_lutc_input = "datac";
defparam \delayed_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \alu_inst|result[3]~34 (
// Equation(s):
// \alu_inst|result[3]~34_combout  = (\alu_inst|result[13]~17_combout  & ((\alu_inst|result[13]~18_combout  & (\reg_a[4]~reg0_regout )) # (!\alu_inst|result[13]~18_combout  & ((\alu_inst|Add0~17_combout ))))) # (!\alu_inst|result[13]~17_combout  & 
// (((!\alu_inst|result[13]~18_combout ))))

	.clk(gnd),
	.dataa(\reg_a[4]~reg0_regout ),
	.datab(\alu_inst|result[13]~17_combout ),
	.datac(\alu_inst|result[13]~18_combout ),
	.datad(\alu_inst|Add0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[3]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[3]~34 .lut_mask = "8f83";
defparam \alu_inst|result[3]~34 .operation_mode = "normal";
defparam \alu_inst|result[3]~34 .output_mode = "comb_only";
defparam \alu_inst|result[3]~34 .register_cascade_mode = "off";
defparam \alu_inst|result[3]~34 .sum_lutc_input = "datac";
defparam \alu_inst|result[3]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \alu_inst|result[3]~35 (
// Equation(s):
// \alu_inst|result[3]~35_combout  = (\alu_inst|result[13]~16_combout  & ((\alu_inst|result[3]~34_combout  & ((\alu_inst|result[3]~33_combout ))) # (!\alu_inst|result[3]~34_combout  & (\alu_inst|Equal1~2 )))) # (!\alu_inst|result[13]~16_combout  & 
// (((\alu_inst|result[3]~34_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[13]~16_combout ),
	.datab(\alu_inst|Equal1~2 ),
	.datac(\alu_inst|result[3]~33_combout ),
	.datad(\alu_inst|result[3]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[3]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[3]~35 .lut_mask = "f588";
defparam \alu_inst|result[3]~35 .operation_mode = "normal";
defparam \alu_inst|result[3]~35 .output_mode = "comb_only";
defparam \alu_inst|result[3]~35 .register_cascade_mode = "off";
defparam \alu_inst|result[3]~35 .sum_lutc_input = "datac";
defparam \alu_inst|result[3]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \ram_inst|memory~83 (
// Equation(s):
// \alu_inst|result[3]~36  = ((\alu_enable~9_combout  & (\alu_inst|result[3]~35_combout )))
// \ram_inst|memory~83_regout  = DFFEAS(\alu_inst|result[3]~36 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\alu_enable~9_combout ),
	.datac(\alu_inst|result[3]~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[3]~36 ),
	.regout(\ram_inst|memory~83_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~83 .lut_mask = "c0c0";
defparam \ram_inst|memory~83 .operation_mode = "normal";
defparam \ram_inst|memory~83 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~83 .register_cascade_mode = "off";
defparam \ram_inst|memory~83 .sum_lutc_input = "datac";
defparam \ram_inst|memory~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \ram_inst|memory~19 (
// Equation(s):
// \ram_inst|memory~19_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1195_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[3]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~19_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~19 .lut_mask = "00ff";
defparam \ram_inst|memory~19 .operation_mode = "normal";
defparam \ram_inst|memory~19 .output_mode = "reg_only";
defparam \ram_inst|memory~19 .register_cascade_mode = "off";
defparam \ram_inst|memory~19 .sum_lutc_input = "datac";
defparam \ram_inst|memory~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \ram_inst|memory~147 (
// Equation(s):
// \ram_inst|memory~1054  = (\ram_addr~3  & (((\ram_addr~4 )))) # (!\ram_addr~3  & ((\ram_addr~4  & ((E1L165Q))) # (!\ram_addr~4  & (!\ram_inst|memory~19_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~19_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\ram_addr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1054 ),
	.regout(\ram_inst|memory~147_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~147 .lut_mask = "fc11";
defparam \ram_inst|memory~147 .operation_mode = "normal";
defparam \ram_inst|memory~147 .output_mode = "comb_only";
defparam \ram_inst|memory~147 .register_cascade_mode = "off";
defparam \ram_inst|memory~147 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~147 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \ram_inst|memory~211 (
// Equation(s):
// \ram_inst|memory~211_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~211_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~211 .lut_mask = "0f0f";
defparam \ram_inst|memory~211 .operation_mode = "normal";
defparam \ram_inst|memory~211 .output_mode = "reg_only";
defparam \ram_inst|memory~211 .register_cascade_mode = "off";
defparam \ram_inst|memory~211 .sum_lutc_input = "datac";
defparam \ram_inst|memory~211 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \ram_inst|memory~1055 (
// Equation(s):
// \ram_inst|memory~1055_combout  = (\ram_inst|memory~1054  & (((!\ram_inst|memory~211_regout ) # (!\ram_addr~3 )))) # (!\ram_inst|memory~1054  & (\ram_inst|memory~83_regout  & (\ram_addr~3 )))

	.clk(gnd),
	.dataa(\ram_inst|memory~1054 ),
	.datab(\ram_inst|memory~83_regout ),
	.datac(\ram_addr~3 ),
	.datad(\ram_inst|memory~211_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1055_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1055 .lut_mask = "4aea";
defparam \ram_inst|memory~1055 .operation_mode = "normal";
defparam \ram_inst|memory~1055 .output_mode = "comb_only";
defparam \ram_inst|memory~1055 .register_cascade_mode = "off";
defparam \ram_inst|memory~1055 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1055 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \ram_inst|memory~115 (
// Equation(s):
// \ram_inst|memory~115_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~115_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~115 .lut_mask = "0f0f";
defparam \ram_inst|memory~115 .operation_mode = "normal";
defparam \ram_inst|memory~115 .output_mode = "reg_only";
defparam \ram_inst|memory~115 .register_cascade_mode = "off";
defparam \ram_inst|memory~115 .sum_lutc_input = "datac";
defparam \ram_inst|memory~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \ram_inst|memory~179 (
// Equation(s):
// \ram_inst|memory~179_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[3]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~179_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~179 .lut_mask = "00ff";
defparam \ram_inst|memory~179 .operation_mode = "normal";
defparam \ram_inst|memory~179 .output_mode = "reg_only";
defparam \ram_inst|memory~179 .register_cascade_mode = "off";
defparam \ram_inst|memory~179 .sum_lutc_input = "datac";
defparam \ram_inst|memory~179 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \ram_inst|memory~51 (
// Equation(s):
// \ram_inst|memory~1061  = (\ram_addr~4  & ((\ram_addr~3 ) # ((!\ram_inst|memory~179_regout )))) # (!\ram_addr~4  & (!\ram_addr~3  & (E1L69Q)))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\ram_inst|memory~179_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1061 ),
	.regout(\ram_inst|memory~51_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~51 .lut_mask = "98ba";
defparam \ram_inst|memory~51 .operation_mode = "normal";
defparam \ram_inst|memory~51 .output_mode = "comb_only";
defparam \ram_inst|memory~51 .register_cascade_mode = "off";
defparam \ram_inst|memory~51 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~51 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \ram_inst|memory~243 (
// Equation(s):
// \ram_inst|memory~1062  = (\ram_addr~3  & ((\ram_inst|memory~1061  & ((E1L261Q))) # (!\ram_inst|memory~1061  & (!\ram_inst|memory~115_regout )))) # (!\ram_addr~3  & (((\ram_inst|memory~1061 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~115_regout ),
	.datab(\ram_addr~3 ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\ram_inst|memory~1061 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1062 ),
	.regout(\ram_inst|memory~243_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~243 .lut_mask = "f344";
defparam \ram_inst|memory~243 .operation_mode = "normal";
defparam \ram_inst|memory~243 .output_mode = "comb_only";
defparam \ram_inst|memory~243 .register_cascade_mode = "off";
defparam \ram_inst|memory~243 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~243 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \ram_inst|memory~195 (
// Equation(s):
// \ram_inst|memory~195_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[3]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~195_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~195 .lut_mask = "00ff";
defparam \ram_inst|memory~195 .operation_mode = "normal";
defparam \ram_inst|memory~195 .output_mode = "reg_only";
defparam \ram_inst|memory~195 .register_cascade_mode = "off";
defparam \ram_inst|memory~195 .sum_lutc_input = "datac";
defparam \ram_inst|memory~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \ram_inst|memory~131 (
// Equation(s):
// \ram_inst|memory~131_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[3]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~131_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~131 .lut_mask = "00ff";
defparam \ram_inst|memory~131 .operation_mode = "normal";
defparam \ram_inst|memory~131 .output_mode = "reg_only";
defparam \ram_inst|memory~131 .register_cascade_mode = "off";
defparam \ram_inst|memory~131 .sum_lutc_input = "datac";
defparam \ram_inst|memory~131 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \ram_inst|memory~3 (
// Equation(s):
// \ram_inst|memory~3_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , \alu_inst|result[3]~36 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~3_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~3 .lut_mask = "0000";
defparam \ram_inst|memory~3 .operation_mode = "normal";
defparam \ram_inst|memory~3 .output_mode = "reg_only";
defparam \ram_inst|memory~3 .register_cascade_mode = "off";
defparam \ram_inst|memory~3 .sum_lutc_input = "datac";
defparam \ram_inst|memory~3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \ram_inst|memory~67 (
// Equation(s):
// \ram_inst|memory~1058  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & ((E1L85Q))) # (!\ram_addr~3  & (\ram_inst|memory~3_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~3_regout ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1058 ),
	.regout(\ram_inst|memory~67_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~67 .lut_mask = "fa44";
defparam \ram_inst|memory~67 .operation_mode = "normal";
defparam \ram_inst|memory~67 .output_mode = "comb_only";
defparam \ram_inst|memory~67 .register_cascade_mode = "off";
defparam \ram_inst|memory~67 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~67 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \ram_inst|memory~1059 (
// Equation(s):
// \ram_inst|memory~1059_combout  = (\ram_addr~4  & ((\ram_inst|memory~1058  & (!\ram_inst|memory~195_regout )) # (!\ram_inst|memory~1058  & ((!\ram_inst|memory~131_regout ))))) # (!\ram_addr~4  & (((\ram_inst|memory~1058 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~195_regout ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~131_regout ),
	.datad(\ram_inst|memory~1058 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1059_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1059 .lut_mask = "770c";
defparam \ram_inst|memory~1059 .operation_mode = "normal";
defparam \ram_inst|memory~1059 .output_mode = "comb_only";
defparam \ram_inst|memory~1059 .register_cascade_mode = "off";
defparam \ram_inst|memory~1059 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1059 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \ram_inst|memory~227 (
// Equation(s):
// \ram_inst|memory~227_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , \alu_inst|result[3]~36 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~227_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~227 .lut_mask = "0000";
defparam \ram_inst|memory~227 .operation_mode = "normal";
defparam \ram_inst|memory~227 .output_mode = "reg_only";
defparam \ram_inst|memory~227 .register_cascade_mode = "off";
defparam \ram_inst|memory~227 .sum_lutc_input = "datac";
defparam \ram_inst|memory~227 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \ram_inst|memory~99 (
// Equation(s):
// \ram_inst|memory~99_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~99_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~99 .lut_mask = "0f0f";
defparam \ram_inst|memory~99 .operation_mode = "normal";
defparam \ram_inst|memory~99 .output_mode = "reg_only";
defparam \ram_inst|memory~99 .register_cascade_mode = "off";
defparam \ram_inst|memory~99 .sum_lutc_input = "datac";
defparam \ram_inst|memory~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \ram_inst|memory~35 (
// Equation(s):
// \ram_inst|memory~35_regout  = DFFEAS((((!\alu_inst|result[3]~36 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[3]~36 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~35_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~35 .lut_mask = "0f0f";
defparam \ram_inst|memory~35 .operation_mode = "normal";
defparam \ram_inst|memory~35 .output_mode = "reg_only";
defparam \ram_inst|memory~35 .register_cascade_mode = "off";
defparam \ram_inst|memory~35 .sum_lutc_input = "datac";
defparam \ram_inst|memory~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \ram_inst|memory~1056 (
// Equation(s):
// \ram_inst|memory~1056_combout  = (\ram_addr~4  & (((\ram_addr~3 )))) # (!\ram_addr~4  & ((\ram_addr~3  & (!\ram_inst|memory~99_regout )) # (!\ram_addr~3  & ((!\ram_inst|memory~35_regout )))))

	.clk(gnd),
	.dataa(\ram_inst|memory~99_regout ),
	.datab(\ram_inst|memory~35_regout ),
	.datac(\ram_addr~4 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1056_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1056 .lut_mask = "f503";
defparam \ram_inst|memory~1056 .operation_mode = "normal";
defparam \ram_inst|memory~1056 .output_mode = "comb_only";
defparam \ram_inst|memory~1056 .register_cascade_mode = "off";
defparam \ram_inst|memory~1056 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1056 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \ram_inst|memory~163 (
// Equation(s):
// \ram_inst|memory~1057  = (\ram_addr~4  & ((\ram_inst|memory~1056_combout  & (\ram_inst|memory~227_regout )) # (!\ram_inst|memory~1056_combout  & ((E1L181Q))))) # (!\ram_addr~4  & (((\ram_inst|memory~1056_combout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~227_regout ),
	.datab(\ram_addr~4 ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\ram_inst|memory~1056_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1057 ),
	.regout(\ram_inst|memory~163_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~163 .lut_mask = "bbc0";
defparam \ram_inst|memory~163 .operation_mode = "normal";
defparam \ram_inst|memory~163 .output_mode = "comb_only";
defparam \ram_inst|memory~163 .register_cascade_mode = "off";
defparam \ram_inst|memory~163 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~163 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \ram_inst|memory~1060 (
// Equation(s):
// \ram_inst|memory~1060_combout  = (\ram_addr~1  & (\ram_addr~2 )) # (!\ram_addr~1  & ((\ram_addr~2  & ((\ram_inst|memory~1057 ))) # (!\ram_addr~2  & (\ram_inst|memory~1059_combout ))))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~1059_combout ),
	.datad(\ram_inst|memory~1057 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1060_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1060 .lut_mask = "dc98";
defparam \ram_inst|memory~1060 .operation_mode = "normal";
defparam \ram_inst|memory~1060 .output_mode = "comb_only";
defparam \ram_inst|memory~1060 .register_cascade_mode = "off";
defparam \ram_inst|memory~1060 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1060 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \ram_inst|data_out[3] (
// Equation(s):
// \ram_inst|data_out [3] = DFFEAS((\ram_addr~1  & ((\ram_inst|memory~1060_combout  & ((\ram_inst|memory~1062 ))) # (!\ram_inst|memory~1060_combout  & (\ram_inst|memory~1055_combout )))) # (!\ram_addr~1  & (((\ram_inst|memory~1060_combout )))), 
// GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~1055_combout ),
	.datac(\ram_inst|memory~1062 ),
	.datad(\ram_inst|memory~1060_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[3] .lut_mask = "f588";
defparam \ram_inst|data_out[3] .operation_mode = "normal";
defparam \ram_inst|data_out[3] .output_mode = "reg_only";
defparam \ram_inst|data_out[3] .register_cascade_mode = "off";
defparam \ram_inst|data_out[3] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \delayed_data[3] (
// Equation(s):
// delayed_data[3] = DFFEAS((((\ram_inst|data_out [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_inst|data_out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[3] .lut_mask = "ff00";
defparam \delayed_data[3] .operation_mode = "normal";
defparam \delayed_data[3] .output_mode = "reg_only";
defparam \delayed_data[3] .register_cascade_mode = "off";
defparam \delayed_data[3] .sum_lutc_input = "datac";
defparam \delayed_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxv_lcell \alu_inst|result[2]~26 (
// Equation(s):
// \alu_inst|result[2]~26_combout  = (!\cu_inst|WideOr5~0  & (!\cu_inst|WideOr6~0  & (\reg_a[3]~reg0_regout  & !\cu_inst|WideOr4~0 )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\reg_a[3]~reg0_regout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[2]~26 .lut_mask = "0010";
defparam \alu_inst|result[2]~26 .operation_mode = "normal";
defparam \alu_inst|result[2]~26 .output_mode = "comb_only";
defparam \alu_inst|result[2]~26 .register_cascade_mode = "off";
defparam \alu_inst|result[2]~26 .sum_lutc_input = "datac";
defparam \alu_inst|result[2]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \alu_inst|result[2]~24 (
// Equation(s):
// \alu_inst|result[2]~24_combout  = (\cu_inst|WideOr6~0  & (((\cu_inst|WideOr5~0 )))) # (!\cu_inst|WideOr6~0  & ((\reg_a[2]~reg0_regout  & ((!\cu_inst|WideOr5~0 ))) # (!\reg_a[2]~reg0_regout  & ((\reg_b[2]~reg0_regout ) # (\cu_inst|WideOr5~0 )))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr6~0 ),
	.datab(\reg_a[2]~reg0_regout ),
	.datac(\reg_b[2]~reg0_regout ),
	.datad(\cu_inst|WideOr5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[2]~24 .lut_mask = "bb54";
defparam \alu_inst|result[2]~24 .operation_mode = "normal";
defparam \alu_inst|result[2]~24 .output_mode = "comb_only";
defparam \alu_inst|result[2]~24 .register_cascade_mode = "off";
defparam \alu_inst|result[2]~24 .sum_lutc_input = "datac";
defparam \alu_inst|result[2]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \alu_inst|result[2]~25 (
// Equation(s):
// \alu_inst|result[2]~25_combout  = (\cu_inst|WideOr6~0  & ((\alu_inst|result[2]~24_combout  & ((\reg_a[1]~reg0_regout ))) # (!\alu_inst|result[2]~24_combout  & (\alu_inst|Equal1~1 )))) # (!\cu_inst|WideOr6~0  & (((\alu_inst|result[2]~24_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~1 ),
	.datab(\reg_a[1]~reg0_regout ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\alu_inst|result[2]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[2]~25 .lut_mask = "cfa0";
defparam \alu_inst|result[2]~25 .operation_mode = "normal";
defparam \alu_inst|result[2]~25 .output_mode = "comb_only";
defparam \alu_inst|result[2]~25 .register_cascade_mode = "off";
defparam \alu_inst|result[2]~25 .sum_lutc_input = "datac";
defparam \alu_inst|result[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \alu_inst|result[2]~28 (
// Equation(s):
// \alu_inst|result[2]~28_combout  = (\alu_inst|result[6]~27_combout  & ((\alu_inst|result[13]~16_combout  & ((\alu_inst|result[2]~25_combout ))) # (!\alu_inst|result[13]~16_combout  & (\alu_inst|result[2]~26_combout )))) # (!\alu_inst|result[6]~27_combout  
// & (!\alu_inst|result[13]~16_combout ))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~27_combout ),
	.datab(\alu_inst|result[13]~16_combout ),
	.datac(\alu_inst|result[2]~26_combout ),
	.datad(\alu_inst|result[2]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[2]~28 .lut_mask = "b931";
defparam \alu_inst|result[2]~28 .operation_mode = "normal";
defparam \alu_inst|result[2]~28 .output_mode = "comb_only";
defparam \alu_inst|result[2]~28 .register_cascade_mode = "off";
defparam \alu_inst|result[2]~28 .sum_lutc_input = "datac";
defparam \alu_inst|result[2]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \alu_inst|result[2]~29 (
// Equation(s):
// \alu_inst|result[2]~29_combout  = (\alu_inst|result[6]~23_combout  & ((\alu_inst|result[2]~28_combout  & ((\alu_inst|Add0~12_combout ))) # (!\alu_inst|result[2]~28_combout  & (\alu_inst|result~22_combout )))) # (!\alu_inst|result[6]~23_combout  & 
// (((\alu_inst|result[2]~28_combout ))))

	.clk(gnd),
	.dataa(\alu_inst|result[6]~23_combout ),
	.datab(\alu_inst|result~22_combout ),
	.datac(\alu_inst|Add0~12_combout ),
	.datad(\alu_inst|result[2]~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[2]~29 .lut_mask = "f588";
defparam \alu_inst|result[2]~29 .operation_mode = "normal";
defparam \alu_inst|result[2]~29 .output_mode = "comb_only";
defparam \alu_inst|result[2]~29 .register_cascade_mode = "off";
defparam \alu_inst|result[2]~29 .sum_lutc_input = "datac";
defparam \alu_inst|result[2]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \ram_inst|memory~98 (
// Equation(s):
// \alu_inst|result[2]~30  = (((\alu_enable~9_combout  & \alu_inst|result[2]~29_combout )))
// \ram_inst|memory~98_regout  = DFFEAS(\alu_inst|result[2]~30 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_enable~9_combout ),
	.datad(\alu_inst|result[2]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[2]~30 ),
	.regout(\ram_inst|memory~98_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~98 .lut_mask = "f000";
defparam \ram_inst|memory~98 .operation_mode = "normal";
defparam \ram_inst|memory~98 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~98 .register_cascade_mode = "off";
defparam \ram_inst|memory~98 .sum_lutc_input = "datac";
defparam \ram_inst|memory~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \ram_inst|memory~162 (
// Equation(s):
// \ram_inst|memory~162_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~162_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~162 .lut_mask = "00ff";
defparam \ram_inst|memory~162 .operation_mode = "normal";
defparam \ram_inst|memory~162 .output_mode = "reg_only";
defparam \ram_inst|memory~162 .register_cascade_mode = "off";
defparam \ram_inst|memory~162 .sum_lutc_input = "datac";
defparam \ram_inst|memory~162 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxv_lcell \ram_inst|memory~130 (
// Equation(s):
// \ram_inst|memory~130_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~130_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~130 .lut_mask = "0f0f";
defparam \ram_inst|memory~130 .operation_mode = "normal";
defparam \ram_inst|memory~130 .output_mode = "reg_only";
defparam \ram_inst|memory~130 .register_cascade_mode = "off";
defparam \ram_inst|memory~130 .sum_lutc_input = "datac";
defparam \ram_inst|memory~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxv_lcell \ram_inst|memory~1046 (
// Equation(s):
// \ram_inst|memory~1046_combout  = (\ram_addr~2  & (((\ram_addr~1 )) # (!\ram_inst|memory~162_regout ))) # (!\ram_addr~2  & (((!\ram_inst|memory~130_regout  & !\ram_addr~1 ))))

	.clk(gnd),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~162_regout ),
	.datac(\ram_inst|memory~130_regout ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1046_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1046 .lut_mask = "aa27";
defparam \ram_inst|memory~1046 .operation_mode = "normal";
defparam \ram_inst|memory~1046 .output_mode = "comb_only";
defparam \ram_inst|memory~1046 .register_cascade_mode = "off";
defparam \ram_inst|memory~1046 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1046 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \ram_inst|memory~178 (
// Equation(s):
// \ram_inst|memory~178_regout  = DFFEAS((((\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1189_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~178_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~178 .lut_mask = "ff00";
defparam \ram_inst|memory~178 .operation_mode = "normal";
defparam \ram_inst|memory~178 .output_mode = "reg_only";
defparam \ram_inst|memory~178 .register_cascade_mode = "off";
defparam \ram_inst|memory~178 .sum_lutc_input = "datac";
defparam \ram_inst|memory~178 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxv_lcell \ram_inst|memory~146 (
// Equation(s):
// \ram_inst|memory~1047  = (\ram_inst|memory~1046_combout  & (((\ram_inst|memory~178_regout )) # (!\ram_addr~1 ))) # (!\ram_inst|memory~1046_combout  & (\ram_addr~1  & (E1L164Q)))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1046_combout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[2]~30 ),
	.datad(\ram_inst|memory~178_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1047 ),
	.regout(\ram_inst|memory~146_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~146 .lut_mask = "ea62";
defparam \ram_inst|memory~146 .operation_mode = "normal";
defparam \ram_inst|memory~146 .output_mode = "comb_only";
defparam \ram_inst|memory~146 .register_cascade_mode = "off";
defparam \ram_inst|memory~146 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~146 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxv_lcell \ram_inst|memory~50 (
// Equation(s):
// \ram_inst|memory~50_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1197_combout , \alu_inst|result[2]~30 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~50_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~50 .lut_mask = "0000";
defparam \ram_inst|memory~50 .operation_mode = "normal";
defparam \ram_inst|memory~50 .output_mode = "reg_only";
defparam \ram_inst|memory~50 .register_cascade_mode = "off";
defparam \ram_inst|memory~50 .sum_lutc_input = "datac";
defparam \ram_inst|memory~50 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxv_lcell \ram_inst|memory~34 (
// Equation(s):
// \ram_inst|memory~34_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~34_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~34 .lut_mask = "00ff";
defparam \ram_inst|memory~34 .operation_mode = "normal";
defparam \ram_inst|memory~34 .output_mode = "reg_only";
defparam \ram_inst|memory~34 .register_cascade_mode = "off";
defparam \ram_inst|memory~34 .sum_lutc_input = "datac";
defparam \ram_inst|memory~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxv_lcell \ram_inst|memory~2 (
// Equation(s):
// \ram_inst|memory~2_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~2_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~2 .lut_mask = "00ff";
defparam \ram_inst|memory~2 .operation_mode = "normal";
defparam \ram_inst|memory~2 .output_mode = "reg_only";
defparam \ram_inst|memory~2 .register_cascade_mode = "off";
defparam \ram_inst|memory~2 .sum_lutc_input = "datac";
defparam \ram_inst|memory~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxv_lcell \ram_inst|memory~1048 (
// Equation(s):
// \ram_inst|memory~1048_combout  = (\ram_addr~1  & (((\ram_addr~2 )))) # (!\ram_addr~1  & ((\ram_addr~2  & (!\ram_inst|memory~34_regout )) # (!\ram_addr~2  & ((!\ram_inst|memory~2_regout )))))

	.clk(gnd),
	.dataa(\ram_inst|memory~34_regout ),
	.datab(\ram_addr~1 ),
	.datac(\ram_inst|memory~2_regout ),
	.datad(\ram_addr~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1048_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1048 .lut_mask = "dd03";
defparam \ram_inst|memory~1048 .operation_mode = "normal";
defparam \ram_inst|memory~1048 .output_mode = "comb_only";
defparam \ram_inst|memory~1048 .register_cascade_mode = "off";
defparam \ram_inst|memory~1048 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1048 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxv_lcell \ram_inst|memory~18 (
// Equation(s):
// \ram_inst|memory~1049  = (\ram_addr~1  & ((\ram_inst|memory~1048_combout  & (\ram_inst|memory~50_regout )) # (!\ram_inst|memory~1048_combout  & ((E1L36Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1048_combout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~50_regout ),
	.datab(\ram_addr~1 ),
	.datac(\alu_inst|result[2]~30 ),
	.datad(\ram_inst|memory~1048_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1049 ),
	.regout(\ram_inst|memory~18_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~18 .lut_mask = "bbc0";
defparam \ram_inst|memory~18 .operation_mode = "normal";
defparam \ram_inst|memory~18 .output_mode = "comb_only";
defparam \ram_inst|memory~18 .register_cascade_mode = "off";
defparam \ram_inst|memory~18 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~18 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxv_lcell \ram_inst|memory~1050 (
// Equation(s):
// \ram_inst|memory~1050_combout  = (\ram_addr~4  & ((\ram_inst|memory~1047 ) # ((\ram_addr~3 )))) # (!\ram_addr~4  & (((\ram_inst|memory~1049  & !\ram_addr~3 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~1047 ),
	.datab(\ram_addr~4 ),
	.datac(\ram_inst|memory~1049 ),
	.datad(\ram_addr~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1050_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1050 .lut_mask = "ccb8";
defparam \ram_inst|memory~1050 .operation_mode = "normal";
defparam \ram_inst|memory~1050 .output_mode = "comb_only";
defparam \ram_inst|memory~1050 .register_cascade_mode = "off";
defparam \ram_inst|memory~1050 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1050 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxv_lcell \ram_inst|memory~114 (
// Equation(s):
// \ram_inst|memory~114_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~114_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~114 .lut_mask = "0f0f";
defparam \ram_inst|memory~114 .operation_mode = "normal";
defparam \ram_inst|memory~114 .output_mode = "reg_only";
defparam \ram_inst|memory~114 .register_cascade_mode = "off";
defparam \ram_inst|memory~114 .sum_lutc_input = "datac";
defparam \ram_inst|memory~114 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \ram_inst|memory~82 (
// Equation(s):
// \ram_inst|memory~82_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1190_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~82_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~82 .lut_mask = "00ff";
defparam \ram_inst|memory~82 .operation_mode = "normal";
defparam \ram_inst|memory~82 .output_mode = "reg_only";
defparam \ram_inst|memory~82 .register_cascade_mode = "off";
defparam \ram_inst|memory~82 .sum_lutc_input = "datac";
defparam \ram_inst|memory~82 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxv_lcell \ram_inst|memory~66 (
// Equation(s):
// \ram_inst|memory~1044  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & (!\ram_inst|memory~82_regout )) # (!\ram_addr~1  & ((E1L84Q)))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~82_regout ),
	.datac(\alu_inst|result[2]~30 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1044 ),
	.regout(\ram_inst|memory~66_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~66 .lut_mask = "bb50";
defparam \ram_inst|memory~66 .operation_mode = "normal";
defparam \ram_inst|memory~66 .output_mode = "comb_only";
defparam \ram_inst|memory~66 .register_cascade_mode = "off";
defparam \ram_inst|memory~66 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~66 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxv_lcell \ram_inst|memory~1045 (
// Equation(s):
// \ram_inst|memory~1045_combout  = (\ram_addr~2  & ((\ram_inst|memory~1044  & ((!\ram_inst|memory~114_regout ))) # (!\ram_inst|memory~1044  & (\ram_inst|memory~98_regout )))) # (!\ram_addr~2  & (((\ram_inst|memory~1044 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~98_regout ),
	.datab(\ram_inst|memory~114_regout ),
	.datac(\ram_addr~2 ),
	.datad(\ram_inst|memory~1044 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1045_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1045 .lut_mask = "3fa0";
defparam \ram_inst|memory~1045 .operation_mode = "normal";
defparam \ram_inst|memory~1045 .output_mode = "comb_only";
defparam \ram_inst|memory~1045 .register_cascade_mode = "off";
defparam \ram_inst|memory~1045 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1045 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxv_lcell \ram_inst|memory~242 (
// Equation(s):
// \ram_inst|memory~242_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[2]~30 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~242_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~242 .lut_mask = "00ff";
defparam \ram_inst|memory~242 .operation_mode = "normal";
defparam \ram_inst|memory~242 .output_mode = "reg_only";
defparam \ram_inst|memory~242 .register_cascade_mode = "off";
defparam \ram_inst|memory~242 .sum_lutc_input = "datac";
defparam \ram_inst|memory~242 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxv_lcell \ram_inst|memory~210 (
// Equation(s):
// \ram_inst|memory~210_regout  = DFFEAS((((!\alu_inst|result[2]~30 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1198_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[2]~30 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~210_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~210 .lut_mask = "0f0f";
defparam \ram_inst|memory~210 .operation_mode = "normal";
defparam \ram_inst|memory~210 .output_mode = "reg_only";
defparam \ram_inst|memory~210 .register_cascade_mode = "off";
defparam \ram_inst|memory~210 .sum_lutc_input = "datac";
defparam \ram_inst|memory~210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxv_lcell \ram_inst|memory~194 (
// Equation(s):
// \ram_inst|memory~1051  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & (!\ram_inst|memory~210_regout )) # (!\ram_addr~1  & ((E1L212Q)))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~210_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[2]~30 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1051 ),
	.regout(\ram_inst|memory~194_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~194 .lut_mask = "dd30";
defparam \ram_inst|memory~194 .operation_mode = "normal";
defparam \ram_inst|memory~194 .output_mode = "comb_only";
defparam \ram_inst|memory~194 .register_cascade_mode = "off";
defparam \ram_inst|memory~194 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~194 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxv_lcell \ram_inst|memory~226 (
// Equation(s):
// \ram_inst|memory~1052  = (\ram_addr~2  & ((\ram_inst|memory~1051  & (!\ram_inst|memory~242_regout )) # (!\ram_inst|memory~1051  & ((E1L244Q))))) # (!\ram_addr~2  & (((\ram_inst|memory~1051 ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~242_regout ),
	.datac(\alu_inst|result[2]~30 ),
	.datad(\ram_inst|memory~1051 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1052 ),
	.regout(\ram_inst|memory~226_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~226 .lut_mask = "77a0";
defparam \ram_inst|memory~226 .operation_mode = "normal";
defparam \ram_inst|memory~226 .output_mode = "comb_only";
defparam \ram_inst|memory~226 .register_cascade_mode = "off";
defparam \ram_inst|memory~226 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~226 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N3
maxv_lcell \ram_inst|data_out[2] (
// Equation(s):
// \ram_inst|data_out [2] = DFFEAS((\ram_addr~3  & ((\ram_inst|memory~1050_combout  & ((\ram_inst|memory~1052 ))) # (!\ram_inst|memory~1050_combout  & (\ram_inst|memory~1045_combout )))) # (!\ram_addr~3  & (\ram_inst|memory~1050_combout )), 
// GLOBAL(\clk~combout ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~3 ),
	.datab(\ram_inst|memory~1050_combout ),
	.datac(\ram_inst|memory~1045_combout ),
	.datad(\ram_inst|memory~1052 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[2] .lut_mask = "ec64";
defparam \ram_inst|data_out[2] .operation_mode = "normal";
defparam \ram_inst|data_out[2] .output_mode = "reg_only";
defparam \ram_inst|data_out[2] .register_cascade_mode = "off";
defparam \ram_inst|data_out[2] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxv_lcell \delayed_data[2] (
// Equation(s):
// delayed_data[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[2] .lut_mask = "0000";
defparam \delayed_data[2] .operation_mode = "normal";
defparam \delayed_data[2] .output_mode = "reg_only";
defparam \delayed_data[2] .register_cascade_mode = "off";
defparam \delayed_data[2] .sum_lutc_input = "datac";
defparam \delayed_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \reg_a[0]~reg0 (
// Equation(s):
// \alu_inst|result~1  = \reg_b[0]~reg0_regout  $ ((((A1L105Q))))
// \reg_a[0]~reg0_regout  = DFFEAS(\alu_inst|result~1 , GLOBAL(\clk~combout ), VCC, , \prev_was_exec1~regout , delayed_data[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\reg_b[0]~reg0_regout ),
	.datab(vcc),
	.datac(delayed_data[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prev_was_exec1~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result~1 ),
	.regout(\reg_a[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_a[0]~reg0 .lut_mask = "5a5a";
defparam \reg_a[0]~reg0 .operation_mode = "normal";
defparam \reg_a[0]~reg0 .output_mode = "reg_and_comb";
defparam \reg_a[0]~reg0 .register_cascade_mode = "off";
defparam \reg_a[0]~reg0 .sum_lutc_input = "qfbk";
defparam \reg_a[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \alu_inst|result[0]~2 (
// Equation(s):
// \alu_inst|result[0]~2_combout  = (!\alu_inst|Equal1~1  & (!\alu_inst|Equal1~0  & (!\alu_inst|result~1  & !\alu_inst|Equal1~2 )))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~1 ),
	.datab(\alu_inst|Equal1~0 ),
	.datac(\alu_inst|result~1 ),
	.datad(\alu_inst|Equal1~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~2 .lut_mask = "0001";
defparam \alu_inst|result[0]~2 .operation_mode = "normal";
defparam \alu_inst|result[0]~2 .output_mode = "comb_only";
defparam \alu_inst|result[0]~2 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~2 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \alu_inst|result[0]~3 (
// Equation(s):
// \alu_inst|result[0]~3_combout  = (!\alu_inst|Equal1~6  & (!\alu_inst|Equal1~5  & (!\alu_inst|Equal1~4  & !\alu_inst|Equal1~3 )))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~6 ),
	.datab(\alu_inst|Equal1~5 ),
	.datac(\alu_inst|Equal1~4 ),
	.datad(\alu_inst|Equal1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~3 .lut_mask = "0001";
defparam \alu_inst|result[0]~3 .operation_mode = "normal";
defparam \alu_inst|result[0]~3 .output_mode = "comb_only";
defparam \alu_inst|result[0]~3 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~3 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \alu_inst|result[0]~5 (
// Equation(s):
// \alu_inst|result[0]~5_combout  = (!\alu_inst|Equal1~12  & (!\alu_inst|Equal1~14  & (!\alu_inst|Equal1~13  & !\alu_inst|Equal1~11 )))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~12 ),
	.datab(\alu_inst|Equal1~14 ),
	.datac(\alu_inst|Equal1~13 ),
	.datad(\alu_inst|Equal1~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~5 .lut_mask = "0001";
defparam \alu_inst|result[0]~5 .operation_mode = "normal";
defparam \alu_inst|result[0]~5 .output_mode = "comb_only";
defparam \alu_inst|result[0]~5 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~5 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \alu_inst|result[0]~4 (
// Equation(s):
// \alu_inst|result[0]~4_combout  = (!\alu_inst|Equal1~7  & (!\alu_inst|Equal1~9  & (!\alu_inst|Equal1~10  & !\alu_inst|Equal1~8 )))

	.clk(gnd),
	.dataa(\alu_inst|Equal1~7 ),
	.datab(\alu_inst|Equal1~9 ),
	.datac(\alu_inst|Equal1~10 ),
	.datad(\alu_inst|Equal1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~4 .lut_mask = "0001";
defparam \alu_inst|result[0]~4 .operation_mode = "normal";
defparam \alu_inst|result[0]~4 .output_mode = "comb_only";
defparam \alu_inst|result[0]~4 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~4 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \alu_inst|result[0]~6 (
// Equation(s):
// \alu_inst|result[0]~6_combout  = (\cu_inst|WideOr5~0  & (\alu_inst|result[0]~5_combout  & (!\cu_inst|WideOr6~0  & \alu_inst|result[0]~4_combout )))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\alu_inst|result[0]~5_combout ),
	.datac(\cu_inst|WideOr6~0 ),
	.datad(\alu_inst|result[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~6 .lut_mask = "0800";
defparam \alu_inst|result[0]~6 .operation_mode = "normal";
defparam \alu_inst|result[0]~6 .output_mode = "comb_only";
defparam \alu_inst|result[0]~6 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~6 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \alu_inst|LessThan0~77 (
// Equation(s):
// \alu_inst|LessThan0~77_cout0  = CARRY((\reg_b[0]~reg0_regout  & (!\reg_a[0]~reg0_regout )))
// \alu_inst|LessThan0~77COUT1_81  = CARRY((\reg_b[0]~reg0_regout  & (!\reg_a[0]~reg0_regout )))

	.clk(gnd),
	.dataa(\reg_b[0]~reg0_regout ),
	.datab(\reg_a[0]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~75 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~77_cout0 ),
	.cout1(\alu_inst|LessThan0~77COUT1_81 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~77 .lut_mask = "ff22";
defparam \alu_inst|LessThan0~77 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~77 .output_mode = "none";
defparam \alu_inst|LessThan0~77 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~77 .sum_lutc_input = "datac";
defparam \alu_inst|LessThan0~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \alu_inst|LessThan0~72 (
// Equation(s):
// \alu_inst|LessThan0~72_cout0  = CARRY((\reg_a[1]~reg0_regout  & ((!\alu_inst|LessThan0~77_cout0 ) # (!\reg_b[1]~reg0_regout ))) # (!\reg_a[1]~reg0_regout  & (!\reg_b[1]~reg0_regout  & !\alu_inst|LessThan0~77_cout0 )))
// \alu_inst|LessThan0~72COUT1_82  = CARRY((\reg_a[1]~reg0_regout  & ((!\alu_inst|LessThan0~77COUT1_81 ) # (!\reg_b[1]~reg0_regout ))) # (!\reg_a[1]~reg0_regout  & (!\reg_b[1]~reg0_regout  & !\alu_inst|LessThan0~77COUT1_81 )))

	.clk(gnd),
	.dataa(\reg_a[1]~reg0_regout ),
	.datab(\reg_b[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu_inst|LessThan0~77_cout0 ),
	.cin1(\alu_inst|LessThan0~77COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~70 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~72_cout0 ),
	.cout1(\alu_inst|LessThan0~72COUT1_82 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~72 .cin0_used = "true";
defparam \alu_inst|LessThan0~72 .cin1_used = "true";
defparam \alu_inst|LessThan0~72 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~72 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~72 .output_mode = "none";
defparam \alu_inst|LessThan0~72 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~72 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \alu_inst|LessThan0~67 (
// Equation(s):
// \alu_inst|LessThan0~67_cout  = CARRY((\reg_a[2]~reg0_regout  & (\reg_b[2]~reg0_regout  & !\alu_inst|LessThan0~72COUT1_82 )) # (!\reg_a[2]~reg0_regout  & ((\reg_b[2]~reg0_regout ) # (!\alu_inst|LessThan0~72COUT1_82 ))))

	.clk(gnd),
	.dataa(\reg_a[2]~reg0_regout ),
	.datab(\reg_b[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu_inst|LessThan0~72_cout0 ),
	.cin1(\alu_inst|LessThan0~72COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~65 ),
	.regout(),
	.cout(\alu_inst|LessThan0~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|LessThan0~67 .cin0_used = "true";
defparam \alu_inst|LessThan0~67 .cin1_used = "true";
defparam \alu_inst|LessThan0~67 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~67 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~67 .output_mode = "none";
defparam \alu_inst|LessThan0~67 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~67 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \alu_inst|LessThan0~62 (
// Equation(s):
// \alu_inst|LessThan0~62_cout0  = CARRY((\reg_b[3]~reg0_regout  & (\reg_a[3]~reg0_regout  & !\alu_inst|LessThan0~67_cout )) # (!\reg_b[3]~reg0_regout  & ((\reg_a[3]~reg0_regout ) # (!\alu_inst|LessThan0~67_cout ))))
// \alu_inst|LessThan0~62COUT1_83  = CARRY((\reg_b[3]~reg0_regout  & (\reg_a[3]~reg0_regout  & !\alu_inst|LessThan0~67_cout )) # (!\reg_b[3]~reg0_regout  & ((\reg_a[3]~reg0_regout ) # (!\alu_inst|LessThan0~67_cout ))))

	.clk(gnd),
	.dataa(\reg_b[3]~reg0_regout ),
	.datab(\reg_a[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~60 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~62_cout0 ),
	.cout1(\alu_inst|LessThan0~62COUT1_83 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~62 .cin_used = "true";
defparam \alu_inst|LessThan0~62 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~62 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~62 .output_mode = "none";
defparam \alu_inst|LessThan0~62 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~62 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \alu_inst|LessThan0~57 (
// Equation(s):
// \alu_inst|LessThan0~57_cout0  = CARRY((\reg_b[4]~reg0_regout  & ((!\alu_inst|LessThan0~62_cout0 ) # (!\reg_a[4]~reg0_regout ))) # (!\reg_b[4]~reg0_regout  & (!\reg_a[4]~reg0_regout  & !\alu_inst|LessThan0~62_cout0 )))
// \alu_inst|LessThan0~57COUT1_84  = CARRY((\reg_b[4]~reg0_regout  & ((!\alu_inst|LessThan0~62COUT1_83 ) # (!\reg_a[4]~reg0_regout ))) # (!\reg_b[4]~reg0_regout  & (!\reg_a[4]~reg0_regout  & !\alu_inst|LessThan0~62COUT1_83 )))

	.clk(gnd),
	.dataa(\reg_b[4]~reg0_regout ),
	.datab(\reg_a[4]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~67_cout ),
	.cin0(\alu_inst|LessThan0~62_cout0 ),
	.cin1(\alu_inst|LessThan0~62COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~55 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~57_cout0 ),
	.cout1(\alu_inst|LessThan0~57COUT1_84 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~57 .cin0_used = "true";
defparam \alu_inst|LessThan0~57 .cin1_used = "true";
defparam \alu_inst|LessThan0~57 .cin_used = "true";
defparam \alu_inst|LessThan0~57 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~57 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~57 .output_mode = "none";
defparam \alu_inst|LessThan0~57 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~57 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \alu_inst|LessThan0~52 (
// Equation(s):
// \alu_inst|LessThan0~52_cout0  = CARRY((\reg_b[5]~reg0_regout  & (\reg_a[5]~reg0_regout  & !\alu_inst|LessThan0~57_cout0 )) # (!\reg_b[5]~reg0_regout  & ((\reg_a[5]~reg0_regout ) # (!\alu_inst|LessThan0~57_cout0 ))))
// \alu_inst|LessThan0~52COUT1_85  = CARRY((\reg_b[5]~reg0_regout  & (\reg_a[5]~reg0_regout  & !\alu_inst|LessThan0~57COUT1_84 )) # (!\reg_b[5]~reg0_regout  & ((\reg_a[5]~reg0_regout ) # (!\alu_inst|LessThan0~57COUT1_84 ))))

	.clk(gnd),
	.dataa(\reg_b[5]~reg0_regout ),
	.datab(\reg_a[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~67_cout ),
	.cin0(\alu_inst|LessThan0~57_cout0 ),
	.cin1(\alu_inst|LessThan0~57COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~50 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~52_cout0 ),
	.cout1(\alu_inst|LessThan0~52COUT1_85 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~52 .cin0_used = "true";
defparam \alu_inst|LessThan0~52 .cin1_used = "true";
defparam \alu_inst|LessThan0~52 .cin_used = "true";
defparam \alu_inst|LessThan0~52 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~52 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~52 .output_mode = "none";
defparam \alu_inst|LessThan0~52 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~52 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \alu_inst|LessThan0~47 (
// Equation(s):
// \alu_inst|LessThan0~47_cout0  = CARRY((\reg_a[6]~reg0_regout  & (\reg_b[6]~reg0_regout  & !\alu_inst|LessThan0~52_cout0 )) # (!\reg_a[6]~reg0_regout  & ((\reg_b[6]~reg0_regout ) # (!\alu_inst|LessThan0~52_cout0 ))))
// \alu_inst|LessThan0~47COUT1_86  = CARRY((\reg_a[6]~reg0_regout  & (\reg_b[6]~reg0_regout  & !\alu_inst|LessThan0~52COUT1_85 )) # (!\reg_a[6]~reg0_regout  & ((\reg_b[6]~reg0_regout ) # (!\alu_inst|LessThan0~52COUT1_85 ))))

	.clk(gnd),
	.dataa(\reg_a[6]~reg0_regout ),
	.datab(\reg_b[6]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~67_cout ),
	.cin0(\alu_inst|LessThan0~52_cout0 ),
	.cin1(\alu_inst|LessThan0~52COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~45 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~47_cout0 ),
	.cout1(\alu_inst|LessThan0~47COUT1_86 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~47 .cin0_used = "true";
defparam \alu_inst|LessThan0~47 .cin1_used = "true";
defparam \alu_inst|LessThan0~47 .cin_used = "true";
defparam \alu_inst|LessThan0~47 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~47 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~47 .output_mode = "none";
defparam \alu_inst|LessThan0~47 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~47 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \alu_inst|LessThan0~42 (
// Equation(s):
// \alu_inst|LessThan0~42_cout  = CARRY((\reg_b[7]~reg0_regout  & (\reg_a[7]~reg0_regout  & !\alu_inst|LessThan0~47COUT1_86 )) # (!\reg_b[7]~reg0_regout  & ((\reg_a[7]~reg0_regout ) # (!\alu_inst|LessThan0~47COUT1_86 ))))

	.clk(gnd),
	.dataa(\reg_b[7]~reg0_regout ),
	.datab(\reg_a[7]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~67_cout ),
	.cin0(\alu_inst|LessThan0~47_cout0 ),
	.cin1(\alu_inst|LessThan0~47COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~40 ),
	.regout(),
	.cout(\alu_inst|LessThan0~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|LessThan0~42 .cin0_used = "true";
defparam \alu_inst|LessThan0~42 .cin1_used = "true";
defparam \alu_inst|LessThan0~42 .cin_used = "true";
defparam \alu_inst|LessThan0~42 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~42 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~42 .output_mode = "none";
defparam \alu_inst|LessThan0~42 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~42 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \alu_inst|LessThan0~37 (
// Equation(s):
// \alu_inst|LessThan0~37_cout0  = CARRY((\reg_a[8]~reg0_regout  & (\reg_b[8]~reg0_regout  & !\alu_inst|LessThan0~42_cout )) # (!\reg_a[8]~reg0_regout  & ((\reg_b[8]~reg0_regout ) # (!\alu_inst|LessThan0~42_cout ))))
// \alu_inst|LessThan0~37COUT1_87  = CARRY((\reg_a[8]~reg0_regout  & (\reg_b[8]~reg0_regout  & !\alu_inst|LessThan0~42_cout )) # (!\reg_a[8]~reg0_regout  & ((\reg_b[8]~reg0_regout ) # (!\alu_inst|LessThan0~42_cout ))))

	.clk(gnd),
	.dataa(\reg_a[8]~reg0_regout ),
	.datab(\reg_b[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~35 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~37_cout0 ),
	.cout1(\alu_inst|LessThan0~37COUT1_87 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~37 .cin_used = "true";
defparam \alu_inst|LessThan0~37 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~37 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~37 .output_mode = "none";
defparam \alu_inst|LessThan0~37 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~37 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \alu_inst|LessThan0~32 (
// Equation(s):
// \alu_inst|LessThan0~32_cout0  = CARRY((\reg_a[9]~reg0_regout  & ((!\alu_inst|LessThan0~37_cout0 ) # (!\reg_b[9]~reg0_regout ))) # (!\reg_a[9]~reg0_regout  & (!\reg_b[9]~reg0_regout  & !\alu_inst|LessThan0~37_cout0 )))
// \alu_inst|LessThan0~32COUT1_88  = CARRY((\reg_a[9]~reg0_regout  & ((!\alu_inst|LessThan0~37COUT1_87 ) # (!\reg_b[9]~reg0_regout ))) # (!\reg_a[9]~reg0_regout  & (!\reg_b[9]~reg0_regout  & !\alu_inst|LessThan0~37COUT1_87 )))

	.clk(gnd),
	.dataa(\reg_a[9]~reg0_regout ),
	.datab(\reg_b[9]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~42_cout ),
	.cin0(\alu_inst|LessThan0~37_cout0 ),
	.cin1(\alu_inst|LessThan0~37COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~30 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~32_cout0 ),
	.cout1(\alu_inst|LessThan0~32COUT1_88 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~32 .cin0_used = "true";
defparam \alu_inst|LessThan0~32 .cin1_used = "true";
defparam \alu_inst|LessThan0~32 .cin_used = "true";
defparam \alu_inst|LessThan0~32 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~32 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~32 .output_mode = "none";
defparam \alu_inst|LessThan0~32 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~32 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \alu_inst|LessThan0~27 (
// Equation(s):
// \alu_inst|LessThan0~27_cout0  = CARRY((\reg_b[10]~reg0_regout  & ((!\alu_inst|LessThan0~32_cout0 ) # (!\reg_a[10]~reg0_regout ))) # (!\reg_b[10]~reg0_regout  & (!\reg_a[10]~reg0_regout  & !\alu_inst|LessThan0~32_cout0 )))
// \alu_inst|LessThan0~27COUT1_89  = CARRY((\reg_b[10]~reg0_regout  & ((!\alu_inst|LessThan0~32COUT1_88 ) # (!\reg_a[10]~reg0_regout ))) # (!\reg_b[10]~reg0_regout  & (!\reg_a[10]~reg0_regout  & !\alu_inst|LessThan0~32COUT1_88 )))

	.clk(gnd),
	.dataa(\reg_b[10]~reg0_regout ),
	.datab(\reg_a[10]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~42_cout ),
	.cin0(\alu_inst|LessThan0~32_cout0 ),
	.cin1(\alu_inst|LessThan0~32COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~25 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~27_cout0 ),
	.cout1(\alu_inst|LessThan0~27COUT1_89 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~27 .cin0_used = "true";
defparam \alu_inst|LessThan0~27 .cin1_used = "true";
defparam \alu_inst|LessThan0~27 .cin_used = "true";
defparam \alu_inst|LessThan0~27 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~27 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~27 .output_mode = "none";
defparam \alu_inst|LessThan0~27 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~27 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \alu_inst|LessThan0~22 (
// Equation(s):
// \alu_inst|LessThan0~22_cout0  = CARRY((\reg_a[11]~reg0_regout  & ((!\alu_inst|LessThan0~27_cout0 ) # (!\reg_b[11]~reg0_regout ))) # (!\reg_a[11]~reg0_regout  & (!\reg_b[11]~reg0_regout  & !\alu_inst|LessThan0~27_cout0 )))
// \alu_inst|LessThan0~22COUT1_90  = CARRY((\reg_a[11]~reg0_regout  & ((!\alu_inst|LessThan0~27COUT1_89 ) # (!\reg_b[11]~reg0_regout ))) # (!\reg_a[11]~reg0_regout  & (!\reg_b[11]~reg0_regout  & !\alu_inst|LessThan0~27COUT1_89 )))

	.clk(gnd),
	.dataa(\reg_a[11]~reg0_regout ),
	.datab(\reg_b[11]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~42_cout ),
	.cin0(\alu_inst|LessThan0~27_cout0 ),
	.cin1(\alu_inst|LessThan0~27COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~20 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~22_cout0 ),
	.cout1(\alu_inst|LessThan0~22COUT1_90 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~22 .cin0_used = "true";
defparam \alu_inst|LessThan0~22 .cin1_used = "true";
defparam \alu_inst|LessThan0~22 .cin_used = "true";
defparam \alu_inst|LessThan0~22 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~22 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~22 .output_mode = "none";
defparam \alu_inst|LessThan0~22 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~22 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \alu_inst|LessThan0~17 (
// Equation(s):
// \alu_inst|LessThan0~17_cout  = CARRY((\reg_a[12]~reg0_regout  & (\reg_b[12]~reg0_regout  & !\alu_inst|LessThan0~22COUT1_90 )) # (!\reg_a[12]~reg0_regout  & ((\reg_b[12]~reg0_regout ) # (!\alu_inst|LessThan0~22COUT1_90 ))))

	.clk(gnd),
	.dataa(\reg_a[12]~reg0_regout ),
	.datab(\reg_b[12]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~42_cout ),
	.cin0(\alu_inst|LessThan0~22_cout0 ),
	.cin1(\alu_inst|LessThan0~22COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~15 ),
	.regout(),
	.cout(\alu_inst|LessThan0~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|LessThan0~17 .cin0_used = "true";
defparam \alu_inst|LessThan0~17 .cin1_used = "true";
defparam \alu_inst|LessThan0~17 .cin_used = "true";
defparam \alu_inst|LessThan0~17 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~17 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~17 .output_mode = "none";
defparam \alu_inst|LessThan0~17 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~17 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \alu_inst|LessThan0~12 (
// Equation(s):
// \alu_inst|LessThan0~12_cout0  = CARRY((\reg_b[13]~reg0_regout  & (\reg_a[13]~reg0_regout  & !\alu_inst|LessThan0~17_cout )) # (!\reg_b[13]~reg0_regout  & ((\reg_a[13]~reg0_regout ) # (!\alu_inst|LessThan0~17_cout ))))
// \alu_inst|LessThan0~12COUT1_91  = CARRY((\reg_b[13]~reg0_regout  & (\reg_a[13]~reg0_regout  & !\alu_inst|LessThan0~17_cout )) # (!\reg_b[13]~reg0_regout  & ((\reg_a[13]~reg0_regout ) # (!\alu_inst|LessThan0~17_cout ))))

	.clk(gnd),
	.dataa(\reg_b[13]~reg0_regout ),
	.datab(\reg_a[13]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~10 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~12_cout0 ),
	.cout1(\alu_inst|LessThan0~12COUT1_91 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~12 .cin_used = "true";
defparam \alu_inst|LessThan0~12 .lut_mask = "ff4d";
defparam \alu_inst|LessThan0~12 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~12 .output_mode = "none";
defparam \alu_inst|LessThan0~12 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~12 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \alu_inst|LessThan0~7 (
// Equation(s):
// \alu_inst|LessThan0~7_cout0  = CARRY((\reg_b[14]~reg0_regout  & ((!\alu_inst|LessThan0~12_cout0 ) # (!\reg_a[14]~reg0_regout ))) # (!\reg_b[14]~reg0_regout  & (!\reg_a[14]~reg0_regout  & !\alu_inst|LessThan0~12_cout0 )))
// \alu_inst|LessThan0~7COUT1_92  = CARRY((\reg_b[14]~reg0_regout  & ((!\alu_inst|LessThan0~12COUT1_91 ) # (!\reg_a[14]~reg0_regout ))) # (!\reg_b[14]~reg0_regout  & (!\reg_a[14]~reg0_regout  & !\alu_inst|LessThan0~12COUT1_91 )))

	.clk(gnd),
	.dataa(\reg_b[14]~reg0_regout ),
	.datab(\reg_a[14]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~17_cout ),
	.cin0(\alu_inst|LessThan0~12_cout0 ),
	.cin1(\alu_inst|LessThan0~12COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~5 ),
	.regout(),
	.cout(),
	.cout0(\alu_inst|LessThan0~7_cout0 ),
	.cout1(\alu_inst|LessThan0~7COUT1_92 ));
// synopsys translate_off
defparam \alu_inst|LessThan0~7 .cin0_used = "true";
defparam \alu_inst|LessThan0~7 .cin1_used = "true";
defparam \alu_inst|LessThan0~7 .cin_used = "true";
defparam \alu_inst|LessThan0~7 .lut_mask = "ff2b";
defparam \alu_inst|LessThan0~7 .operation_mode = "arithmetic";
defparam \alu_inst|LessThan0~7 .output_mode = "none";
defparam \alu_inst|LessThan0~7 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~7 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \alu_inst|LessThan0~0 (
// Equation(s):
// \alu_inst|LessThan0~0_combout  = ((\reg_b[15]~reg0_regout  & (((!\alu_inst|LessThan0~17_cout  & \alu_inst|LessThan0~7_cout0 ) # (\alu_inst|LessThan0~17_cout  & \alu_inst|LessThan0~7COUT1_92 )) # (!\reg_a[15]~reg0_regout ))) # (!\reg_b[15]~reg0_regout  & 
// ((!\alu_inst|LessThan0~17_cout  & \alu_inst|LessThan0~7_cout0 ) # (\alu_inst|LessThan0~17_cout  & \alu_inst|LessThan0~7COUT1_92 ) & !\reg_a[15]~reg0_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_b[15]~reg0_regout ),
	.datac(vcc),
	.datad(\reg_a[15]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu_inst|LessThan0~17_cout ),
	.cin0(\alu_inst|LessThan0~7_cout0 ),
	.cin1(\alu_inst|LessThan0~7COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|LessThan0~0 .cin0_used = "true";
defparam \alu_inst|LessThan0~0 .cin1_used = "true";
defparam \alu_inst|LessThan0~0 .cin_used = "true";
defparam \alu_inst|LessThan0~0 .lut_mask = "c0fc";
defparam \alu_inst|LessThan0~0 .operation_mode = "normal";
defparam \alu_inst|LessThan0~0 .output_mode = "comb_only";
defparam \alu_inst|LessThan0~0 .register_cascade_mode = "off";
defparam \alu_inst|LessThan0~0 .sum_lutc_input = "cin";
defparam \alu_inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \alu_inst|result[0]~0 (
// Equation(s):
// \alu_inst|result[0]~0_combout  = (!\cu_inst|WideOr5~0  & ((\cu_inst|WideOr6~0  & ((\alu_inst|LessThan0~0_combout ))) # (!\cu_inst|WideOr6~0  & (\reg_a[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\reg_a[1]~reg0_regout ),
	.datad(\alu_inst|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~0 .lut_mask = "5410";
defparam \alu_inst|result[0]~0 .operation_mode = "normal";
defparam \alu_inst|result[0]~0 .output_mode = "comb_only";
defparam \alu_inst|result[0]~0 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~0 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \alu_inst|result[0]~7 (
// Equation(s):
// \alu_inst|result[0]~7_combout  = (\alu_inst|result[0]~0_combout ) # ((\alu_inst|result[0]~2_combout  & (\alu_inst|result[0]~3_combout  & \alu_inst|result[0]~6_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[0]~2_combout ),
	.datab(\alu_inst|result[0]~3_combout ),
	.datac(\alu_inst|result[0]~6_combout ),
	.datad(\alu_inst|result[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~7 .lut_mask = "ff80";
defparam \alu_inst|result[0]~7 .operation_mode = "normal";
defparam \alu_inst|result[0]~7 .output_mode = "comb_only";
defparam \alu_inst|result[0]~7 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~7 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \alu_inst|result[0]~8 (
// Equation(s):
// \alu_inst|result[0]~8_combout  = ((!\cu_inst|WideOr4~0  & (\cu_inst|WideOr3~0  & \alu_inst|result[0]~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\cu_inst|WideOr4~0 ),
	.datac(\cu_inst|WideOr3~0 ),
	.datad(\alu_inst|result[0]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|result[0]~8 .lut_mask = "3000";
defparam \alu_inst|result[0]~8 .operation_mode = "normal";
defparam \alu_inst|result[0]~8 .output_mode = "comb_only";
defparam \alu_inst|result[0]~8 .register_cascade_mode = "off";
defparam \alu_inst|result[0]~8 .sum_lutc_input = "datac";
defparam \alu_inst|result[0]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \alu_inst|Mux15~2 (
// Equation(s):
// \alu_inst|Mux15~2_combout  = \cu_inst|WideOr5~0  $ (((\cu_inst|WideOr6~0 ) # ((\reg_a[0]~reg0_regout  & \cu_inst|WideOr4~0 ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\reg_a[0]~reg0_regout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux15~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux15~2 .lut_mask = "5666";
defparam \alu_inst|Mux15~2 .operation_mode = "normal";
defparam \alu_inst|Mux15~2 .output_mode = "comb_only";
defparam \alu_inst|Mux15~2 .register_cascade_mode = "off";
defparam \alu_inst|Mux15~2 .sum_lutc_input = "datac";
defparam \alu_inst|Mux15~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \alu_inst|Mux15~3 (
// Equation(s):
// \alu_inst|Mux15~3_combout  = (\cu_inst|WideOr6~0  & (\cu_inst|WideOr5~0  & (\reg_a[0]~reg0_regout  & !\cu_inst|WideOr4~0 ))) # (!\cu_inst|WideOr6~0  & (\cu_inst|WideOr4~0  & ((!\reg_a[0]~reg0_regout ) # (!\cu_inst|WideOr5~0 ))))

	.clk(gnd),
	.dataa(\cu_inst|WideOr5~0 ),
	.datab(\cu_inst|WideOr6~0 ),
	.datac(\reg_a[0]~reg0_regout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux15~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux15~3 .lut_mask = "1380";
defparam \alu_inst|Mux15~3 .operation_mode = "normal";
defparam \alu_inst|Mux15~3 .output_mode = "comb_only";
defparam \alu_inst|Mux15~3 .register_cascade_mode = "off";
defparam \alu_inst|Mux15~3 .sum_lutc_input = "datac";
defparam \alu_inst|Mux15~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \alu_inst|Mux15~5 (
// Equation(s):
// \alu_inst|Mux15~5_combout  = (\cu_inst|WideOr4~0  & (\reg_a[0]~reg0_regout  $ ((\reg_b[0]~reg0_regout )))) # (!\cu_inst|WideOr4~0  & (((\alu_inst|Add0~2_combout ))))

	.clk(gnd),
	.dataa(\reg_a[0]~reg0_regout ),
	.datab(\reg_b[0]~reg0_regout ),
	.datac(\alu_inst|Add0~2_combout ),
	.datad(\cu_inst|WideOr4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux15~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux15~5 .lut_mask = "66f0";
defparam \alu_inst|Mux15~5 .operation_mode = "normal";
defparam \alu_inst|Mux15~5 .output_mode = "comb_only";
defparam \alu_inst|Mux15~5 .register_cascade_mode = "off";
defparam \alu_inst|Mux15~5 .sum_lutc_input = "datac";
defparam \alu_inst|Mux15~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \alu_inst|Mux15~4 (
// Equation(s):
// \alu_inst|Mux15~4_combout  = (\alu_inst|Mux15~2_combout  & ((\alu_inst|Mux15~3_combout ) # ((\alu_inst|Mux15~5_combout )))) # (!\alu_inst|Mux15~2_combout  & (\alu_inst|Mux15~3_combout  & (\reg_b[0]~reg0_regout )))

	.clk(gnd),
	.dataa(\alu_inst|Mux15~2_combout ),
	.datab(\alu_inst|Mux15~3_combout ),
	.datac(\reg_b[0]~reg0_regout ),
	.datad(\alu_inst|Mux15~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Mux15~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Mux15~4 .lut_mask = "eac8";
defparam \alu_inst|Mux15~4 .operation_mode = "normal";
defparam \alu_inst|Mux15~4 .output_mode = "comb_only";
defparam \alu_inst|Mux15~4 .register_cascade_mode = "off";
defparam \alu_inst|Mux15~4 .sum_lutc_input = "datac";
defparam \alu_inst|Mux15~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \ram_inst|memory~144 (
// Equation(s):
// \alu_inst|result[0]~9  = (\alu_enable~9_combout  & ((\alu_inst|result[0]~8_combout ) # ((!\cu_inst|WideOr3~0  & \alu_inst|Mux15~4_combout ))))
// \ram_inst|memory~144_regout  = DFFEAS(\alu_inst|result[0]~9 , GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1187_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\cu_inst|WideOr3~0 ),
	.datab(\alu_enable~9_combout ),
	.datac(\alu_inst|result[0]~8_combout ),
	.datad(\alu_inst|Mux15~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1187_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|result[0]~9 ),
	.regout(\ram_inst|memory~144_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~144 .lut_mask = "c4c0";
defparam \ram_inst|memory~144 .operation_mode = "normal";
defparam \ram_inst|memory~144 .output_mode = "reg_and_comb";
defparam \ram_inst|memory~144 .register_cascade_mode = "off";
defparam \ram_inst|memory~144 .sum_lutc_input = "datac";
defparam \ram_inst|memory~144 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \ram_inst|memory~160 (
// Equation(s):
// \ram_inst|memory~160_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1185_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1185_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~160_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~160 .lut_mask = "0f0f";
defparam \ram_inst|memory~160 .operation_mode = "normal";
defparam \ram_inst|memory~160 .output_mode = "reg_only";
defparam \ram_inst|memory~160 .register_cascade_mode = "off";
defparam \ram_inst|memory~160 .sum_lutc_input = "datac";
defparam \ram_inst|memory~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \ram_inst|memory~128 (
// Equation(s):
// \ram_inst|memory~128_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1188_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1188_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~128_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~128 .lut_mask = "00ff";
defparam \ram_inst|memory~128 .operation_mode = "normal";
defparam \ram_inst|memory~128 .output_mode = "reg_only";
defparam \ram_inst|memory~128 .register_cascade_mode = "off";
defparam \ram_inst|memory~128 .sum_lutc_input = "datac";
defparam \ram_inst|memory~128 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \ram_inst|memory~1024 (
// Equation(s):
// \ram_inst|memory~1024_combout  = (\ram_addr~1  & ((\ram_addr~2 ) # ((\ram_inst|memory~144_regout )))) # (!\ram_addr~1  & (!\ram_addr~2  & (!\ram_inst|memory~128_regout )))

	.clk(gnd),
	.dataa(\ram_addr~1 ),
	.datab(\ram_addr~2 ),
	.datac(\ram_inst|memory~128_regout ),
	.datad(\ram_inst|memory~144_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1024_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1024 .lut_mask = "ab89";
defparam \ram_inst|memory~1024 .operation_mode = "normal";
defparam \ram_inst|memory~1024 .output_mode = "comb_only";
defparam \ram_inst|memory~1024 .register_cascade_mode = "off";
defparam \ram_inst|memory~1024 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1024 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \ram_inst|memory~176 (
// Equation(s):
// \ram_inst|memory~1025  = (\ram_addr~2  & ((\ram_inst|memory~1024_combout  & ((E1L194Q))) # (!\ram_inst|memory~1024_combout  & (!\ram_inst|memory~160_regout )))) # (!\ram_addr~2  & (((\ram_inst|memory~1024_combout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~160_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[0]~9 ),
	.datad(\ram_inst|memory~1024_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1189_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1025 ),
	.regout(\ram_inst|memory~176_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~176 .lut_mask = "f344";
defparam \ram_inst|memory~176 .operation_mode = "normal";
defparam \ram_inst|memory~176 .output_mode = "comb_only";
defparam \ram_inst|memory~176 .register_cascade_mode = "off";
defparam \ram_inst|memory~176 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~176 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \ram_inst|memory~240 (
// Equation(s):
// \ram_inst|memory~240_regout  = DFFEAS((((\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1201_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1201_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~240_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~240 .lut_mask = "ff00";
defparam \ram_inst|memory~240 .operation_mode = "normal";
defparam \ram_inst|memory~240 .output_mode = "reg_only";
defparam \ram_inst|memory~240 .register_cascade_mode = "off";
defparam \ram_inst|memory~240 .sum_lutc_input = "datac";
defparam \ram_inst|memory~240 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \ram_inst|memory~224 (
// Equation(s):
// \ram_inst|memory~224_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1199_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1199_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~224_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~224 .lut_mask = "00ff";
defparam \ram_inst|memory~224 .operation_mode = "normal";
defparam \ram_inst|memory~224 .output_mode = "reg_only";
defparam \ram_inst|memory~224 .register_cascade_mode = "off";
defparam \ram_inst|memory~224 .sum_lutc_input = "datac";
defparam \ram_inst|memory~224 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \ram_inst|memory~192 (
// Equation(s):
// \ram_inst|memory~192_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1200_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1200_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~192_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~192 .lut_mask = "00ff";
defparam \ram_inst|memory~192 .operation_mode = "normal";
defparam \ram_inst|memory~192 .output_mode = "reg_only";
defparam \ram_inst|memory~192 .register_cascade_mode = "off";
defparam \ram_inst|memory~192 .sum_lutc_input = "datac";
defparam \ram_inst|memory~192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \ram_inst|memory~1031 (
// Equation(s):
// \ram_inst|memory~1031_combout  = (\ram_addr~2  & (((\ram_addr~1 )) # (!\ram_inst|memory~224_regout ))) # (!\ram_addr~2  & (((!\ram_addr~1  & !\ram_inst|memory~192_regout ))))

	.clk(gnd),
	.dataa(\ram_addr~2 ),
	.datab(\ram_inst|memory~224_regout ),
	.datac(\ram_addr~1 ),
	.datad(\ram_inst|memory~192_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1031_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1031 .lut_mask = "a2a7";
defparam \ram_inst|memory~1031 .operation_mode = "normal";
defparam \ram_inst|memory~1031 .output_mode = "comb_only";
defparam \ram_inst|memory~1031 .register_cascade_mode = "off";
defparam \ram_inst|memory~1031 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1031 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \ram_inst|memory~208 (
// Equation(s):
// \ram_inst|memory~1032  = (\ram_addr~1  & ((\ram_inst|memory~1031_combout  & (\ram_inst|memory~240_regout )) # (!\ram_inst|memory~1031_combout  & ((E1L226Q))))) # (!\ram_addr~1  & (((\ram_inst|memory~1031_combout ))))

	.clk(\clk~combout ),
	.dataa(\ram_addr~1 ),
	.datab(\ram_inst|memory~240_regout ),
	.datac(\alu_inst|result[0]~9 ),
	.datad(\ram_inst|memory~1031_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1198_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1032 ),
	.regout(\ram_inst|memory~208_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~208 .lut_mask = "dda0";
defparam \ram_inst|memory~208 .operation_mode = "normal";
defparam \ram_inst|memory~208 .output_mode = "comb_only";
defparam \ram_inst|memory~208 .register_cascade_mode = "off";
defparam \ram_inst|memory~208 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~208 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \ram_inst|memory~32 (
// Equation(s):
// \ram_inst|memory~32_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1194_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1194_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~32_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~32 .lut_mask = "00ff";
defparam \ram_inst|memory~32 .operation_mode = "normal";
defparam \ram_inst|memory~32 .output_mode = "reg_only";
defparam \ram_inst|memory~32 .register_cascade_mode = "off";
defparam \ram_inst|memory~32 .sum_lutc_input = "datac";
defparam \ram_inst|memory~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \ram_inst|memory~0 (
// Equation(s):
// \ram_inst|memory~0_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1196_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1196_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~0 .lut_mask = "00ff";
defparam \ram_inst|memory~0 .operation_mode = "normal";
defparam \ram_inst|memory~0 .output_mode = "reg_only";
defparam \ram_inst|memory~0 .register_cascade_mode = "off";
defparam \ram_inst|memory~0 .sum_lutc_input = "datac";
defparam \ram_inst|memory~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \ram_inst|memory~16 (
// Equation(s):
// \ram_inst|memory~1028  = (\ram_addr~2  & (((\ram_addr~1 )))) # (!\ram_addr~2  & ((\ram_addr~1  & ((E1L34Q))) # (!\ram_addr~1  & (!\ram_inst|memory~0_regout ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~0_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[0]~9 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1195_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1028 ),
	.regout(\ram_inst|memory~16_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~16 .lut_mask = "fc11";
defparam \ram_inst|memory~16 .operation_mode = "normal";
defparam \ram_inst|memory~16 .output_mode = "comb_only";
defparam \ram_inst|memory~16 .register_cascade_mode = "off";
defparam \ram_inst|memory~16 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~16 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \ram_inst|memory~48 (
// Equation(s):
// \ram_inst|memory~1029  = (\ram_addr~2  & ((\ram_inst|memory~1028  & ((E1L66Q))) # (!\ram_inst|memory~1028  & (!\ram_inst|memory~32_regout )))) # (!\ram_addr~2  & (((\ram_inst|memory~1028 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~32_regout ),
	.datab(\ram_addr~2 ),
	.datac(\alu_inst|result[0]~9 ),
	.datad(\ram_inst|memory~1028 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1197_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1029 ),
	.regout(\ram_inst|memory~48_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~48 .lut_mask = "f344";
defparam \ram_inst|memory~48 .operation_mode = "normal";
defparam \ram_inst|memory~48 .output_mode = "comb_only";
defparam \ram_inst|memory~48 .register_cascade_mode = "off";
defparam \ram_inst|memory~48 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~48 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxv_lcell \ram_inst|memory~64 (
// Equation(s):
// \ram_inst|memory~64_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1192_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1192_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~64_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~64 .lut_mask = "0f0f";
defparam \ram_inst|memory~64 .operation_mode = "normal";
defparam \ram_inst|memory~64 .output_mode = "reg_only";
defparam \ram_inst|memory~64 .register_cascade_mode = "off";
defparam \ram_inst|memory~64 .sum_lutc_input = "datac";
defparam \ram_inst|memory~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \ram_inst|memory~96 (
// Equation(s):
// \ram_inst|memory~96_regout  = DFFEAS((((!\alu_inst|result[0]~9 ))), GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1191_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu_inst|result[0]~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|memory~1191_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~96_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~96 .lut_mask = "00ff";
defparam \ram_inst|memory~96 .operation_mode = "normal";
defparam \ram_inst|memory~96 .output_mode = "reg_only";
defparam \ram_inst|memory~96 .register_cascade_mode = "off";
defparam \ram_inst|memory~96 .sum_lutc_input = "datac";
defparam \ram_inst|memory~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \ram_inst|memory~1026 (
// Equation(s):
// \ram_inst|memory~1026_combout  = (\ram_addr~2  & (((\ram_addr~1 ) # (!\ram_inst|memory~96_regout )))) # (!\ram_addr~2  & (!\ram_inst|memory~64_regout  & ((!\ram_addr~1 ))))

	.clk(gnd),
	.dataa(\ram_inst|memory~64_regout ),
	.datab(\ram_inst|memory~96_regout ),
	.datac(\ram_addr~2 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1026_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1026 .lut_mask = "f035";
defparam \ram_inst|memory~1026 .operation_mode = "normal";
defparam \ram_inst|memory~1026 .output_mode = "comb_only";
defparam \ram_inst|memory~1026 .register_cascade_mode = "off";
defparam \ram_inst|memory~1026 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1026 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \ram_inst|memory~112 (
// Equation(s):
// \ram_inst|memory~112_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ram_inst|memory~1193_combout , \alu_inst|result[0]~9 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\alu_inst|result[0]~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1193_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|memory~112_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~112 .lut_mask = "0000";
defparam \ram_inst|memory~112 .operation_mode = "normal";
defparam \ram_inst|memory~112 .output_mode = "reg_only";
defparam \ram_inst|memory~112 .register_cascade_mode = "off";
defparam \ram_inst|memory~112 .sum_lutc_input = "datac";
defparam \ram_inst|memory~112 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \ram_inst|memory~80 (
// Equation(s):
// \ram_inst|memory~1027  = (\ram_inst|memory~1026_combout  & ((\ram_inst|memory~112_regout ) # ((!\ram_addr~1 )))) # (!\ram_inst|memory~1026_combout  & (((E1L98Q & \ram_addr~1 ))))

	.clk(\clk~combout ),
	.dataa(\ram_inst|memory~1026_combout ),
	.datab(\ram_inst|memory~112_regout ),
	.datac(\alu_inst|result[0]~9 ),
	.datad(\ram_addr~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|memory~1190_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1027 ),
	.regout(\ram_inst|memory~80_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~80 .lut_mask = "d8aa";
defparam \ram_inst|memory~80 .operation_mode = "normal";
defparam \ram_inst|memory~80 .output_mode = "comb_only";
defparam \ram_inst|memory~80 .register_cascade_mode = "off";
defparam \ram_inst|memory~80 .sum_lutc_input = "qfbk";
defparam \ram_inst|memory~80 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxv_lcell \ram_inst|memory~1030 (
// Equation(s):
// \ram_inst|memory~1030_combout  = (\ram_addr~4  & (\ram_addr~3 )) # (!\ram_addr~4  & ((\ram_addr~3  & ((\ram_inst|memory~1027 ))) # (!\ram_addr~3  & (\ram_inst|memory~1029 ))))

	.clk(gnd),
	.dataa(\ram_addr~4 ),
	.datab(\ram_addr~3 ),
	.datac(\ram_inst|memory~1029 ),
	.datad(\ram_inst|memory~1027 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ram_inst|memory~1030_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|memory~1030 .lut_mask = "dc98";
defparam \ram_inst|memory~1030 .operation_mode = "normal";
defparam \ram_inst|memory~1030 .output_mode = "comb_only";
defparam \ram_inst|memory~1030 .register_cascade_mode = "off";
defparam \ram_inst|memory~1030 .sum_lutc_input = "datac";
defparam \ram_inst|memory~1030 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxv_lcell \ram_inst|data_out[0] (
// Equation(s):
// \ram_inst|data_out [0] = DFFEAS((\ram_addr~4  & ((\ram_inst|memory~1030_combout  & ((\ram_inst|memory~1032 ))) # (!\ram_inst|memory~1030_combout  & (\ram_inst|memory~1025 )))) # (!\ram_addr~4  & (((\ram_inst|memory~1030_combout )))), GLOBAL(\clk~combout 
// ), VCC, , \cu_inst|WideOr1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ram_addr~4 ),
	.datab(\ram_inst|memory~1025 ),
	.datac(\ram_inst|memory~1032 ),
	.datad(\ram_inst|memory~1030_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cu_inst|WideOr1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ram_inst|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ram_inst|data_out[0] .lut_mask = "f588";
defparam \ram_inst|data_out[0] .operation_mode = "normal";
defparam \ram_inst|data_out[0] .output_mode = "reg_only";
defparam \ram_inst|data_out[0] .register_cascade_mode = "off";
defparam \ram_inst|data_out[0] .sum_lutc_input = "datac";
defparam \ram_inst|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxv_lcell \delayed_data[0] (
// Equation(s):
// delayed_data[0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \ram_inst|data_out [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ram_inst|data_out [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(delayed_data[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \delayed_data[0] .lut_mask = "0000";
defparam \delayed_data[0] .operation_mode = "normal";
defparam \delayed_data[0] .output_mode = "reg_only";
defparam \delayed_data[0] .register_cascade_mode = "off";
defparam \delayed_data[0] .sum_lutc_input = "datac";
defparam \delayed_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxv_lcell \reg_read~0 (
// Equation(s):
// \reg_read~0_combout  = ((\fsm_inst|state [1] & (!\fsm_inst|state [2] & \cu_inst|WideOr1~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\fsm_inst|state [1]),
	.datac(\fsm_inst|state [2]),
	.datad(\cu_inst|WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_read~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_read~0 .lut_mask = "0c00";
defparam \reg_read~0 .operation_mode = "normal";
defparam \reg_read~0 .output_mode = "comb_only";
defparam \reg_read~0 .register_cascade_mode = "off";
defparam \reg_read~0 .sum_lutc_input = "datac";
defparam \reg_read~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxv_lcell \reg_write~2 (
// Equation(s):
// \reg_write~2_combout  = (\fsm_inst|state [2] & (\fsm_inst|state [0] & (\cu_inst|WideOr0~0_combout  & !\fsm_inst|state [1])))

	.clk(gnd),
	.dataa(\fsm_inst|state [2]),
	.datab(\fsm_inst|state [0]),
	.datac(\cu_inst|WideOr0~0_combout ),
	.datad(\fsm_inst|state [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_write~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_write~2 .lut_mask = "0080";
defparam \reg_write~2 .operation_mode = "normal";
defparam \reg_write~2 .output_mode = "comb_only";
defparam \reg_write~2 .register_cascade_mode = "off";
defparam \reg_write~2 .sum_lutc_input = "datac";
defparam \reg_write~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \alu_inst|Equal0~0 (
// Equation(s):
// \alu_inst|Equal0~0_combout  = (!\alu_inst|result[1]~21  & (!\alu_inst|result[2]~30  & (!\alu_inst|result[3]~36  & !\alu_inst|result[4]~43 )))

	.clk(gnd),
	.dataa(\alu_inst|result[1]~21 ),
	.datab(\alu_inst|result[2]~30 ),
	.datac(\alu_inst|result[3]~36 ),
	.datad(\alu_inst|result[4]~43 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Equal0~0 .lut_mask = "0001";
defparam \alu_inst|Equal0~0 .operation_mode = "normal";
defparam \alu_inst|Equal0~0 .output_mode = "comb_only";
defparam \alu_inst|Equal0~0 .register_cascade_mode = "off";
defparam \alu_inst|Equal0~0 .sum_lutc_input = "datac";
defparam \alu_inst|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \alu_inst|Equal0~1 (
// Equation(s):
// \alu_inst|Equal0~1_combout  = (!\alu_inst|result[5]~49  & (!\alu_inst|result[7]~62  & (!\alu_inst|result[8]~69  & !\alu_inst|result[6]~56 )))

	.clk(gnd),
	.dataa(\alu_inst|result[5]~49 ),
	.datab(\alu_inst|result[7]~62 ),
	.datac(\alu_inst|result[8]~69 ),
	.datad(\alu_inst|result[6]~56 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Equal0~1 .lut_mask = "0001";
defparam \alu_inst|Equal0~1 .operation_mode = "normal";
defparam \alu_inst|Equal0~1 .output_mode = "comb_only";
defparam \alu_inst|Equal0~1 .register_cascade_mode = "off";
defparam \alu_inst|Equal0~1 .sum_lutc_input = "datac";
defparam \alu_inst|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \alu_inst|Equal0~2 (
// Equation(s):
// \alu_inst|Equal0~2_combout  = (!\alu_inst|result[11]~88  & (!\alu_inst|result[10]~82  & (!\alu_inst|result[9]~75  & !\alu_inst|result[12]~95 )))

	.clk(gnd),
	.dataa(\alu_inst|result[11]~88 ),
	.datab(\alu_inst|result[10]~82 ),
	.datac(\alu_inst|result[9]~75 ),
	.datad(\alu_inst|result[12]~95 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Equal0~2 .lut_mask = "0001";
defparam \alu_inst|Equal0~2 .operation_mode = "normal";
defparam \alu_inst|Equal0~2 .output_mode = "comb_only";
defparam \alu_inst|Equal0~2 .register_cascade_mode = "off";
defparam \alu_inst|Equal0~2 .sum_lutc_input = "datac";
defparam \alu_inst|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \alu_inst|Equal0~3 (
// Equation(s):
// \alu_inst|Equal0~3_combout  = (!\alu_inst|result[14]~108  & (!\alu_inst|result[15]~109  & (!\alu_inst|result[13]~101  & \alu_inst|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[14]~108 ),
	.datab(\alu_inst|result[15]~109 ),
	.datac(\alu_inst|result[13]~101 ),
	.datad(\alu_inst|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Equal0~3 .lut_mask = "0100";
defparam \alu_inst|Equal0~3 .operation_mode = "normal";
defparam \alu_inst|Equal0~3 .output_mode = "comb_only";
defparam \alu_inst|Equal0~3 .register_cascade_mode = "off";
defparam \alu_inst|Equal0~3 .sum_lutc_input = "datac";
defparam \alu_inst|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \alu_inst|Equal0~4 (
// Equation(s):
// \alu_inst|Equal0~4_combout  = (!\alu_inst|result[0]~9  & (\alu_inst|Equal0~0_combout  & (\alu_inst|Equal0~1_combout  & \alu_inst|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\alu_inst|result[0]~9 ),
	.datab(\alu_inst|Equal0~0_combout ),
	.datac(\alu_inst|Equal0~1_combout ),
	.datad(\alu_inst|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu_inst|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu_inst|Equal0~4 .lut_mask = "4000";
defparam \alu_inst|Equal0~4 .operation_mode = "normal";
defparam \alu_inst|Equal0~4 .output_mode = "comb_only";
defparam \alu_inst|Equal0~4 .register_cascade_mode = "off";
defparam \alu_inst|Equal0~4 .sum_lutc_input = "datac";
defparam \alu_inst|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \state[0]~I (
	.datain(\fsm_inst|state [0]),
	.oe(vcc),
	.combout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \state[1]~I (
	.datain(\fsm_inst|state [1]),
	.oe(vcc),
	.combout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \state[2]~I (
	.datain(\fsm_inst|state [2]),
	.oe(vcc),
	.combout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[0]~I (
	.datain(\fsm_inst|pc [0]),
	.oe(vcc),
	.combout(),
	.padio(pc[0]));
// synopsys translate_off
defparam \pc[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[1]~I (
	.datain(\fsm_inst|pc [1]),
	.oe(vcc),
	.combout(),
	.padio(pc[1]));
// synopsys translate_off
defparam \pc[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[2]~I (
	.datain(\fsm_inst|pc [2]),
	.oe(vcc),
	.combout(),
	.padio(pc[2]));
// synopsys translate_off
defparam \pc[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[3]~I (
	.datain(\fsm_inst|pc [3]),
	.oe(vcc),
	.combout(),
	.padio(pc[3]));
// synopsys translate_off
defparam \pc[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[4]~I (
	.datain(\fsm_inst|pc [4]),
	.oe(vcc),
	.combout(),
	.padio(pc[4]));
// synopsys translate_off
defparam \pc[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[5]~I (
	.datain(\fsm_inst|pc [5]),
	.oe(vcc),
	.combout(),
	.padio(pc[5]));
// synopsys translate_off
defparam \pc[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[6]~I (
	.datain(\fsm_inst|pc [6]),
	.oe(vcc),
	.combout(),
	.padio(pc[6]));
// synopsys translate_off
defparam \pc[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \pc[7]~I (
	.datain(\fsm_inst|pc [7]),
	.oe(vcc),
	.combout(),
	.padio(pc[7]));
// synopsys translate_off
defparam \pc[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[0]~I (
	.datain(IR_internal[0]),
	.oe(vcc),
	.combout(),
	.padio(IR[0]));
// synopsys translate_off
defparam \IR[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[1]~I (
	.datain(IR_internal[1]),
	.oe(vcc),
	.combout(),
	.padio(IR[1]));
// synopsys translate_off
defparam \IR[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[2]~I (
	.datain(IR_internal[2]),
	.oe(vcc),
	.combout(),
	.padio(IR[2]));
// synopsys translate_off
defparam \IR[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[3]~I (
	.datain(IR_internal[3]),
	.oe(vcc),
	.combout(),
	.padio(IR[3]));
// synopsys translate_off
defparam \IR[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(IR[4]));
// synopsys translate_off
defparam \IR[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(IR[5]));
// synopsys translate_off
defparam \IR[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[6]~I (
	.datain(IR_internal[6]),
	.oe(vcc),
	.combout(),
	.padio(IR[6]));
// synopsys translate_off
defparam \IR[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[7]~I (
	.datain(IR_internal[7]),
	.oe(vcc),
	.combout(),
	.padio(IR[7]));
// synopsys translate_off
defparam \IR[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[8]~I (
	.datain(IR_internal[8]),
	.oe(vcc),
	.combout(),
	.padio(IR[8]));
// synopsys translate_off
defparam \IR[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(IR[9]));
// synopsys translate_off
defparam \IR[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(IR[10]));
// synopsys translate_off
defparam \IR[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(IR[11]));
// synopsys translate_off
defparam \IR[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[12]~I (
	.datain(IR_internal[12]),
	.oe(vcc),
	.combout(),
	.padio(IR[12]));
// synopsys translate_off
defparam \IR[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[13]~I (
	.datain(IR_internal[13]),
	.oe(vcc),
	.combout(),
	.padio(IR[13]));
// synopsys translate_off
defparam \IR[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[14]~I (
	.datain(IR_internal[14]),
	.oe(vcc),
	.combout(),
	.padio(IR[14]));
// synopsys translate_off
defparam \IR[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \IR[15]~I (
	.datain(IR_internal[15]),
	.oe(vcc),
	.combout(),
	.padio(IR[15]));
// synopsys translate_off
defparam \IR[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[0]~I (
	.datain(IR_internal[6]),
	.oe(vcc),
	.combout(),
	.padio(dest[0]));
// synopsys translate_off
defparam \dest[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[1]~I (
	.datain(IR_internal[7]),
	.oe(vcc),
	.combout(),
	.padio(dest[1]));
// synopsys translate_off
defparam \dest[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[2]~I (
	.datain(IR_internal[8]),
	.oe(vcc),
	.combout(),
	.padio(dest[2]));
// synopsys translate_off
defparam \dest[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(dest[3]));
// synopsys translate_off
defparam \dest[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(dest[4]));
// synopsys translate_off
defparam \dest[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \dest[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(dest[5]));
// synopsys translate_off
defparam \dest[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[0]~I (
	.datain(IR_internal[0]),
	.oe(vcc),
	.combout(),
	.padio(src[0]));
// synopsys translate_off
defparam \src[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[1]~I (
	.datain(IR_internal[1]),
	.oe(vcc),
	.combout(),
	.padio(src[1]));
// synopsys translate_off
defparam \src[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[2]~I (
	.datain(IR_internal[2]),
	.oe(vcc),
	.combout(),
	.padio(src[2]));
// synopsys translate_off
defparam \src[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[3]~I (
	.datain(IR_internal[3]),
	.oe(vcc),
	.combout(),
	.padio(src[3]));
// synopsys translate_off
defparam \src[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(src[4]));
// synopsys translate_off
defparam \src[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \src[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(src[5]));
// synopsys translate_off
defparam \src[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[0]~I (
	.datain(\reg_a[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[0]));
// synopsys translate_off
defparam \reg_a[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[1]~I (
	.datain(\reg_a[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[1]));
// synopsys translate_off
defparam \reg_a[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[2]~I (
	.datain(\reg_a[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[2]));
// synopsys translate_off
defparam \reg_a[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[3]~I (
	.datain(\reg_a[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[3]));
// synopsys translate_off
defparam \reg_a[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[4]~I (
	.datain(\reg_a[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[4]));
// synopsys translate_off
defparam \reg_a[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[5]~I (
	.datain(\reg_a[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[5]));
// synopsys translate_off
defparam \reg_a[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[6]~I (
	.datain(\reg_a[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[6]));
// synopsys translate_off
defparam \reg_a[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[7]~I (
	.datain(\reg_a[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[7]));
// synopsys translate_off
defparam \reg_a[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[8]~I (
	.datain(\reg_a[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[8]));
// synopsys translate_off
defparam \reg_a[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[9]~I (
	.datain(\reg_a[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[9]));
// synopsys translate_off
defparam \reg_a[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[10]~I (
	.datain(\reg_a[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[10]));
// synopsys translate_off
defparam \reg_a[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[11]~I (
	.datain(\reg_a[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[11]));
// synopsys translate_off
defparam \reg_a[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[12]~I (
	.datain(\reg_a[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[12]));
// synopsys translate_off
defparam \reg_a[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[13]~I (
	.datain(\reg_a[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[13]));
// synopsys translate_off
defparam \reg_a[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[14]~I (
	.datain(\reg_a[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[14]));
// synopsys translate_off
defparam \reg_a[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_a[15]~I (
	.datain(\reg_a[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_a[15]));
// synopsys translate_off
defparam \reg_a[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[0]~I (
	.datain(\reg_b[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[0]));
// synopsys translate_off
defparam \reg_b[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[1]~I (
	.datain(\reg_b[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[1]));
// synopsys translate_off
defparam \reg_b[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[2]~I (
	.datain(\reg_b[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[2]));
// synopsys translate_off
defparam \reg_b[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[3]~I (
	.datain(\reg_b[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[3]));
// synopsys translate_off
defparam \reg_b[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[4]~I (
	.datain(\reg_b[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[4]));
// synopsys translate_off
defparam \reg_b[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[5]~I (
	.datain(\reg_b[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[5]));
// synopsys translate_off
defparam \reg_b[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[6]~I (
	.datain(\reg_b[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[6]));
// synopsys translate_off
defparam \reg_b[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[7]~I (
	.datain(\reg_b[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[7]));
// synopsys translate_off
defparam \reg_b[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[8]~I (
	.datain(\reg_b[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[8]));
// synopsys translate_off
defparam \reg_b[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[9]~I (
	.datain(\reg_b[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[9]));
// synopsys translate_off
defparam \reg_b[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[10]~I (
	.datain(\reg_b[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[10]));
// synopsys translate_off
defparam \reg_b[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[11]~I (
	.datain(\reg_b[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[11]));
// synopsys translate_off
defparam \reg_b[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[12]~I (
	.datain(\reg_b[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[12]));
// synopsys translate_off
defparam \reg_b[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[13]~I (
	.datain(\reg_b[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[13]));
// synopsys translate_off
defparam \reg_b[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[14]~I (
	.datain(\reg_b[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[14]));
// synopsys translate_off
defparam \reg_b[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_b[15]~I (
	.datain(\reg_b[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(reg_b[15]));
// synopsys translate_off
defparam \reg_b[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_read~I (
	.datain(\reg_read~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_read));
// synopsys translate_off
defparam \reg_read~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_write~I (
	.datain(\reg_write~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_write));
// synopsys translate_off
defparam \reg_write~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[0]~I (
	.datain(\ram_addr~1 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[0]));
// synopsys translate_off
defparam \ram_addr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[1]~I (
	.datain(\ram_addr~2 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[1]));
// synopsys translate_off
defparam \ram_addr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[2]~I (
	.datain(\ram_addr~3 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[2]));
// synopsys translate_off
defparam \ram_addr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[3]~I (
	.datain(\ram_addr~4 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[3]));
// synopsys translate_off
defparam \ram_addr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[4]));
// synopsys translate_off
defparam \ram_addr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ram_addr[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[5]));
// synopsys translate_off
defparam \ram_addr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_enable~I (
	.datain(\alu_enable~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(alu_enable));
// synopsys translate_off
defparam \alu_enable~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_op[0]~I (
	.datain(\cu_inst|WideOr6~0 ),
	.oe(vcc),
	.combout(),
	.padio(alu_op[0]));
// synopsys translate_off
defparam \alu_op[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_op[1]~I (
	.datain(\cu_inst|WideOr5~0 ),
	.oe(vcc),
	.combout(),
	.padio(alu_op[1]));
// synopsys translate_off
defparam \alu_op[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_op[2]~I (
	.datain(\cu_inst|WideOr4~0 ),
	.oe(vcc),
	.combout(),
	.padio(alu_op[2]));
// synopsys translate_off
defparam \alu_op[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_op[3]~I (
	.datain(\cu_inst|WideOr3~0 ),
	.oe(vcc),
	.combout(),
	.padio(alu_op[3]));
// synopsys translate_off
defparam \alu_op[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[0]~I (
	.datain(\alu_inst|result[0]~9 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[0]));
// synopsys translate_off
defparam \alu_result[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[1]~I (
	.datain(\alu_inst|result[1]~21 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[1]));
// synopsys translate_off
defparam \alu_result[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[2]~I (
	.datain(\alu_inst|result[2]~30 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[2]));
// synopsys translate_off
defparam \alu_result[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[3]~I (
	.datain(\alu_inst|result[3]~36 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[3]));
// synopsys translate_off
defparam \alu_result[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[4]~I (
	.datain(\alu_inst|result[4]~43 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[4]));
// synopsys translate_off
defparam \alu_result[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[5]~I (
	.datain(\alu_inst|result[5]~49 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[5]));
// synopsys translate_off
defparam \alu_result[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[6]~I (
	.datain(\alu_inst|result[6]~56 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[6]));
// synopsys translate_off
defparam \alu_result[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[7]~I (
	.datain(\alu_inst|result[7]~62 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[7]));
// synopsys translate_off
defparam \alu_result[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[8]~I (
	.datain(\alu_inst|result[8]~69 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[8]));
// synopsys translate_off
defparam \alu_result[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[9]~I (
	.datain(\alu_inst|result[9]~75 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[9]));
// synopsys translate_off
defparam \alu_result[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[10]~I (
	.datain(\alu_inst|result[10]~82 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[10]));
// synopsys translate_off
defparam \alu_result[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[11]~I (
	.datain(\alu_inst|result[11]~88 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[11]));
// synopsys translate_off
defparam \alu_result[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[12]~I (
	.datain(\alu_inst|result[12]~95 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[12]));
// synopsys translate_off
defparam \alu_result[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[13]~I (
	.datain(\alu_inst|result[13]~101 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[13]));
// synopsys translate_off
defparam \alu_result[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[14]~I (
	.datain(\alu_inst|result[14]~108 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[14]));
// synopsys translate_off
defparam \alu_result[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \alu_result[15]~I (
	.datain(\alu_inst|result[15]~109 ),
	.oe(vcc),
	.combout(),
	.padio(alu_result[15]));
// synopsys translate_off
defparam \alu_result[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \zero_flag~I (
	.datain(\alu_inst|Equal0~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(zero_flag));
// synopsys translate_off
defparam \zero_flag~I .operation_mode = "output";
// synopsys translate_on

endmodule
