// Seed: 3265459247
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2
);
  logic [-1 : -1] id_4 = 1 == 1 - 1'b0;
  notif1 primCall (id_1, id_2, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    input wor id_6,
    input wand id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11,
    input wor id_12,
    input wand id_13,
    output tri1 id_14,
    output wand id_15
    , id_49,
    output uwire id_16,
    output tri0 id_17,
    output tri id_18,
    input wire id_19,
    output tri1 id_20,
    output wor id_21,
    inout wor id_22,
    input wor id_23
    , id_50,
    input wor id_24,
    output tri id_25,
    input tri id_26,
    input wor id_27,
    input supply1 id_28,
    input tri1 id_29,
    input wire id_30,
    input supply1 id_31,
    input wire id_32,
    input tri id_33,
    output tri1 id_34,
    input supply0 id_35,
    input uwire id_36,
    output uwire id_37,
    output tri id_38,
    output tri1 id_39,
    input tri0 id_40,
    output supply0 id_41,
    input tri id_42,
    input wor id_43,
    output wor id_44,
    input tri0 id_45
    , id_51,
    output tri1 id_46,
    input wor id_47
);
  assign id_51[-1] = id_26 + -1 == id_50[""];
  module_0 modCall_1 ();
endmodule
