

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Fri Oct  7 15:00:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       90|      656|  1.620 us|  11.808 us|   73|  584|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                Instance                |                Module               |   min   |   max   |    min   |    max    | min | max |   Type  |
        +----------------------------------------+-------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |runTestAfterInit_Block_entry10_proc_U0  |runTestAfterInit_Block_entry10_proc  |       72|       72|  1.296 us|   1.296 us|   72|   72|       no|
        |run_test_U0                             |run_test                             |        7|      583|  0.126 us|  10.494 us|    7|  583|       no|
        |writeOutcome_U0                         |writeOutcome                         |       17|       17|  0.306 us|   0.306 us|   17|   17|       no|
        +----------------------------------------+-------------------------------------+---------+---------+----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|    2178|   1496|    -|
|Instance         |        0|    -|    1573|   2428|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3766|   4127|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |runTestAfterInit_Block_entry10_proc_U0  |runTestAfterInit_Block_entry10_proc  |        0|   0|  364|   382|    0|
    |run_test_U0                             |run_test                             |        0|   0|  681|  1732|    0|
    |writeOutcome_U0                         |writeOutcome                         |        0|   0|  528|   314|    0|
    +----------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                     |        0|   0| 1573|  2428|    0|
    +----------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |agg_tmp12_loc_channel_U         |        0|  99|   0|    -|     3|   16|       48|
    |agg_tmp8_0_cast_loc_channel_U   |        0|  99|   0|    -|     2|    6|       12|
    |agg_tmp8_0_loc_channel_U        |        0|  99|   0|    -|     3|    8|       24|
    |contr_AOV_1_c18_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_1_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_2_c19_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_2_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_3_c20_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_3_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_4_c21_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_4_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_5_c22_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_5_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_6_c23_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_6_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_7_c24_channel_U       |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_7_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_c17_channel_U         |        0|  99|   0|    -|     2|   32|       64|
    |contr_AOV_c_U                   |        0|  99|   0|    -|     2|   32|       64|
    |error_U                         |        0|  99|   0|    -|     2|    1|        2|
    |n_regions_V_load_loc_channel_U  |        0|  99|   0|    -|     2|    8|       16|
    |tmp_21_cast_loc_channel_U       |        0|  99|   0|    -|     3|    4|       12|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0|2178|   0|    0|    47|  555|     1138|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_agg_tmp12_loc_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_agg_tmp8_0_cast_loc_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_agg_tmp8_0_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_1_c18_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_2_c19_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_3_c20_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_4_c21_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_5_c22_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_6_c23_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_7_c24_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_AOV_c17_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_n_regions_V_load_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_21_cast_loc_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                            |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry10_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |runTestAfterInit_Block_entry10_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                                     |       and|   0|  0|   2|           1|           1|
    |writeOutcome_U0_ap_start                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_agg_tmp12_loc_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_agg_tmp8_0_cast_loc_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_agg_tmp8_0_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_1_c18_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_2_c19_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_3_c20_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_4_c21_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_5_c22_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_6_c23_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_7_c24_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_AOV_c17_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_n_regions_V_load_loc_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_21_cast_loc_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_runTestAfterInit_Block_entry10_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_run_test_U0_ap_ready                             |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  68|          34|          34|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_agg_tmp12_loc_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_agg_tmp8_0_cast_loc_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_agg_tmp8_0_loc_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_1_c18_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_2_c19_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_3_c20_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_4_c21_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_5_c22_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_6_c23_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_7_c24_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_AOV_c17_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_n_regions_V_load_loc_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_21_cast_loc_channel            |   9|          2|    1|          2|
    |ap_sync_reg_runTestAfterInit_Block_entry10_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_run_test_U0_ap_ready                             |   9|          2|    1|          2|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        | 135|         30|   15|         30|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_agg_tmp12_loc_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_agg_tmp8_0_cast_loc_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_agg_tmp8_0_loc_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_1_c18_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_2_c19_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_3_c20_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_4_c21_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_5_c22_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_6_c23_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_7_c24_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_AOV_c17_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_n_regions_V_load_loc_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_21_cast_loc_channel            |  1|   0|    1|          0|
    |ap_sync_reg_runTestAfterInit_Block_entry10_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_run_test_U0_ap_ready                             |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        | 15|   0|   15|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
|inputAOV               |   in|   64|     ap_none|          inputAOV|        scalar|
|inputAOV_ap_vld        |   in|    1|     ap_none|          inputAOV|        scalar|
|outcomeInRam_address0  |  out|    4|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_q0        |   in|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|      outcomeInRam|         array|
|errorInTask_address0   |  out|    4|   ap_memory|       errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_d0         |  out|    8|   ap_memory|       errorInTask|         array|
|errorInTask_q0         |   in|    8|   ap_memory|       errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|       errorInTask|         array|
|n_regions_V_address0   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1        |  out|    1|   ap_memory|       n_regions_V|         array|
|regions_address0       |  out|   12|   ap_memory|           regions|         array|
|regions_ce0            |  out|    1|   ap_memory|           regions|         array|
|regions_d0             |  out|   32|   ap_memory|           regions|         array|
|regions_q0             |   in|   32|   ap_memory|           regions|         array|
|regions_we0            |  out|    1|   ap_memory|           regions|         array|
|regions_address1       |  out|   12|   ap_memory|           regions|         array|
|regions_ce1            |  out|    1|   ap_memory|           regions|         array|
|regions_d1             |  out|   32|   ap_memory|           regions|         array|
|regions_q1             |   in|   32|   ap_memory|           regions|         array|
|regions_we1            |  out|    1|   ap_memory|           regions|         array|
|regions_1_address0     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d0           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q0           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_address1     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d1           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q1           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_2_address0     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d0           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q0           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_address1     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d1           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q1           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_3_address0     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d0           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q0           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_address1     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d1           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q1           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we1          |  out|    1|   ap_memory|         regions_3|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

