;redcode
;assert 1
	SPL 0, -802
	CMP -7, <-620
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @62
	ADD 100, 9
	CMP @0, @2
	CMP @0, @2
	SPL 0, -202
	DAT #-51, #-180
	SLT 100, 9
	SLT 100, 9
	SLT 9, @62
	SUB @70, 1
	SLT 9, @62
	SUB @70, 1
	SLT 0, @20
	SUB @121, 103
	SUB @121, 103
	CMP -121, <308
	SUB -121, <308
	ADD 100, 9
	JMN -51, @-180
	DJN -1, @-20
	SUB @70, 1
	SUB @70, 1
	SUB @70, 1
	SLT 0, @20
	SUB 0, -202
	ADD @679, 1
	SUB @127, 103
	SUB @127, 103
	DJN 1, 1
	JMP 1, 1
	ADD 270, 60
	SPL 0, -202
	SUB @127, 100
	SUB 0, @20
	CMP @127, 100
	SLT 100, 9
	CMP -7, <-620
	ADD 100, 9
	ADD -700, -10
	SUB @0, @2
	SLT 1, 3
	SUB @70, 1
	CMP -7, <-620
	CMP -7, <-620
	JMP 2, #200
	JMP 2, #200
