Running: e:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Stack/Stack_tb_isim_beh.exe -prj E:/Stack/Stack_tb_beh.prj work.Stack_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Stack/Stack.v" into library work
WARNING:HDLCompiler:751 - "E:/Stack/Stack.v" Line 40: Redeclaration of ansi port empty is not allowed
Analyzing Verilog file "E:/Stack/Stack_tb.v" into library work
WARNING:HDLCompiler:1830 - "E:/Stack/Stack_tb.v" Line 72: Cannot omit port direction for function/task declarations
Analyzing Verilog file "e:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Stack
Compiling module Stack_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/Stack/Stack_tb_isim_beh.exe
Fuse Memory Usage: 28444 KB
Fuse CPU Usage: 843 ms
