

================================================================
== Vivado HLS Report for 'CMFRL1'
================================================================
* Date:           Mon Aug 31 14:43:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFRL1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.177|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    9|    1|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|     8|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    348|   712|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    86|
|Register         |        -|      -|    173|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      5|    521|   806|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     12|      3|    10|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |CMFRL1_fadd_32ns_bkb_U1  |CMFRL1_fadd_32ns_bkb  |        0|      2|  205|  390|
    |CMFRL1_fmul_32ns_cud_U2  |CMFRL1_fmul_32ns_cud  |        0|      3|  143|  322|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  712|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |tmp_fu_91_p2  |    xor   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  50|         11|    1|         11|
    |ap_phi_mux_i_kp1_loc_phi_fu_60_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_3_phi_fu_70_p4      |   9|          2|    1|          2|
    |i_kp1_loc_reg_57                   |   9|          2|   32|         64|
    |tmp_3_reg_67                       |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  86|         19|   67|        143|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  10|   0|   10|          0|
    |aux_sinc_V        |   1|   0|    1|          0|
    |i_k               |  32|   0|   32|          0|
    |i_kp1             |  32|   0|   32|          0|
    |i_kp1_loc_reg_57  |  32|   0|   32|          0|
    |tmp_1_reg_145     |  32|   0|   32|          0|
    |tmp_2_reg_150     |  32|   0|   32|          0|
    |tmp_3_reg_67      |   1|   0|    1|          0|
    |tmp_reg_135       |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 173|   0|  173|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    CMFRL1    | return value |
|sinc_V           |  in |    1|   ap_none  |    sinc_V    |    scalar    |
|i_RL             | out |   32|   ap_vld   |     i_RL     |    pointer   |
|i_RL_ap_vld      | out |    1|   ap_vld   |     i_RL     |    pointer   |
|teste1           | out |   32|   ap_vld   |    teste1    |    pointer   |
|teste1_ap_vld    | out |    1|   ap_vld   |    teste1    |    pointer   |
|teste2_V         | out |    1|   ap_vld   |   teste2_V   |    pointer   |
|teste2_V_ap_vld  | out |    1|   ap_vld   |   teste2_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

