Active-HDL 10.5.217.6767 2019-07-01 13:26:10

Elaboration top modules:
Architecture                  ram(Ram)


----------------------------------------------------------------------------------------------
Entity   | Architecture | Library      | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------
Ram      | ram          | projeto06281 |      | 10.5.217.6767 (Windows) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package            | Library      | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------
standard                | std          |      |                         | <unavailable>
TEXTIO                  | std          |      |                         | <unavailable>
std_logic_1164          | ieee         |      |                         | <unavailable>
MATH_REAL               | ieee         |      |                         | <unavailable>
std_logic_arith         | ieee         |      |                         | <unavailable>
STD_LOGIC_UNSIGNED      | ieee         |      |                         | <unavailable>
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
projeto06281            | None
std                     | Standard VHDL library
----------------------------------------------------------------------------------------------
