--How to Execute Verilog Simulation
In this directory, you can enter the following command to execute simulation:
$ make
   It will generate the waveform file " hw03c.fsdb " and some text files in this directory.




--How to Execute Simulation with Post-synthesis Verilog File
In this directory, you can enter the following command to execute simulation:
$ make syn
   It will generate the waveform file " hw03c_syn.fsdb " and some text files in this directory.


If you want to remove log files please enter the following command
$ make clean
