Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 23 14:48:16 2018
| Host         : COJTHW109 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.618        0.000                      0                 2904        0.043        0.000                      0                 2904        3.020        0.000                       0                  1361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ACLK            {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 12.500}       25.000          40.000          
  clk0_bufgin   {0.000 20.000}       40.000          25.000          
  clk1_bufgin   {-2.500 17.500}      40.000          25.000          
  clkfb_bufgin  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ACLK                  1.618        0.000                      0                 2520        0.043        0.000                      0                 2520        3.020        0.000                       0                  1174  
clk_fpga_0                                                                                                                                                        5.845        0.000                       0                     1  
clk_fpga_1           18.802        0.000                      0                  213        0.149        0.000                      0                  213        7.500        0.000                       0                    99  
  clk0_bufgin        29.488        0.000                      0                  171        0.098        0.000                      0                  171       19.500        0.000                       0                    82  
  clk1_bufgin                                                                                                                                                    37.845        0.000                       0                     2  
  clkfb_bufgin                                                                                                                                                   22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ACLK
  To Clock:  ACLK

Setup :            0  Failing Endpoints,  Worst Slack        1.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 3.015ns (46.932%)  route 3.409ns (53.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.581     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.295     7.210 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.077    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.654     9.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.014     9.668    
                         clock uncertainty           -0.035     9.633    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.062     9.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.994ns (46.758%)  route 3.409ns (53.242%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.581     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.295     7.210 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.056 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.654     9.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.014     9.668    
                         clock uncertainty           -0.035     9.633    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.062     9.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.920ns (46.136%)  route 3.409ns (53.864%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.581     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.295     7.210 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.982 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.654     9.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.014     9.668    
                         clock uncertainty           -0.035     9.633    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.062     9.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.904ns (45.999%)  route 3.409ns (54.001%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 9.654 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.335 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.581     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y99         LUT3 (Prop_lut3_I0_O)        0.295     7.210 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.966 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.654     9.654    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.014     9.668    
                         clock uncertainty           -0.035     9.633    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.062     9.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.772ns (44.527%)  route 3.453ns (55.473%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 9.480 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.211 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     6.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.307     7.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     7.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.544 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.878 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.480     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.148     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.062     9.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 2.751ns (44.339%)  route 3.453ns (55.661%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 9.480 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.211 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     6.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.307     7.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     7.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.544 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.857 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.857    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.480     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.148     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.062     9.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.677ns (43.667%)  route 3.453ns (56.333%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 9.480 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.211 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     6.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.307     7.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     7.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.544 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.783 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.783    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.480     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.148     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.062     9.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.661ns (43.520%)  route 3.453ns (56.480%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 9.480 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.653     1.653    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     2.171 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.953     3.124    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X31Y98         LUT2 (Prop_lut2_I0_O)        0.153     3.277 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.811     4.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y104        LUT6 (Prop_lut6_I4_O)        0.327     4.415 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.064     5.479    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/cnt_read_reg[1]_rep__0
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.603 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     5.603    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X32Y98         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.211 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.626     6.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X33Y98         LUT5 (Prop_lut5_I4_O)        0.307     7.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     7.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.544 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.544    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.767 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.767    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_7
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.480     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.148     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.062     9.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.698ns (30.486%)  route 3.872ns (69.514%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 9.479 - 8.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.651     1.651    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/Q
                         net (fo=9, routed)           1.192     3.299    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[5]
    SLICE_X40Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.423 r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.423    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[10][1]
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.973 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           0.907     4.881    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.116     4.997 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_10/O
                         net (fo=1, routed)           0.553     5.549    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_10_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.328     5.877 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=12, routed)          0.697     6.575    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=11, routed)          0.522     7.221    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.479     9.479    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X42Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]/C
                         clock pessimism              0.114     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.169     9.389    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ACLK rise@8.000ns - ACLK rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.698ns (30.486%)  route 3.872ns (69.514%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 9.479 - 8.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.651     1.651    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[5]/Q
                         net (fo=9, routed)           1.192     3.299    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]_0[5]
    SLICE_X40Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.423 r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.423    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tbuf_i_reg[10][1]
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.973 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry/CO[3]
                         net (fo=6, routed)           0.907     4.881    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/CO[0]
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.116     4.997 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_10/O
                         net (fo=1, routed)           0.553     5.549    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_10_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.328     5.877 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4/O
                         net (fo=12, routed)          0.697     6.575    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_4_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1/O
                         net (fo=11, routed)          0.522     7.221    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        1.479     9.479    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/s_axi_aclk
    SLICE_X42Y94         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]/C
                         clock pessimism              0.114     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.169     9.389    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.554     0.554    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.119     0.813    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y88         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.822     0.822    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y88         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.771    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.557     0.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.110     0.808    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.824     0.824    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.251     0.573    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.557     0.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.113     0.811    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.824     0.824    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.251     0.573    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.557     0.557    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     0.814    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.824     0.824    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.753    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.573     0.573    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164     0.737 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     0.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.843     0.843    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.254     0.589    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.772    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.232ns (61.228%)  route 0.147ns (38.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.656     0.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     0.784 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.147     0.931    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.104     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[7]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.844     0.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     0.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.603%)  route 0.200ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.656     0.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.200     0.997    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[44]_i_1/O
                         net (fo=1, routed)           0.000     1.045    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[44]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.844     0.844    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     0.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.641     0.641    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.054     0.836    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[9]
    SLICE_X32Y102        LUT5 (Prop_lut5_I4_O)        0.045     0.881 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000     0.881    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1_n_0
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.912     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.121     0.775    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.559     0.559    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=2, routed)           0.168     0.868    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.913 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.066    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.912     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.012    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by ACLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ACLK rise@0.000ns - ACLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.554     0.554    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.118     0.813    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][3]
    SLICE_X38Y88         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1175, routed)        0.822     0.822    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y88         SRL16E                                       r  design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.705    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ACLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y99   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y99   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y99   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y99   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X38Y98   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y88   design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y88   design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y88   design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X27Y91   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X26Y92   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[8]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y95   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y95   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y96   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y104  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y88   design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y88   design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y88   design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.802ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.456ns (8.626%)  route 4.831ns (91.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.831     8.292    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/crst_ff_reg[1][0]
    SLICE_X108Y5         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y5         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    27.994    
                         clock uncertainty           -0.377    27.618    
    SLICE_X108Y5         FDRE (Setup_fdre_C_R)       -0.524    27.094    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.094    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 18.802    

Slack (MET) :             18.897ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.456ns (8.626%)  route 4.831ns (91.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.831     8.292    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/crst_ff_reg[1][0]
    SLICE_X109Y5         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y5         FDSE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    27.994    
                         clock uncertainty           -0.377    27.618    
    SLICE_X109Y5         FDSE (Setup_fdse_C_S)       -0.429    27.189    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 18.897    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.456ns (8.874%)  route 4.682ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.682     8.143    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/crst_ff_reg[1][0]
    SLICE_X109Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    27.994    
                         clock uncertainty           -0.377    27.618    
    SLICE_X109Y6         FDRE (Setup_fdre_C_R)       -0.429    27.189    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 0.456ns (8.874%)  route 4.682ns (91.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.682     8.143    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/crst_ff_reg[1][0]
    SLICE_X109Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    27.994    
                         clock uncertainty           -0.377    27.618    
    SLICE_X109Y6         FDRE (Setup_fdre_C_R)       -0.429    27.189    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.057ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 0.456ns (8.894%)  route 4.671ns (91.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 27.879 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.671     8.132    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.700    27.879    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg[7]/C
                         clock pessimism              0.115    27.994    
                         clock uncertainty           -0.377    27.618    
    SLICE_X106Y6         FDRE (Setup_fdre_C_R)       -0.429    27.189    design_1_i/dispsub_0/inst/dclkgen/start_reg[7]
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 19.057    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.456ns (9.129%)  route 4.539ns (90.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.539     8.000    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_2/C
                         clock pessimism              0.115    27.993    
                         clock uncertainty           -0.377    27.617    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    27.188    design_1_i/dispsub_0/inst/dclkgen/start_reg_r_2
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.456ns (9.129%)  route 4.539ns (90.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.539     8.000    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_3/C
                         clock pessimism              0.115    27.993    
                         clock uncertainty           -0.377    27.617    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    27.188    design_1_i/dispsub_0/inst/dclkgen/start_reg_r_3
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.456ns (9.129%)  route 4.539ns (90.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.539     8.000    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_4/C
                         clock pessimism              0.115    27.993    
                         clock uncertainty           -0.377    27.617    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    27.188    design_1_i/dispsub_0/inst/dclkgen/start_reg_r_4
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.456ns (9.129%)  route 4.539ns (90.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.539     8.000    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X106Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r_5/C
                         clock pessimism              0.115    27.993    
                         clock uncertainty           -0.377    27.617    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    27.188    design_1_i/dispsub_0/inst/dclkgen/start_reg_r_5
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.192ns  (required time - arrival time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/start_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_1 rise@25.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 0.456ns (9.137%)  route 4.535ns (90.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 27.878 - 25.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.711     3.005    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X55Y93         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/Q
                         net (fo=18, routed)          4.535     7.996    design_1_i/dispsub_0/inst/dclkgen/CRST
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.699    27.878    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X107Y7         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/start_reg_r/C
                         clock pessimism              0.115    27.993    
                         clock uncertainty           -0.377    27.617    
    SLICE_X107Y7         FDRE (Setup_fdre_C_R)       -0.429    27.188    design_1_i/dispsub_0/inst/dclkgen/start_reg_r
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 19.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[0]/Q
                         net (fo=1, routed)           0.100     1.220    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[0]
    SLICE_X112Y0         LUT5 (Prop_lut5_I3_O)        0.045     1.265 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[0]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[0]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[0]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.121     1.116    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.641     0.977    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[35]/Q
                         net (fo=1, routed)           0.120     1.237    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[35]
    SLICE_X110Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.913     1.279    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[3]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X110Y3         FDRE (Hold_fdre_C_D)         0.072     1.088    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[7]/Q
                         net (fo=1, routed)           0.052     1.195    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[7]
    SLICE_X113Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.240 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[7]_i_1/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[7]_i_1_n_0
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.092     1.084    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.642     0.978    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X108Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y0         FDRE (Prop_fdre_C_Q)         0.164     1.142 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[9]/Q
                         net (fo=1, routed)           0.114     1.256    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[9]
    SLICE_X112Y0         LUT5 (Prop_lut5_I3_O)        0.045     1.301 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[9]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[9]_i_1_n_0
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X112Y0         FDRE (Hold_fdre_C_D)         0.121     1.138    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.642     0.978    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y0         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[6]/Q
                         net (fo=1, routed)           0.112     1.231    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[6]
    SLICE_X113Y0         LUT5 (Prop_lut5_I3_O)        0.045     1.276 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[6]_i_1/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[6]_i_1_n_0
    SLICE_X113Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X113Y0         FDRE (Hold_fdre_C_D)         0.092     1.109    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y2         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[37]/Q
                         net (fo=1, routed)           0.113     1.232    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[37]
    SLICE_X110Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.913     1.279    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y3         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[5]/C
                         clock pessimism             -0.285     0.994    
    SLICE_X110Y3         FDRE (Hold_fdre_C_D)         0.071     1.065    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X111Y2         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y2         FDRE (Prop_fdre_C_Q)         0.141     1.120 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[4]/Q
                         net (fo=1, routed)           0.092     1.212    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[4]
    SLICE_X113Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.257 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[4]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[4]_i_1_n_0
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[4]/C
                         clock pessimism             -0.285     0.995    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.092     1.087    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.642     0.978    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X109Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y0         FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[28]/Q
                         net (fo=1, routed)           0.119     1.238    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[28]
    SLICE_X110Y0         LUT5 (Prop_lut5_I0_O)        0.045     1.283 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[12]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[12]_i_1_n_0
    SLICE_X110Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X110Y0         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[12]/C
                         clock pessimism             -0.263     1.017    
    SLICE_X110Y0         FDRE (Hold_fdre_C_D)         0.092     1.109    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.643     0.979    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X112Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y1         FDRE (Prop_fdre_C_Q)         0.164     1.143 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/Q
                         net (fo=1, routed)           0.083     1.226    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do[15]
    SLICE_X113Y1         LUT5 (Prop_lut5_I3_O)        0.045     1.271 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_3/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI[15]_i_3_n_0
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.914     1.280    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/clkin_bufgout
    SLICE_X113Y1         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]/C
                         clock pessimism             -0.288     0.992    
    SLICE_X113Y1         FDRE (Hold_fdre_C_D)         0.092     1.084    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/DI_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.597%)  route 0.136ns (45.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.614     0.950    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X102Y6         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y6         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/Q
                         net (fo=6, routed)           0.136     1.250    design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg_n_0_[0]
    SLICE_X105Y5         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.884     1.250    design_1_i/dispsub_0/inst/dclkgen/CLK40
    SLICE_X105Y5         FDRE                                         r  design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]/C
                         clock pessimism             -0.263     0.987    
    SLICE_X105Y5         FDRE (Hold_fdre_C_D)         0.070     1.057    design_1_i/dispsub_0/inst/dclkgen/resol_ff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         25.000      20.001     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X111Y0     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X110Y1     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X110Y1     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X108Y0     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X109Y1     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X109Y1     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X112Y1     design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_drp_inst/rom_do_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         12.500      11.520     SLICE_X104Y5     design_1_i/dispsub_0/inst/dclkgen/start_reg[5]_srl6___inst_dclkgen_start_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         12.500      11.520     SLICE_X104Y5     design_1_i/dispsub_0/inst/dclkgen/start_reg[5]_srl6___inst_dclkgen_start_reg_r_4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X55Y93     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X55Y93     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X56Y87     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X56Y87     design_1_i/dispsub_0/inst/dclkgen/resol_ff0_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         12.500      10.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         12.500      11.520     SLICE_X104Y5     design_1_i/dispsub_0/inst/dclkgen/start_reg[5]_srl6___inst_dclkgen_start_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         12.500      11.520     SLICE_X104Y5     design_1_i/dispsub_0/inst/dclkgen/start_reg[5]_srl6___inst_dclkgen_start_reg_r_4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X55Y93     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X55Y93     design_1_i/dispsub_0/inst/dclkgen/crst_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X102Y6     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X102Y6     design_1_i/dispsub_0/inst/dclkgen/resol_ff1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk0_bufgin
  To Clock:  clk0_bufgin

Setup :            0  Failing Endpoints,  Worst Slack       29.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.488ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        10.378ns  (logic 3.195ns (30.785%)  route 7.183ns (69.215%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 42.825 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.219     4.770    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_1/O
                         net (fo=2, routed)           0.506     5.572    design_1_i/patgen_0/inst/syncgen/color_reg[1]_6[1]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.696    design_1_i/patgen_0/inst/syncgen_n_114
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.097 r  design_1_i/patgen_0/inst/D_HCNT__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.097    design_1_i/patgen_0/inst/D_HCNT__1_carry_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.211    design_1_i/patgen_0/inst/D_HCNT__1_carry__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.433 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__1/O[0]
                         net (fo=31, routed)          1.812     8.244    design_1_i/patgen_0/inst/D_HCNT[10]
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.299     8.543 r  design_1_i/patgen_0/inst/color2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/patgen_0/inst/color2_carry__0_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.034 f  design_1_i/patgen_0/inst/color2_carry__0/CO[1]
                         net (fo=3, routed)           1.499    10.533    design_1_i/patgen_0/inst/color215_in
    SLICE_X50Y106        LUT4 (Prop_lut4_I0_O)        0.357    10.890 f  design_1_i/patgen_0/inst/color[2]_i_3/O
                         net (fo=5, routed)           0.767    11.657    design_1_i/patgen_0/inst/color[2]_i_3_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.348    12.005 r  design_1_i/patgen_0/inst/color[2]_i_4/O
                         net (fo=3, routed)           1.381    13.386    design_1_i/patgen_0/inst/color[2]_i_4_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.510 r  design_1_i/patgen_0/inst/color[0]_i_1/O
                         net (fo=1, routed)           0.000    13.510    design_1_i/patgen_0/inst/color[0]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.643    42.825    design_1_i/patgen_0/inst/DCLK
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[0]/C
                         clock pessimism              0.281    43.106    
                         clock uncertainty           -0.187    42.919    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.079    42.998    design_1_i/patgen_0/inst/color_reg[0]
  -------------------------------------------------------------------
                         required time                         42.998    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 29.488    

Slack (MET) :             29.796ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 3.221ns (32.396%)  route 6.722ns (67.604%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 42.836 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.219     4.770    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_1/O
                         net (fo=2, routed)           0.506     5.572    design_1_i/patgen_0/inst/syncgen/color_reg[1]_6[1]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.696    design_1_i/patgen_0/inst/syncgen_n_114
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.097 r  design_1_i/patgen_0/inst/D_HCNT__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.097    design_1_i/patgen_0/inst/D_HCNT__1_carry_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.211    design_1_i/patgen_0/inst/D_HCNT__1_carry__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.433 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__1/O[0]
                         net (fo=31, routed)          1.812     8.244    design_1_i/patgen_0/inst/D_HCNT[10]
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.299     8.543 r  design_1_i/patgen_0/inst/color2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/patgen_0/inst/color2_carry__0_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.034 r  design_1_i/patgen_0/inst/color2_carry__0/CO[1]
                         net (fo=3, routed)           1.499    10.533    design_1_i/patgen_0/inst/color215_in
    SLICE_X50Y106        LUT4 (Prop_lut4_I0_O)        0.357    10.890 r  design_1_i/patgen_0/inst/color[2]_i_3/O
                         net (fo=5, routed)           1.004    11.894    design_1_i/patgen_0/inst/color[2]_i_3_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I3_O)        0.348    12.242 r  design_1_i/patgen_0/inst/color[2]_i_2/O
                         net (fo=1, routed)           0.682    12.925    design_1_i/patgen_0/inst/color[2]_i_2_n_0
    SLICE_X49Y105        LUT4 (Prop_lut4_I0_O)        0.150    13.075 r  design_1_i/patgen_0/inst/color[2]_i_1/O
                         net (fo=1, routed)           0.000    13.075    design_1_i/patgen_0/inst/color[2]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.654    42.836    design_1_i/patgen_0/inst/DCLK
    SLICE_X49Y105        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[2]/C
                         clock pessimism              0.146    42.983    
                         clock uncertainty           -0.187    42.796    
    SLICE_X49Y105        FDRE (Setup_fdre_C_D)        0.075    42.871    design_1_i/patgen_0/inst/color_reg[2]
  -------------------------------------------------------------------
                         required time                         42.871    
                         arrival time                         -13.075    
  -------------------------------------------------------------------
                         slack                                 29.796    

Slack (MET) :             29.881ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        9.983ns  (logic 3.195ns (32.003%)  route 6.788ns (67.997%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 42.825 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.219     4.770    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X50Y101        LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_1/O
                         net (fo=2, routed)           0.506     5.572    design_1_i/patgen_0/inst/syncgen/color_reg[1]_6[1]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  design_1_i/patgen_0/inst/syncgen/D_HCNT__1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.696    design_1_i/patgen_0/inst/syncgen_n_114
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.097 r  design_1_i/patgen_0/inst/D_HCNT__1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.097    design_1_i/patgen_0/inst/D_HCNT__1_carry_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.211 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.211    design_1_i/patgen_0/inst/D_HCNT__1_carry__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.433 r  design_1_i/patgen_0/inst/D_HCNT__1_carry__1/O[0]
                         net (fo=31, routed)          1.812     8.244    design_1_i/patgen_0/inst/D_HCNT[10]
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.299     8.543 r  design_1_i/patgen_0/inst/color2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.543    design_1_i/patgen_0/inst/color2_carry__0_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.034 f  design_1_i/patgen_0/inst/color2_carry__0/CO[1]
                         net (fo=3, routed)           1.499    10.533    design_1_i/patgen_0/inst/color215_in
    SLICE_X50Y106        LUT4 (Prop_lut4_I0_O)        0.357    10.890 f  design_1_i/patgen_0/inst/color[2]_i_3/O
                         net (fo=5, routed)           0.767    11.657    design_1_i/patgen_0/inst/color[2]_i_3_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.348    12.005 r  design_1_i/patgen_0/inst/color[2]_i_4/O
                         net (fo=3, routed)           0.986    12.991    design_1_i/patgen_0/inst/color[2]_i_4_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.115 r  design_1_i/patgen_0/inst/color[1]_i_1/O
                         net (fo=1, routed)           0.000    13.115    design_1_i/patgen_0/inst/color[1]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.643    42.825    design_1_i/patgen_0/inst/DCLK
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[1]/C
                         clock pessimism              0.281    43.106    
                         clock uncertainty           -0.187    42.919    
    SLICE_X50Y106        FDRE (Setup_fdre_C_D)        0.077    42.996    design_1_i/patgen_0/inst/color_reg[1]
  -------------------------------------------------------------------
                         required time                         42.996    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                 29.881    

Slack (MET) :             31.701ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/phase_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 3.145ns (38.529%)  route 5.018ns (61.471%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.837 - 40.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.846     3.143    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=20, routed)          1.934     5.533    design_1_i/patgen_0/inst/syncgen/VCNT[1]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.152     5.685 r  design_1_i/patgen_0/inst/syncgen/D_VCNT__0_carry_i_9/O
                         net (fo=1, routed)           0.821     6.506    design_1_i/patgen_0/inst/syncgen_n_107
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     7.364 r  design_1_i/patgen_0/inst/D_VCNT__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    design_1_i/patgen_0/inst/D_VCNT__0_carry_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.698 r  design_1_i/patgen_0/inst/D_VCNT__0_carry__0/O[1]
                         net (fo=4, routed)           1.120     8.818    design_1_i/patgen_0/inst/D_VCNT__0_carry__0_n_6
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.303     9.121 r  design_1_i/patgen_0/inst/phase0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.121    design_1_i/patgen_0/inst/phase0_carry_i_2_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.519 r  design_1_i/patgen_0/inst/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    design_1_i/patgen_0/inst/phase0_carry_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.790 r  design_1_i/patgen_0/inst/phase0_carry__0/CO[0]
                         net (fo=2, routed)           1.143    10.933    design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]_2[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I2_O)        0.373    11.306 r  design_1_i/patgen_0/inst/syncgen/phase[0]_i_1/O
                         net (fo=1, routed)           0.000    11.306    design_1_i/patgen_0/inst/syncgen_n_119
    SLICE_X42Y107        FDRE                                         r  design_1_i/patgen_0/inst/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.655    42.837    design_1_i/patgen_0/inst/DCLK
    SLICE_X42Y107        FDRE                                         r  design_1_i/patgen_0/inst/phase_reg[0]/C
                         clock pessimism              0.280    43.117    
                         clock uncertainty           -0.187    42.930    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.077    43.007    design_1_i/patgen_0/inst/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         43.007    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 31.701    

Slack (MET) :             32.037ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/phase_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 3.145ns (40.160%)  route 4.686ns (59.840%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 42.837 - 40.000 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.846     3.143    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.599 r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=20, routed)          1.934     5.533    design_1_i/patgen_0/inst/syncgen/VCNT[1]
    SLICE_X44Y106        LUT5 (Prop_lut5_I4_O)        0.152     5.685 r  design_1_i/patgen_0/inst/syncgen/D_VCNT__0_carry_i_9/O
                         net (fo=1, routed)           0.821     6.506    design_1_i/patgen_0/inst/syncgen_n_107
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     7.364 r  design_1_i/patgen_0/inst/D_VCNT__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.364    design_1_i/patgen_0/inst/D_VCNT__0_carry_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.698 r  design_1_i/patgen_0/inst/D_VCNT__0_carry__0/O[1]
                         net (fo=4, routed)           1.120     8.818    design_1_i/patgen_0/inst/D_VCNT__0_carry__0_n_6
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.303     9.121 r  design_1_i/patgen_0/inst/phase0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.121    design_1_i/patgen_0/inst/phase0_carry_i_2_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.519 r  design_1_i/patgen_0/inst/phase0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.519    design_1_i/patgen_0/inst/phase0_carry_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.790 r  design_1_i/patgen_0/inst/phase0_carry__0/CO[0]
                         net (fo=2, routed)           0.811    10.601    design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]_2[0]
    SLICE_X42Y107        LUT5 (Prop_lut5_I2_O)        0.373    10.974 r  design_1_i/patgen_0/inst/syncgen/phase[1]_i_1/O
                         net (fo=1, routed)           0.000    10.974    design_1_i/patgen_0/inst/syncgen_n_118
    SLICE_X42Y107        FDRE                                         r  design_1_i/patgen_0/inst/phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.655    42.837    design_1_i/patgen_0/inst/DCLK
    SLICE_X42Y107        FDRE                                         r  design_1_i/patgen_0/inst/phase_reg[1]/C
                         clock pessimism              0.280    43.117    
                         clock uncertainty           -0.187    42.930    
    SLICE_X42Y107        FDRE (Setup_fdre_C_D)        0.081    43.011    design_1_i/patgen_0/inst/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         43.011    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 32.037    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.389ns (26.014%)  route 3.950ns (73.986%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.940     5.491    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.296     5.787 r  design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.787    design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.337 f  design_1_i/patgen_0/inst/syncgen/HCNT0_carry/CO[3]
                         net (fo=13, routed)          1.244     7.581    design_1_i/patgen_0/inst/syncgen/HCNT0
    SLICE_X43Y104        LUT3 (Prop_lut3_I0_O)        0.124     7.705 r  design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1/O
                         net (fo=11, routed)          0.766     8.471    design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.656    42.838    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y105        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]/C
                         clock pessimism              0.146    42.985    
                         clock uncertainty           -0.187    42.798    
    SLICE_X43Y105        FDRE (Setup_fdre_C_R)       -0.429    42.369    design_1_i/patgen_0/inst/syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             34.031ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.389ns (26.683%)  route 3.817ns (73.317%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.940     5.491    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.296     5.787 r  design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.787    design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.337 f  design_1_i/patgen_0/inst/syncgen/HCNT0_carry/CO[3]
                         net (fo=13, routed)          1.244     7.581    design_1_i/patgen_0/inst/syncgen/HCNT0
    SLICE_X43Y104        LUT3 (Prop_lut3_I0_O)        0.124     7.705 r  design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1/O
                         net (fo=11, routed)          0.632     8.338    design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.656    42.838    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[10]/C
                         clock pessimism              0.146    42.985    
                         clock uncertainty           -0.187    42.798    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    42.369    design_1_i/patgen_0/inst/syncgen/VCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 34.031    

Slack (MET) :             34.031ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.389ns (26.683%)  route 3.817ns (73.317%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.940     5.491    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.296     5.787 r  design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.787    design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.337 f  design_1_i/patgen_0/inst/syncgen/HCNT0_carry/CO[3]
                         net (fo=13, routed)          1.244     7.581    design_1_i/patgen_0/inst/syncgen/HCNT0
    SLICE_X43Y104        LUT3 (Prop_lut3_I0_O)        0.124     7.705 r  design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1/O
                         net (fo=11, routed)          0.632     8.338    design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.656    42.838    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[6]/C
                         clock pessimism              0.146    42.985    
                         clock uncertainty           -0.187    42.798    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    42.369    design_1_i/patgen_0/inst/syncgen/VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 34.031    

Slack (MET) :             34.031ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.389ns (26.683%)  route 3.817ns (73.317%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.940     5.491    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.296     5.787 r  design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.787    design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.337 f  design_1_i/patgen_0/inst/syncgen/HCNT0_carry/CO[3]
                         net (fo=13, routed)          1.244     7.581    design_1_i/patgen_0/inst/syncgen/HCNT0
    SLICE_X43Y104        LUT3 (Prop_lut3_I0_O)        0.124     7.705 r  design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1/O
                         net (fo=11, routed)          0.632     8.338    design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.656    42.838    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[7]/C
                         clock pessimism              0.146    42.985    
                         clock uncertainty           -0.187    42.798    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    42.369    design_1_i/patgen_0/inst/syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 34.031    

Slack (MET) :             34.031ns  (required time - arrival time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk0_bufgin rise@40.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.389ns (26.683%)  route 3.817ns (73.317%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 42.838 - 40.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.806     3.100    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.693 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.889     1.196    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.835     3.132    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          1.940     5.491    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.296     5.787 r  design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.787    design_1_i/patgen_0/inst/syncgen/HCNT0_carry_i_3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.337 f  design_1_i/patgen_0/inst/syncgen/HCNT0_carry/CO[3]
                         net (fo=13, routed)          1.244     7.581    design_1_i/patgen_0/inst/syncgen/HCNT0
    SLICE_X43Y104        LUT3 (Prop_lut3_I0_O)        0.124     7.705 r  design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1/O
                         net (fo=11, routed)          0.632     8.338    design_1_i/patgen_0/inst/syncgen/VCNT[10]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          1.612    42.791    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.366 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.091    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.182 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          1.656    42.838    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.146    42.985    
                         clock uncertainty           -0.187    42.798    
    SLICE_X43Y104        FDRE (Setup_fdre_C_R)       -0.429    42.369    design_1_i/patgen_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                 34.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/DSP_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/DSP_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.754%)  route 0.270ns (59.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.636     0.974    design_1_i/patgen_0/inst/DCLK
    SLICE_X52Y106        FDRE                                         r  design_1_i/patgen_0/inst/DSP_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/patgen_0/inst/DSP_DE_reg/Q
                         net (fo=4, routed)           0.270     1.385    design_1_i/patgen_0/inst/DSP_DE
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.045     1.430 r  design_1_i/patgen_0/inst/DSP_R[0]_i_1/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/patgen_0/inst/DSP_R[0]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/patgen_0/inst/DSP_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.912     1.280    design_1_i/patgen_0/inst/DCLK
    SLICE_X49Y105        FDRE                                         r  design_1_i/patgen_0/inst/DSP_R_reg[0]/C
                         clock pessimism             -0.039     1.241    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.091     1.332    design_1_i/patgen_0/inst/DSP_R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/drst_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/drst_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.640     0.978    design_1_i/patgen_0/inst/DCLK
    SLICE_X47Y104        FDRE                                         r  design_1_i/patgen_0/inst/drst_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/patgen_0/inst/drst_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.175    design_1_i/patgen_0/inst/drst_ff_reg_n_0_[0]
    SLICE_X47Y104        FDRE                                         r  design_1_i/patgen_0/inst/drst_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.912     1.280    design_1_i/patgen_0/inst/DCLK
    SLICE_X47Y104        FDRE                                         r  design_1_i/patgen_0/inst/drst_ff_reg[1]/C
                         clock pessimism             -0.302     0.978    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.075     1.053    design_1_i/patgen_0/inst/drst_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/de0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.661     0.999    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y105        FDRE                                         r  design_1_i/dispsub_0/inst/de0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  design_1_i/dispsub_0/inst/de0_reg/Q
                         net (fo=1, routed)           0.118     1.258    design_1_i/dispsub_0/inst/de0
    SLICE_X57Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.935     1.303    design_1_i/dispsub_0/inst/DCLK
    SLICE_X57Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_DE_reg/C
                         clock pessimism             -0.291     1.012    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.070     1.082    design_1_i/dispsub_0/inst/DVI_DE_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/drst_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.227ns (40.575%)  route 0.332ns (59.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.640     0.978    design_1_i/patgen_0/inst/DCLK
    SLICE_X47Y104        FDRE                                         r  design_1_i/patgen_0/inst/drst_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.106 f  design_1_i/patgen_0/inst/drst_ff_reg[1]/Q
                         net (fo=12, routed)          0.332     1.438    design_1_i/patgen_0/inst/DRST
    SLICE_X50Y106        LUT6 (Prop_lut6_I5_O)        0.099     1.537 r  design_1_i/patgen_0/inst/color[1]_i_1/O
                         net (fo=1, routed)           0.000     1.537    design_1_i/patgen_0/inst/color[1]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.908     1.276    design_1_i/patgen_0/inst/DCLK
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     1.357    design_1_i/patgen_0/inst/color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/hsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.661     0.999    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y105        FDRE                                         r  design_1_i/dispsub_0/inst/hsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  design_1_i/dispsub_0/inst/hsync0_reg/Q
                         net (fo=1, routed)           0.119     1.259    design_1_i/dispsub_0/inst/hsync0
    SLICE_X57Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.935     1.303    design_1_i/dispsub_0/inst/DCLK
    SLICE_X57Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_HSYNC_reg/C
                         clock pessimism             -0.291     1.012    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.066     1.078    design_1_i/dispsub_0/inst/DVI_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/dispsub_0/inst/vsync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.661     0.999    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y105        FDRE                                         r  design_1_i/dispsub_0/inst/vsync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  design_1_i/dispsub_0/inst/vsync0_reg/Q
                         net (fo=1, routed)           0.121     1.261    design_1_i/dispsub_0/inst/vsync0
    SLICE_X56Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.935     1.303    design_1_i/dispsub_0/inst/DCLK
    SLICE_X56Y105        FDRE                                         r  design_1_i/dispsub_0/inst/DVI_VSYNC_reg/C
                         clock pessimism             -0.304     0.999    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.070     1.069    design_1_i/dispsub_0/inst/DVI_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/DSP_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.829%)  route 0.137ns (39.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.636     0.974    design_1_i/patgen_0/inst/DCLK
    SLICE_X50Y106        FDRE                                         r  design_1_i/patgen_0/inst/color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/patgen_0/inst/color_reg[1]/Q
                         net (fo=2, routed)           0.137     1.275    design_1_i/patgen_0/inst/color[1]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.048     1.323 r  design_1_i/patgen_0/inst/DSP_G[0]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/patgen_0/inst/DSP_G[0]_i_1_n_0
    SLICE_X53Y107        FDRE                                         r  design_1_i/patgen_0/inst/DSP_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.907     1.275    design_1_i/patgen_0/inst/DCLK
    SLICE_X53Y107        FDRE                                         r  design_1_i/patgen_0/inst/DSP_G_reg[0]/C
                         clock pessimism             -0.286     0.989    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.107     1.096    design_1_i/patgen_0/inst/DSP_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/HCNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.636     0.974    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y105        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[9]/Q
                         net (fo=12, routed)          0.099     1.201    design_1_i/patgen_0/inst/syncgen/HCNT_reg[9]_0[0]
    SLICE_X53Y105        LUT6 (Prop_lut6_I4_O)        0.099     1.300 r  design_1_i/patgen_0/inst/syncgen/HCNT[10]_i_2/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/patgen_0/inst/syncgen/p_0_in[10]
    SLICE_X53Y105        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.908     1.276    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y105        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[10]/C
                         clock pessimism             -0.302     0.974    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.092     1.066    design_1_i/patgen_0/inst/syncgen/HCNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.637     0.975    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[4]/Q
                         net (fo=15, routed)          0.116     1.219    design_1_i/patgen_0/inst/syncgen/HCNT[4]
    SLICE_X53Y101        LUT6 (Prop_lut6_I3_O)        0.098     1.317 r  design_1_i/patgen_0/inst/syncgen/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/patgen_0/inst/syncgen/p_0_in[7]
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.909     1.277    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X53Y101        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/HCNT_reg[7]/C
                         clock pessimism             -0.302     0.975    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.092     1.067    design_1_i/patgen_0/inst/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_bufgin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk0_bufgin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_bufgin rise@0.000ns - clk0_bufgin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.597     0.933    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.312    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.640     0.978    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=20, routed)          0.182     1.301    design_1_i/patgen_0/inst/syncgen/VCNT[1]
    SLICE_X43Y103        LUT5 (Prop_lut5_I2_O)        0.043     1.344 r  design_1_i/patgen_0/inst/syncgen/VCNT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_i/patgen_0/inst/syncgen/p_0_in__0[4]
    SLICE_X43Y103        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_bufgin rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=98, routed)          0.864     1.230    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/CLK40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.339    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/clk0_bufgin
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/O
                         net (fo=80, routed)          0.912     1.280    design_1_i/patgen_0/inst/syncgen/DCLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/C
                         clock pessimism             -0.302     0.978    
    SLICE_X43Y103        FDRE (Hold_fdre_C_D)         0.107     1.085    design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_bufgin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK0/I
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y133    design_1_i/dispsub_0/inst/genblk1[0].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y141    design_1_i/dispsub_0/inst/genblk1[10].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y142    design_1_i/dispsub_0/inst/genblk1[11].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y134    design_1_i/dispsub_0/inst/genblk1[1].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y119    design_1_i/dispsub_0/inst/genblk1[2].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y120    design_1_i/dispsub_0/inst/genblk1[3].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y135    design_1_i/dispsub_0/inst/genblk1[4].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y136    design_1_i/dispsub_0/inst/genblk1[5].od_i/C
Min Period        n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X1Y139    design_1_i/dispsub_0/inst/genblk1[6].od_i/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    design_1_i/patgen_0/inst/syncgen/VCNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    design_1_i/patgen_0/inst/syncgen/VCNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    design_1_i/patgen_0/inst/syncgen/VCNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y104    design_1_i/patgen_0/inst/syncgen/VCNT_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y107    design_1_i/patgen_0/inst/syncgen/DSP_HSYNC_X_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X53Y107    design_1_i/patgen_0/inst/syncgen/DSP_VSYNC_X_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y133   design_1_i/dispsub_0/inst/rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y120   design_1_i/dispsub_0/inst/rgb_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y120   design_1_i/dispsub_0/inst/rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y107    design_1_i/patgen_0/inst/phase_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y107    design_1_i/patgen_0/inst/phase_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y107    design_1_i/patgen_0/inst/phase_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y107    design_1_i/patgen_0/inst/phase_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y103    design_1_i/patgen_0/inst/syncgen/VCNT_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1_bufgin
  To Clock:  clk1_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1_bufgin
Waveform(ns):       { -2.500 17.500 }
Period(ns):         40.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_CLK1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_bufgin
  To Clock:  clkfb_bufgin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_bufgin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  design_1_i/dispsub_0/inst/dclkgen/top_mmcme2/mmcme2_test_inst/CLKFBOUT



