

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Wed Jan  6 12:39:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        no_consant
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     21|       0|    659|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|     327|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     21|     327|    692|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |op3_fu_167_p2         |     *    |      3|  0|  20|          32|          32|
    |op4_fu_127_p2         |     *    |      3|  0|  20|          32|          32|
    |op5_2_fu_139_p2       |     *    |      3|  0|  20|          32|          32|
    |op5_fu_133_p2         |     *    |      3|  0|  20|          32|          32|
    |op6_3_fu_172_p2       |     *    |      3|  0|  20|          32|          32|
    |op7_fu_176_p2         |     *    |      3|  0|  20|          32|          32|
    |op8_fu_180_p2         |     *    |      3|  0|  20|          32|          32|
    |add_ln47_fu_210_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln49_fu_220_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln52_1_fu_236_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln52_fu_230_p2    |     +    |      0|  0|  32|          32|          32|
    |ap_return1            |     +    |      0|  0|  32|          32|          32|
    |op13_fu_215_p2        |     +    |      0|  0|  32|          32|          32|
    |op14_fu_225_p2        |     +    |      0|  0|  32|          32|          32|
    |op5_1_fu_150_p2       |     +    |      0|  0|  39|          32|          32|
    |op6_1_fu_188_p2       |     -    |      0|  0|  39|          32|          32|
    |op6_4_fu_199_p2       |     -    |      0|  0|  39|          32|          32|
    |op6_fu_184_p2         |     -    |      0|  0|  39|          32|          32|
    |icmp_ln16_fu_145_p2   |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln27_fu_162_p2   |   icmp   |      0|  0|  18|          32|          32|
    |op5_3_fu_155_p3       |  select  |      0|  0|  32|           1|          32|
    |op6_2_fu_192_p3       |  select  |      0|  0|  32|           1|          32|
    |op6_5_fu_203_p3       |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     21|  0| 659|         643|         708|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |icmp_ln16_reg_291  |   1|   0|    1|          0|
    |icmp_ln27_reg_301  |   1|   0|    1|          0|
    |op13_reg_326       |  32|   0|   32|          0|
    |op14_reg_332       |  32|   0|   32|          0|
    |op3_reg_306        |  32|   0|   32|          0|
    |op4_reg_273        |  32|   0|   32|          0|
    |op5_1_reg_296      |  32|   0|   32|          0|
    |op5_2_reg_285      |  32|   0|   32|          0|
    |op5_reg_280        |  32|   0|   32|          0|
    |op6_3_reg_311      |  32|   0|   32|          0|
    |op7_reg_316        |  32|   0|   32|          0|
    |op8_reg_321        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 327|   0|  327|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|i1                 |  in |   32|   ap_none  |      i1      |    scalar    |
|i2                 |  in |   32|   ap_none  |      i2      |    scalar    |
|i3                 |  in |   32|   ap_none  |      i3      |    scalar    |
|i4                 |  in |   32|   ap_none  |      i4      |    scalar    |
|i6                 |  in |   32|   ap_none  |      i6      |    scalar    |
|o1                 | out |   32|   ap_vld   |      o1      |    pointer   |
|o1_ap_vld          | out |    1|   ap_vld   |      o1      |    pointer   |
|o2                 | out |   32|   ap_vld   |      o2      |    pointer   |
|o2_ap_vld          | out |    1|   ap_vld   |      o2      |    pointer   |
|o3                 |  in |   32|   ap_none  |      o3      |    pointer   |
|o4                 |  in |   32|   ap_none  |      o4      |    pointer   |
|G1                 |  in |   32|   ap_none  |      G1      |    scalar    |
|G2                 |  in |   32|   ap_none  |      G2      |    scalar    |
|G3                 |  in |   32|   ap_none  |      G3      |    scalar    |
|G4                 |  in |   32|   ap_none  |      G4      |    scalar    |
|GG1                |  in |   32|   ap_none  |      GG1     |    scalar    |
|GG2                |  in |   32|   ap_none  |      GG2     |    scalar    |
|ap_return1         | out |   32|   ap_vld   |  ap_return1  |    pointer   |
|ap_return1_ap_vld  | out |    1|   ap_vld   |  ap_return1  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%G2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G2) nounwind" [no_constant.c:4]   --->   Operation 6 'read' 'G2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%G1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G1) nounwind" [no_constant.c:4]   --->   Operation 7 'read' 'G1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i4) nounwind" [no_constant.c:4]   --->   Operation 8 'read' 'i4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i3) nounwind" [no_constant.c:4]   --->   Operation 9 'read' 'i3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i1) nounwind" [no_constant.c:4]   --->   Operation 10 'read' 'i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (8.51ns)   --->   "%op4 = mul nsw i32 %G2_read, %i1_read" [no_constant.c:15]   --->   Operation 11 'mul' 'op4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (8.51ns)   --->   "%op5 = mul nsw i32 %G1_read, %i3_read" [no_constant.c:18]   --->   Operation 12 'mul' 'op5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%op5_2 = mul nsw i32 %i4_read, %i3_read" [no_constant.c:24]   --->   Operation 13 'mul' 'op5_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%GG1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG1) nounwind" [no_constant.c:4]   --->   Operation 14 'read' 'GG1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp sgt i32 %G1_read, 10" [no_constant.c:16]   --->   Operation 15 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%op5_1 = add nsw i32 %op5, %GG1_read" [no_constant.c:19]   --->   Operation 16 'add' 'op5_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%op5_3 = select i1 %icmp_ln16, i32 %op5_1, i32 %op5_2" [no_constant.c:16]   --->   Operation 17 'select' 'op5_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp slt i32 %op5_3, %op4" [no_constant.c:27]   --->   Operation 18 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i2) nounwind" [no_constant.c:4]   --->   Operation 19 'read' 'i2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (8.51ns)   --->   "%op3 = mul nsw i32 %G1_read, %i2_read" [no_constant.c:14]   --->   Operation 20 'mul' 'op3' <Predicate = (!icmp_ln16 & !icmp_ln27)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (8.51ns)   --->   "%op6_3 = mul nsw i32 %G2_read, %i4_read" [no_constant.c:29]   --->   Operation 21 'mul' 'op6_3' <Predicate = (icmp_ln27)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (8.51ns)   --->   "%op7 = mul nsw i32 %G1_read, %i4_read" [no_constant.c:39]   --->   Operation 22 'mul' 'op7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (8.51ns)   --->   "%op8 = mul nsw i32 %G2_read, %i3_read" [no_constant.c:40]   --->   Operation 23 'mul' 'op8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.62>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%i6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i6) nounwind" [no_constant.c:4]   --->   Operation 24 'read' 'i6_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.55ns)   --->   "%op6 = sub nsw i32 %op5_1, %op4" [no_constant.c:20]   --->   Operation 25 'sub' 'op6' <Predicate = (icmp_ln16 & !icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (2.55ns)   --->   "%op6_1 = sub nsw i32 %op5_2, %op3" [no_constant.c:25]   --->   Operation 26 'sub' 'op6_1' <Predicate = (!icmp_ln16 & !icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node op6_5)   --->   "%op6_2 = select i1 %icmp_ln16, i32 %op6, i32 %op6_1" [no_constant.c:16]   --->   Operation 27 'select' 'op6_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%op6_4 = sub nsw i32 %op6_3, %i3_read" [no_constant.c:30]   --->   Operation 28 'sub' 'op6_4' <Predicate = (icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.69ns) (out node of the LUT)   --->   "%op6_5 = select i1 %icmp_ln27, i32 %op6_4, i32 %op6_2" [no_constant.c:27]   --->   Operation 29 'select' 'op6_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i32 %op6_5, %G1_read" [no_constant.c:47]   --->   Operation 30 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op13 = add i32 %add_ln47, %op4" [no_constant.c:47]   --->   Operation 31 'add' 'op13' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i32 %op8, %i6_read" [no_constant.c:49]   --->   Operation 32 'add' 'add_ln49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op14 = add i32 %add_ln49, %op7" [no_constant.c:49]   --->   Operation 33 'add' 'op14' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i1) nounwind, !map !7"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i2) nounwind, !map !13"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i3) nounwind, !map !17"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i4) nounwind, !map !21"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i6) nounwind, !map !25"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o1) nounwind, !map !29"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o2) nounwind, !map !35"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o3) nounwind, !map !39"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o4) nounwind, !map !43"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G1) nounwind, !map !47"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G2) nounwind, !map !51"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G3) nounwind, !map !55"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G4) nounwind, !map !59"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG1) nounwind, !map !63"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG2) nounwind, !map !67"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ap_return1) nounwind, !map !71"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o1, i32 %op13) nounwind" [no_constant.c:48]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o2, i32 %op14) nounwind" [no_constant.c:50]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%o3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %o3) nounwind" [no_constant.c:52]   --->   Operation 53 'read' 'o3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%o4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %o4) nounwind" [no_constant.c:52]   --->   Operation 54 'read' 'o4_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52 = add i32 %o3_read, %o4_read" [no_constant.c:52]   --->   Operation 55 'add' 'add_ln52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln52_1 = add i32 %op13, %op14" [no_constant.c:52]   --->   Operation 56 'add' 'add_ln52_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i32 %add_ln52_1, %add_ln52" [no_constant.c:52]   --->   Operation 57 'add' 'add_ln52_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %ap_return1, i32 %add_ln52_2) nounwind" [no_constant.c:52]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [no_constant.c:53]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GG1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GG2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_return1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G2_read           (read         ) [ 001100]
G1_read           (read         ) [ 001110]
i4_read           (read         ) [ 001100]
i3_read           (read         ) [ 001110]
i1_read           (read         ) [ 000000]
op4               (mul          ) [ 001110]
op5               (mul          ) [ 001000]
op5_2             (mul          ) [ 001110]
GG1_read          (read         ) [ 000000]
icmp_ln16         (icmp         ) [ 000110]
op5_1             (add          ) [ 000110]
op5_3             (select       ) [ 000000]
icmp_ln27         (icmp         ) [ 000110]
i2_read           (read         ) [ 000000]
op3               (mul          ) [ 000010]
op6_3             (mul          ) [ 000010]
op7               (mul          ) [ 000010]
op8               (mul          ) [ 000010]
i6_read           (read         ) [ 000000]
op6               (sub          ) [ 000000]
op6_1             (sub          ) [ 000000]
op6_2             (select       ) [ 000000]
op6_4             (sub          ) [ 000000]
op6_5             (select       ) [ 000000]
add_ln47          (add          ) [ 000000]
op13              (add          ) [ 000001]
add_ln49          (add          ) [ 000000]
op14              (add          ) [ 000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
spectopmodule_ln0 (spectopmodule) [ 000000]
write_ln48        (write        ) [ 000000]
write_ln50        (write        ) [ 000000]
o3_read           (read         ) [ 000000]
o4_read           (read         ) [ 000000]
add_ln52          (add          ) [ 000000]
add_ln52_1        (add          ) [ 000000]
add_ln52_2        (add          ) [ 000000]
write_ln52        (write        ) [ 000000]
ret_ln53          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="G1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="G2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="G3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="G4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="GG1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GG1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="GG2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GG2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ap_return1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_return1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_macc_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="G2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="G2_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="G1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="G1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i4_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i4_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i3_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="GG1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GG1_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i6_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i6_read/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln48_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln50_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="o3_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o3_read/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="o4_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o4_read/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln52_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="op4_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op4/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="op5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op5/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="op5_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op5_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln16_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="op5_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op5_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="op5_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op5_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln27_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="op3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op3/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="op6_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op6_3/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="op7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="0" index="1" bw="32" slack="2"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op7/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="op8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="0" index="1" bw="32" slack="2"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op8/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="op6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2"/>
<pin id="186" dir="0" index="1" bw="32" slack="3"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op6/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="op6_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="3"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op6_1/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="op6_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op6_2/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="op6_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="3"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op6_4/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="op6_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="2"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op6_5/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln47_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="op13_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="3"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op13/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln49_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="op14_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op14/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln52_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln52_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln52_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="G2_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="G2_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="G1_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G1_read "/>
</bind>
</comp>

<comp id="261" class="1005" name="i4_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i4_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="i3_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2"/>
<pin id="269" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i3_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="op4_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="op5_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="op5_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op5_2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln16_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="296" class="1005" name="op5_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op5_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln27_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="306" class="1005" name="op3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="op6_3_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op6_3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="op7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="op8_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="op13_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op13 "/>
</bind>
</comp>

<comp id="332" class="1005" name="op14_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="46" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="70" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="52" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="64" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="58" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="64" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="76" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="145" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="82" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="192" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="88" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="108" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="230" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="250"><net_src comp="46" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="256"><net_src comp="52" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="264"><net_src comp="58" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="270"><net_src comp="64" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="276"><net_src comp="127" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="283"><net_src comp="133" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="288"><net_src comp="139" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="294"><net_src comp="145" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="299"><net_src comp="150" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="304"><net_src comp="162" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="309"><net_src comp="167" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="314"><net_src comp="172" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="319"><net_src comp="176" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="324"><net_src comp="180" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="329"><net_src comp="215" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="335"><net_src comp="225" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o1 | {5 }
	Port: o2 | {5 }
	Port: ap_return1 | {5 }
 - Input state : 
	Port: hls_macc : i1 | {1 }
	Port: hls_macc : i2 | {3 }
	Port: hls_macc : i3 | {1 }
	Port: hls_macc : i4 | {1 }
	Port: hls_macc : i6 | {4 }
	Port: hls_macc : o3 | {5 }
	Port: hls_macc : o4 | {5 }
	Port: hls_macc : G1 | {1 }
	Port: hls_macc : G2 | {1 }
	Port: hls_macc : GG1 | {2 }
  - Chain level:
	State 1
	State 2
		op5_3 : 1
		icmp_ln27 : 2
	State 3
	State 4
		op6_2 : 1
		op6_5 : 2
		add_ln47 : 3
		op13 : 4
		op14 : 1
	State 5
		add_ln52_2 : 1
		write_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       op5_1_fu_150      |    0    |    0    |    39   |
|          |     add_ln47_fu_210     |    0    |    0    |    32   |
|          |       op13_fu_215       |    0    |    0    |    32   |
|    add   |     add_ln49_fu_220     |    0    |    0    |    32   |
|          |       op14_fu_225       |    0    |    0    |    32   |
|          |     add_ln52_fu_230     |    0    |    0    |    32   |
|          |    add_ln52_1_fu_236    |    0    |    0    |    39   |
|          |    add_ln52_2_fu_240    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |        op4_fu_127       |    3    |    0    |    20   |
|          |        op5_fu_133       |    3    |    0    |    20   |
|          |       op5_2_fu_139      |    3    |    0    |    20   |
|    mul   |        op3_fu_167       |    3    |    0    |    20   |
|          |       op6_3_fu_172      |    3    |    0    |    20   |
|          |        op7_fu_176       |    3    |    0    |    20   |
|          |        op8_fu_180       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |        op6_fu_184       |    0    |    0    |    39   |
|    sub   |       op6_1_fu_188      |    0    |    0    |    39   |
|          |       op6_4_fu_199      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |       op5_3_fu_155      |    0    |    0    |    32   |
|  select  |       op6_2_fu_192      |    0    |    0    |    32   |
|          |       op6_5_fu_203      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln16_fu_145    |    0    |    0    |    18   |
|          |     icmp_ln27_fu_162    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    G2_read_read_fu_46   |    0    |    0    |    0    |
|          |    G1_read_read_fu_52   |    0    |    0    |    0    |
|          |    i4_read_read_fu_58   |    0    |    0    |    0    |
|          |    i3_read_read_fu_64   |    0    |    0    |    0    |
|   read   |    i1_read_read_fu_70   |    0    |    0    |    0    |
|          |   GG1_read_read_fu_76   |    0    |    0    |    0    |
|          |    i2_read_read_fu_82   |    0    |    0    |    0    |
|          |    i6_read_read_fu_88   |    0    |    0    |    0    |
|          |   o3_read_read_fu_108   |    0    |    0    |    0    |
|          |   o4_read_read_fu_114   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  write_ln48_write_fu_94 |    0    |    0    |    0    |
|   write  | write_ln50_write_fu_101 |    0    |    0    |    0    |
|          | write_ln52_write_fu_120 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    21   |    0    |   659   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| G1_read_reg_253 |   32   |
| G2_read_reg_247 |   32   |
| i3_read_reg_267 |   32   |
| i4_read_reg_261 |   32   |
|icmp_ln16_reg_291|    1   |
|icmp_ln27_reg_301|    1   |
|   op13_reg_326  |   32   |
|   op14_reg_332  |   32   |
|   op3_reg_306   |   32   |
|   op4_reg_273   |   32   |
|  op5_1_reg_296  |   32   |
|  op5_2_reg_285  |   32   |
|   op5_reg_280   |   32   |
|  op6_3_reg_311  |   32   |
|   op7_reg_316   |   32   |
|   op8_reg_321   |   32   |
+-----------------+--------+
|      Total      |   450  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   21   |    0   |   659  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   450  |    -   |
+-----------+--------+--------+--------+
|   Total   |   21   |   450  |   659  |
+-----------+--------+--------+--------+
