.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text

.balign 16

glabel func_80054A40 # 0
/* 0545F0 80054A40 AFA40000 */  sw          $a0, 0x0($sp)
/* 0545F4 80054A44 308EFFFF */  andi        $t6, $a0, 0xffff
/* 0545F8 80054A48 01C02025 */  move        $a0, $t6
/* 0545FC 80054A4C 00001825 */  move        $v1, $zero
/* 054600 80054A50 24020400 */  addiu       $v0, $zero, 0x400
.L80054A54:
/* 054604 80054A54 00037840 */  sll         $t7, $v1, 1
/* 054608 80054A58 0082C024 */  and         $t8, $a0, $v0
/* 05460C 80054A5C 13000008 */  beqz        $t8, .L80054A80
/* 054610 80054A60 01E01825 */   move       $v1, $t7
/* 054614 80054A64 31F90020 */  andi        $t9, $t7, 0x20
/* 054618 80054A68 13200003 */  beqz        $t9, .L80054A78
/* 05461C 80054A6C 00000000 */   nop
/* 054620 80054A70 10000007 */  b           .L80054A90
/* 054624 80054A74 39E30014 */   xori       $v1, $t7, 0x14
.L80054A78:
/* 054628 80054A78 10000005 */  b           .L80054A90
/* 05462C 80054A7C 24630001 */   addiu      $v1, $v1, 0x1
.L80054A80:
/* 054630 80054A80 30690020 */  andi        $t1, $v1, 0x20
/* 054634 80054A84 11200002 */  beqz        $t1, .L80054A90
/* 054638 80054A88 386A0015 */   xori       $t2, $v1, 0x15
/* 05463C 80054A8C 01401825 */  move        $v1, $t2
.L80054A90:
/* 054640 80054A90 00025842 */  srl         $t3, $v0, 1
/* 054644 80054A94 1560FFEF */  bnez        $t3, .L80054A54
/* 054648 80054A98 01601025 */   move       $v0, $t3
/* 05464C 80054A9C 00036040 */  sll         $t4, $v1, 1
/* 054650 80054AA0 318D0020 */  andi        $t5, $t4, 0x20
/* 054654 80054AA4 11A00002 */  beqz        $t5, .L80054AB0
/* 054658 80054AA8 01801825 */   move       $v1, $t4
/* 05465C 80054AAC 39830015 */  xori        $v1, $t4, 0x15
.L80054AB0:
/* 054660 80054AB0 00037840 */  sll         $t7, $v1, 1
/* 054664 80054AB4 31F80020 */  andi        $t8, $t7, 0x20
/* 054668 80054AB8 13000002 */  beqz        $t8, .L80054AC4
/* 05466C 80054ABC 01E01825 */   move       $v1, $t7
/* 054670 80054AC0 39E30015 */  xori        $v1, $t7, 0x15
.L80054AC4:
/* 054674 80054AC4 00034040 */  sll         $t0, $v1, 1
/* 054678 80054AC8 31090020 */  andi        $t1, $t0, 0x20
/* 05467C 80054ACC 11200002 */  beqz        $t1, .L80054AD8
/* 054680 80054AD0 01001825 */   move       $v1, $t0
/* 054684 80054AD4 39030015 */  xori        $v1, $t0, 0x15
.L80054AD8:
/* 054688 80054AD8 00035840 */  sll         $t3, $v1, 1
/* 05468C 80054ADC 316C0020 */  andi        $t4, $t3, 0x20
/* 054690 80054AE0 11800002 */  beqz        $t4, .L80054AEC
/* 054694 80054AE4 01601825 */   move       $v1, $t3
/* 054698 80054AE8 39630015 */  xori        $v1, $t3, 0x15
.L80054AEC:
/* 05469C 80054AEC 00037040 */  sll         $t6, $v1, 1
/* 0546A0 80054AF0 31CF0020 */  andi        $t7, $t6, 0x20
/* 0546A4 80054AF4 11E00002 */  beqz        $t7, .L80054B00
/* 0546A8 80054AF8 01C01825 */   move       $v1, $t6
/* 0546AC 80054AFC 39C30015 */  xori        $v1, $t6, 0x15
.L80054B00:
/* 0546B0 80054B00 00601025 */  move        $v0, $v1
/* 0546B4 80054B04 3059001F */  andi        $t9, $v0, 0x1f
/* 0546B8 80054B08 03E00008 */  jr          $ra
/* 0546BC 80054B0C 03201025 */   move       $v0, $t9

glabel func_80054B10 # 1
/* 0546C0 80054B10 00802825 */  move        $a1, $a0
/* 0546C4 80054B14 00001825 */  move        $v1, $zero
/* 0546C8 80054B18 24020020 */  addiu       $v0, $zero, 0x20
.L80054B1C:
/* 0546CC 80054B1C 24040080 */  addiu       $a0, $zero, 0x80
/* 0546D0 80054B20 90A60000 */  lbu         $a2, 0x0($a1)
.L80054B24:
/* 0546D4 80054B24 00037040 */  sll         $t6, $v1, 1
/* 0546D8 80054B28 00C47824 */  and         $t7, $a2, $a0
/* 0546DC 80054B2C 11E00008 */  beqz        $t7, .L80054B50
/* 0546E0 80054B30 01C01825 */   move       $v1, $t6
/* 0546E4 80054B34 31D80100 */  andi        $t8, $t6, 0x100
/* 0546E8 80054B38 13000003 */  beqz        $t8, .L80054B48
/* 0546EC 80054B3C 00000000 */   nop
/* 0546F0 80054B40 10000007 */  b           .L80054B60
/* 0546F4 80054B44 39C30084 */   xori       $v1, $t6, 0x84
.L80054B48:
/* 0546F8 80054B48 10000005 */  b           .L80054B60
/* 0546FC 80054B4C 24630001 */   addiu      $v1, $v1, 0x1
.L80054B50:
/* 054700 80054B50 30680100 */  andi        $t0, $v1, 0x100
/* 054704 80054B54 11000002 */  beqz        $t0, .L80054B60
/* 054708 80054B58 38690085 */   xori       $t1, $v1, 0x85
/* 05470C 80054B5C 01201825 */  move        $v1, $t1
.L80054B60:
/* 054710 80054B60 00045042 */  srl         $t2, $a0, 1
/* 054714 80054B64 1540FFEF */  bnez        $t2, .L80054B24
/* 054718 80054B68 01402025 */   move       $a0, $t2
/* 05471C 80054B6C 2442FFFF */  addiu       $v0, $v0, -0x1
/* 054720 80054B70 1440FFEA */  bnez        $v0, .L80054B1C
/* 054724 80054B74 24A50001 */   addiu      $a1, $a1, 0x1
/* 054728 80054B78 00035840 */  sll         $t3, $v1, 1
.L80054B7C:
/* 05472C 80054B7C 316C0100 */  andi        $t4, $t3, 0x100
/* 054730 80054B80 11800002 */  beqz        $t4, .L80054B8C
/* 054734 80054B84 01601825 */   move       $v1, $t3
/* 054738 80054B88 39630085 */  xori        $v1, $t3, 0x85
.L80054B8C:
/* 05473C 80054B8C 24420001 */  addiu       $v0, $v0, 0x1
/* 054740 80054B90 2C410008 */  sltiu       $at, $v0, 0x8
/* 054744 80054B94 5420FFF9 */  bnel        $at, $zero, .L80054B7C
/* 054748 80054B98 00035840 */   sll        $t3, $v1, 1
/* 05474C 80054B9C 03E00008 */  jr          $ra
/* 054750 80054BA0 306200FF */   andi       $v0, $v1, 0xff
/* 054754 80054BA4 00000000 */  nop
/* 054758 80054BA8 00000000 */  nop
/* 05475C 80054BAC 00000000 */  nop
