#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep  5 20:57:21 2019
# Process ID: 246740
# Current directory: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent172764 C:\Users\feifa\Documents\2019小学期\single-cycle-CPU\project_1 Simulate\project_1.xpr
# Log file: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/vivado.log
# Journal file: C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/feifa/Documents/2019小学期/verilogCPU-master/single-cycle-CPU/project_1 Simulate' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 870.945 ; gain = 120.941
update_compile_order -fileset sources_1
close [ open {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v} w ]
add_files {{C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v}}
update_compile_order -fileset sources_1
remove_files  {{C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/abc.v}}
import_files -norecurse C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/源代码/DataSelector.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port sa [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  5 21:40:29 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 896.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 960.543 ; gain = 64.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 960.543 ; gain = 64.539
add_bp {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v} 35
remove_bps -file {C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v} -line 35
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 964.793 ; gain = 0.000
reset_run synth_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ExtSel [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:78]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port sa [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  7 00:57:52 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 964.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 964.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 964.793 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ExtSel [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:78]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port sa [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
WARNING: [VRFC 10-597] element index 18 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:70]
WARNING: [VRFC 10-597] element index 19 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  7 01:21:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 964.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 964.793 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port sa [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
WARNING: [VRFC 10-597] element index 18 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:70]
WARNING: [VRFC 10-597] element index 19 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  7 01:29:40 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 964.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 964.793 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 18 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:70]
WARNING: [VRFC 10-597] element index 19 into mem is out of bounds [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  7 01:38:18 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 964.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 no match
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 964.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 964.793 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  7 01:49:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 964.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 964.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 964.793 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  7 16:54:25 2019...
