
EncoderTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbc4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000664  0800bd98  0800bd98  0000cd98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3fc  0800c3fc  0000e320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c3fc  0800c3fc  0000d3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c404  0800c404  0000e320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c404  0800c404  0000d404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c408  0800c408  0000d408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  0800c40c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000320  0800c72c  0000e320  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000720  0800c72c  0000e720  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e320  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bbbc  00000000  00000000  0000e350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fbb  00000000  00000000  00029f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  0002cec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001319  00000000  00000000  0002e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e11  00000000  00000000  0002fa09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b42e  00000000  00000000  0005681a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edafd  00000000  00000000  00071c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f745  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007888  00000000  00000000  0015f788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00167010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bd7c 	.word	0x0800bd7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	0800bd7c 	.word	0x0800bd7c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <bmi3_init>:
/*!
 * @brief This API is the entry point for bmi3 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi3_init(struct bmi3_dev *dev)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id[2] = { 0 };
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 fd63 	bl	80019ec <null_ptr_check>
 8000f26:	4603      	mov	r3, r0
 8000f28:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI3_OK)
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10d      	bne.n	8000f4e <bmi3_init+0x3a>
    {
        dev->chip_id = 0;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI3_SPI_INTF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	7a5b      	ldrb	r3, [r3, #9]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d103      	bne.n	8000f48 <bmi3_init+0x34>
        {
            dev->dummy_byte = 1;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2201      	movs	r2, #1
 8000f44:	72da      	strb	r2, [r3, #11]
 8000f46:	e002      	b.n	8000f4e <bmi3_init+0x3a>
        }
        else
        {
            dev->dummy_byte = 2;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	72da      	strb	r2, [r3, #11]
        }
    }

    if (rslt == BMI3_OK)
 8000f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d118      	bne.n	8000f88 <bmi3_init+0x74>
    {
        /* Perform soft-reset to bring all register values to their default values */
        rslt = bmi3_soft_reset(dev);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f8d4 	bl	8001104 <bmi3_soft_reset>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8000f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d10f      	bne.n	8000f88 <bmi3_init+0x74>
        {
            /* Read chip-id of the BMI3 sensor */
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, chip_id, 2, dev);
 8000f68:	f107 010c 	add.w	r1, r7, #12
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2202      	movs	r2, #2
 8000f70:	2000      	movs	r0, #0
 8000f72:	f000 f821 	bl	8000fb8 <bmi3_get_regs>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 8000f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d102      	bne.n	8000f88 <bmi3_init+0x74>
            {
                dev->chip_id = chip_id[0];
 8000f82:	7b3a      	ldrb	r2, [r7, #12]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (rslt == BMI3_OK)
 8000f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d10d      	bne.n	8000fac <bmi3_init+0x98>
    {
        if (((chip_id[1] & BMI3_REV_ID_MASK) >> BMI3_REV_ID_POS) == BMI3_ENABLE)
 8000f90:	7b7b      	ldrb	r3, [r7, #13]
 8000f92:	091b      	lsrs	r3, r3, #4
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d104      	bne.n	8000fa4 <bmi3_init+0x90>
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_14_BIT_MASK;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 8000fa0:	839a      	strh	r2, [r3, #28]
 8000fa2:	e003      	b.n	8000fac <bmi3_init+0x98>
        }
        else
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_13_BIT_MASK;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8000faa:	839a      	strh	r2, [r3, #28]
        }
    }

    return rslt;
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <bmi3_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x03.
 */
int8_t bmi3_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b0a7      	sub	sp, #156	@ 0x9c
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	81bb      	strh	r3, [r7, #12]

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI3_MAX_LEN];

    /* Variable to define loop */
    uint16_t index = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 fd0b 	bl	80019ec <null_ptr_check>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if ((rslt == BMI3_OK) && (data != NULL))
 8000fdc:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d145      	bne.n	8001070 <bmi3_get_regs+0xb8>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d042      	beq.n	8001070 <bmi3_get_regs+0xb8>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	7a5b      	ldrb	r3, [r3, #9]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d103      	bne.n	8000ffa <bmi3_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI3_SPI_RD_MASK);
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ff8:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, len + dev->dummy_byte, dev->intf_ptr);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691c      	ldr	r4, [r3, #16]
 8000ffe:	89bb      	ldrh	r3, [r7, #12]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	7ad2      	ldrb	r2, [r2, #11]
 8001004:	4413      	add	r3, r2
 8001006:	461a      	mov	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f107 0114 	add.w	r1, r7, #20
 8001010:	7bf8      	ldrb	r0, [r7, #15]
 8001012:	47a0      	blx	r4
 8001014:	4603      	mov	r3, r0
 8001016:	461a      	mov	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	699b      	ldr	r3, [r3, #24]
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	6852      	ldr	r2, [r2, #4]
 8001024:	4611      	mov	r1, r2
 8001026:	2002      	movs	r0, #2
 8001028:	4798      	blx	r3

        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d119      	bne.n	8001068 <bmi3_get_regs+0xb0>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 8001034:	e012      	b.n	800105c <bmi3_get_regs+0xa4>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 8001036:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	7ad2      	ldrb	r2, [r2, #11]
 800103e:	441a      	add	r2, r3
 8001040:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001044:	68b9      	ldr	r1, [r7, #8]
 8001046:	440b      	add	r3, r1
 8001048:	3298      	adds	r2, #152	@ 0x98
 800104a:	443a      	add	r2, r7
 800104c:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 8001050:	701a      	strb	r2, [r3, #0]
                index++;
 8001052:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001056:	3301      	adds	r3, #1
 8001058:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 800105c:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001060:	89bb      	ldrh	r3, [r7, #12]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3e7      	bcc.n	8001036 <bmi3_get_regs+0x7e>
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001066:	e006      	b.n	8001076 <bmi3_get_regs+0xbe>
            }
        }
        else
        {
            rslt = BMI3_E_COM_FAIL;
 8001068:	23fe      	movs	r3, #254	@ 0xfe
 800106a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800106e:	e002      	b.n	8001076 <bmi3_get_regs+0xbe>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001070:	23ff      	movs	r3, #255	@ 0xff
 8001072:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001076:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 800107a:	4618      	mov	r0, r3
 800107c:	379c      	adds	r7, #156	@ 0x9c
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}

08001082 <bmi3_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi3 sensor.
 */
int8_t bmi3_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001082:	b590      	push	{r4, r7, lr}
 8001084:	b087      	sub	sp, #28
 8001086:	af00      	add	r7, sp, #0
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	4603      	mov	r3, r0
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	4613      	mov	r3, r2
 8001092:	81bb      	strh	r3, [r7, #12]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 fca9 	bl	80019ec <null_ptr_check>
 800109a:	4603      	mov	r3, r0
 800109c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (data != NULL))
 800109e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d125      	bne.n	80010f2 <bmi3_set_regs+0x70>
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d022      	beq.n	80010f2 <bmi3_set_regs+0x70>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	7a5b      	ldrb	r3, [r3, #9]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d103      	bne.n	80010bc <bmi3_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI3_SPI_WR_MASK);
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80010ba:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695c      	ldr	r4, [r3, #20]
 80010c0:	89ba      	ldrh	r2, [r7, #12]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	7bf8      	ldrb	r0, [r7, #15]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	47a0      	blx	r4
 80010cc:	4603      	mov	r3, r0
 80010ce:	461a      	mov	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	6852      	ldr	r2, [r2, #4]
 80010dc:	4611      	mov	r1, r2
 80010de:	2002      	movs	r0, #2
 80010e0:	4798      	blx	r3

        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d004      	beq.n	80010f6 <bmi3_set_regs+0x74>
        {
            rslt = BMI3_E_COM_FAIL;
 80010ec:	23fe      	movs	r3, #254	@ 0xfe
 80010ee:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 80010f0:	e001      	b.n	80010f6 <bmi3_set_regs+0x74>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80010f2:	23ff      	movs	r3, #255	@ 0xff
 80010f4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	371c      	adds	r7, #28
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
	...

08001104 <bmi3_soft_reset>:
/*!
 * @brief This API resets bmi3 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi3_soft_reset(struct bmi3_dev *dev)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to read the dummy byte */
    uint8_t dummy_byte[2] = { 0 };
 800110c:	2300      	movs	r3, #0
 800110e:	83bb      	strh	r3, [r7, #28]

    /* Variable to store feature data array */
    uint8_t feature_data[2] = { 0x2c, 0x01 };
 8001110:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001114:	833b      	strh	r3, [r7, #24]

    /* Variable to enable feature engine bit */
    uint8_t feature_engine_en[2] = { BMI3_ENABLE, 0 };
 8001116:	2301      	movs	r3, #1
 8001118:	82bb      	strh	r3, [r7, #20]

    /* Variable to store status value for feature engine enable */
    uint8_t reg_data[2] = { 0 };
 800111a:	2300      	movs	r3, #0
 800111c:	823b      	strh	r3, [r7, #16]

    /* Array variable to store feature IO status */
    uint8_t feature_io_status[2] = { BMI3_ENABLE, 0 };
 800111e:	2301      	movs	r3, #1
 8001120:	81bb      	strh	r3, [r7, #12]

    uint8_t loop = 1;
 8001122:	2301      	movs	r3, #1
 8001124:	77bb      	strb	r3, [r7, #30]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f000 fc60 	bl	80019ec <null_ptr_check>
 800112c:	4603      	mov	r3, r0
 800112e:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMI3_OK)
 8001130:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d16f      	bne.n	8001218 <bmi3_soft_reset+0x114>
    {
        /* Reset bmi3 device */
        rslt = bmi3_set_command_register(BMI3_CMD_SOFT_RESET, dev);
 8001138:	6879      	ldr	r1, [r7, #4]
 800113a:	f64d 60af 	movw	r0, #57007	@ 0xdeaf
 800113e:	f000 f873 	bl	8001228 <bmi3_set_command_register>
 8001142:	4603      	mov	r3, r0
 8001144:	77fb      	strb	r3, [r7, #31]
        dev->delay_us(BMI3_SOFT_RESET_DELAY, dev->intf_ptr);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	6852      	ldr	r2, [r2, #4]
 800114e:	4611      	mov	r1, r2
 8001150:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001154:	4798      	blx	r3

        /* Performing a dummy read after a soft-reset */
        if ((rslt == BMI3_OK) && (dev->intf == BMI3_SPI_INTF))
 8001156:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d10c      	bne.n	8001178 <bmi3_soft_reset+0x74>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7a5b      	ldrb	r3, [r3, #9]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d108      	bne.n	8001178 <bmi3_soft_reset+0x74>
        {
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, dummy_byte, 2, dev);
 8001166:	f107 011c 	add.w	r1, r7, #28
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2202      	movs	r2, #2
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff ff22 	bl	8000fb8 <bmi3_get_regs>
 8001174:	4603      	mov	r3, r0
 8001176:	77fb      	strb	r3, [r7, #31]
        }

        /* Enabling Feature engine */
        if (rslt == BMI3_OK)
 8001178:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d108      	bne.n	8001192 <bmi3_soft_reset+0x8e>
        {
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO2, feature_data, 2, dev);
 8001180:	f107 0118 	add.w	r1, r7, #24
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2202      	movs	r2, #2
 8001188:	2012      	movs	r0, #18
 800118a:	f7ff ff7a 	bl	8001082 <bmi3_set_regs>
 800118e:	4603      	mov	r3, r0
 8001190:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001192:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d108      	bne.n	80011ac <bmi3_soft_reset+0xa8>
        {
            /* Enabling feature status bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO_STATUS, feature_io_status, 2, dev);
 800119a:	f107 010c 	add.w	r1, r7, #12
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2202      	movs	r2, #2
 80011a2:	2014      	movs	r0, #20
 80011a4:	f7ff ff6d 	bl	8001082 <bmi3_set_regs>
 80011a8:	4603      	mov	r3, r0
 80011aa:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 80011ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d108      	bne.n	80011c6 <bmi3_soft_reset+0xc2>
        {
            /* Enable feature engine bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_CTRL, feature_engine_en, 2, dev);
 80011b4:	f107 0114 	add.w	r1, r7, #20
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2202      	movs	r2, #2
 80011bc:	2040      	movs	r0, #64	@ 0x40
 80011be:	f7ff ff60 	bl	8001082 <bmi3_set_regs>
 80011c2:	4603      	mov	r3, r0
 80011c4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 80011c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d124      	bne.n	8001218 <bmi3_soft_reset+0x114>
        {
            /* Checking the status bit for feature engine enable */
            while (loop <= 10)
 80011ce:	e020      	b.n	8001212 <bmi3_soft_reset+0x10e>
            {
                dev->delay_us(100000, dev->intf_ptr);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	6852      	ldr	r2, [r2, #4]
 80011d8:	4611      	mov	r1, r2
 80011da:	4812      	ldr	r0, [pc, #72]	@ (8001224 <bmi3_soft_reset+0x120>)
 80011dc:	4798      	blx	r3

                rslt = bmi3_get_regs(BMI3_REG_FEATURE_IO1, reg_data, 2, dev);
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2202      	movs	r2, #2
 80011e6:	2011      	movs	r0, #17
 80011e8:	f7ff fee6 	bl	8000fb8 <bmi3_get_regs>
 80011ec:	4603      	mov	r3, r0
 80011ee:	77fb      	strb	r3, [r7, #31]

                if (rslt == BMI3_OK)
 80011f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d109      	bne.n	800120c <bmi3_soft_reset+0x108>
                {
                    if (reg_data[0] & BMI3_FEATURE_ENGINE_ENABLE_MASK)
 80011f8:	7c3b      	ldrb	r3, [r7, #16]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <bmi3_soft_reset+0x104>
                    {
                        rslt = BMI3_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	77fb      	strb	r3, [r7, #31]

                        break;
 8001206:	e007      	b.n	8001218 <bmi3_soft_reset+0x114>
                    }
                    else
                    {
                        rslt = BMI3_E_FEATURE_ENGINE_STATUS;
 8001208:	23f2      	movs	r3, #242	@ 0xf2
 800120a:	77fb      	strb	r3, [r7, #31]
                    }
                }

                loop++;
 800120c:	7fbb      	ldrb	r3, [r7, #30]
 800120e:	3301      	adds	r3, #1
 8001210:	77bb      	strb	r3, [r7, #30]
            while (loop <= 10)
 8001212:	7fbb      	ldrb	r3, [r7, #30]
 8001214:	2b0a      	cmp	r3, #10
 8001216:	d9db      	bls.n	80011d0 <bmi3_soft_reset+0xcc>
            }
        }
    }

    return rslt;
 8001218:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	000186a0 	.word	0x000186a0

08001228 <bmi3_set_command_register>:

/*!
 * @brief This API writes the available sensor specific commands to the sensor.
 */
int8_t bmi3_set_command_register(uint16_t command, struct bmi3_dev *dev)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	80fb      	strh	r3, [r7, #6]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array variable to store command value */
    uint8_t reg_data[2] = { 0 };
 8001234:	2300      	movs	r3, #0
 8001236:	81bb      	strh	r3, [r7, #12]

    reg_data[0] = (uint8_t)(command & BMI3_SET_LOW_BYTE);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	733b      	strb	r3, [r7, #12]
    reg_data[1] = (uint8_t)((command & BMI3_SET_HIGH_BYTE) >> 8);
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	0a1b      	lsrs	r3, r3, #8
 8001242:	b29b      	uxth	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	737b      	strb	r3, [r7, #13]

    /* Set the command in the command register */
    rslt = bmi3_set_regs(BMI3_REG_CMD, reg_data, 2, dev);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	2202      	movs	r2, #2
 8001250:	207e      	movs	r0, #126	@ 0x7e
 8001252:	f7ff ff16 	bl	8001082 <bmi3_set_regs>
 8001256:	4603      	mov	r3, r0
 8001258:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <bmi3_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi3_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	460b      	mov	r3, r1
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 fbb8 	bl	80019ec <null_ptr_check>
 800127c:	4603      	mov	r3, r0
 800127e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001280:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001284:	2b00      	cmp	r3, #0
 8001286:	f040 80f7 	bne.w	8001478 <bmi3_set_sensor_config+0x210>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80f3 	beq.w	8001478 <bmi3_set_sensor_config+0x210>
    {
        for (loop = 0; loop < n_sens; loop++)
 8001292:	2300      	movs	r3, #0
 8001294:	75bb      	strb	r3, [r7, #22]
 8001296:	e0e7      	b.n	8001468 <bmi3_set_sensor_config+0x200>
        {
            switch (sens_cfg[loop].type)
 8001298:	7dbb      	ldrb	r3, [r7, #22]
 800129a:	222c      	movs	r2, #44	@ 0x2c
 800129c:	fb02 f303 	mul.w	r3, r2, r3
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b0c      	cmp	r3, #12
 80012a8:	f200 80d4 	bhi.w	8001454 <bmi3_set_sensor_config+0x1ec>
 80012ac:	a201      	add	r2, pc, #4	@ (adr r2, 80012b4 <bmi3_set_sensor_config+0x4c>)
 80012ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b2:	bf00      	nop
 80012b4:	080012e9 	.word	0x080012e9
 80012b8:	08001305 	.word	0x08001305
 80012bc:	08001359 	.word	0x08001359
 80012c0:	08001321 	.word	0x08001321
 80012c4:	0800133d 	.word	0x0800133d
 80012c8:	080013c9 	.word	0x080013c9
 80012cc:	08001391 	.word	0x08001391
 80012d0:	080013ad 	.word	0x080013ad
 80012d4:	08001375 	.word	0x08001375
 80012d8:	080013e5 	.word	0x080013e5
 80012dc:	08001401 	.word	0x08001401
 80012e0:	0800141d 	.word	0x0800141d
 80012e4:	08001439 	.word	0x08001439
            {
                case BMI3_ACCEL:
                    rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 80012e8:	7dbb      	ldrb	r3, [r7, #22]
 80012ea:	222c      	movs	r2, #44	@ 0x2c
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	3302      	adds	r3, #2
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f8c5 	bl	8001488 <set_accel_config>
 80012fe:	4603      	mov	r3, r0
 8001300:	75fb      	strb	r3, [r7, #23]
                    break;
 8001302:	e0aa      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_GYRO:
                    rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 8001304:	7dbb      	ldrb	r3, [r7, #22]
 8001306:	222c      	movs	r2, #44	@ 0x2c
 8001308:	fb02 f303 	mul.w	r3, r2, r3
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	3302      	adds	r3, #2
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fa5d 	bl	80017d4 <set_gyro_config>
 800131a:	4603      	mov	r3, r0
 800131c:	75fb      	strb	r3, [r7, #23]
                    break;
 800131e:	e09c      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ANY_MOTION:
                    rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8001320:	7dbb      	ldrb	r3, [r7, #22]
 8001322:	222c      	movs	r2, #44	@ 0x2c
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	3302      	adds	r3, #2
 800132e:	6879      	ldr	r1, [r7, #4]
 8001330:	4618      	mov	r0, r3
 8001332:	f000 fb7b 	bl	8001a2c <set_any_motion_config>
 8001336:	4603      	mov	r3, r0
 8001338:	75fb      	strb	r3, [r7, #23]
                    break;
 800133a:	e08e      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_NO_MOTION:
                    rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 800133c:	7dbb      	ldrb	r3, [r7, #22]
 800133e:	222c      	movs	r2, #44	@ 0x2c
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	3302      	adds	r3, #2
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fc0e 	bl	8001b6e <set_no_motion_config>
 8001352:	4603      	mov	r3, r0
 8001354:	75fb      	strb	r3, [r7, #23]
                    break;
 8001356:	e080      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_SIG_MOTION:
                    rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 8001358:	7dbb      	ldrb	r3, [r7, #22]
 800135a:	222c      	movs	r2, #44	@ 0x2c
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	4413      	add	r3, r2
 8001364:	3302      	adds	r3, #2
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fd0d 	bl	8001d88 <set_sig_motion_config>
 800136e:	4603      	mov	r3, r0
 8001370:	75fb      	strb	r3, [r7, #23]
                    break;
 8001372:	e072      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_FLAT:
                    rslt = set_flat_config(&sens_cfg[loop].cfg.flat, dev);
 8001374:	7dbb      	ldrb	r3, [r7, #22]
 8001376:	222c      	movs	r2, #44	@ 0x2c
 8001378:	fb02 f303 	mul.w	r3, r2, r3
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	4413      	add	r3, r2
 8001380:	3302      	adds	r3, #2
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4618      	mov	r0, r3
 8001386:	f000 fc93 	bl	8001cb0 <set_flat_config>
 800138a:	4603      	mov	r3, r0
 800138c:	75fb      	strb	r3, [r7, #23]
                    break;
 800138e:	e064      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_TILT:
                    rslt = set_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 8001390:	7dbb      	ldrb	r3, [r7, #22]
 8001392:	222c      	movs	r2, #44	@ 0x2c
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	4413      	add	r3, r2
 800139c:	3302      	adds	r3, #2
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fdb1 	bl	8001f08 <set_tilt_config>
 80013a6:	4603      	mov	r3, r0
 80013a8:	75fb      	strb	r3, [r7, #23]
                    break;
 80013aa:	e056      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ORIENTATION:
                    rslt = set_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 80013ac:	7dbb      	ldrb	r3, [r7, #22]
 80013ae:	222c      	movs	r2, #44	@ 0x2c
 80013b0:	fb02 f303 	mul.w	r3, r2, r3
 80013b4:	68fa      	ldr	r2, [r7, #12]
 80013b6:	4413      	add	r3, r2
 80013b8:	3302      	adds	r3, #2
 80013ba:	6879      	ldr	r1, [r7, #4]
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 fdf0 	bl	8001fa2 <set_orientation_config>
 80013c2:	4603      	mov	r3, r0
 80013c4:	75fb      	strb	r3, [r7, #23]
                    break;
 80013c6:	e048      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_STEP_COUNTER:
                    rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 80013c8:	7dbb      	ldrb	r3, [r7, #22]
 80013ca:	222c      	movs	r2, #44	@ 0x2c
 80013cc:	fb02 f303 	mul.w	r3, r2, r3
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	3302      	adds	r3, #2
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fe8e 	bl	80020fa <set_step_config>
 80013de:	4603      	mov	r3, r0
 80013e0:	75fb      	strb	r3, [r7, #23]
                    break;
 80013e2:	e03a      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_TAP:
                    rslt = set_tap_config(&sens_cfg[loop].cfg.tap, dev);
 80013e4:	7dbb      	ldrb	r3, [r7, #22]
 80013e6:	222c      	movs	r2, #44	@ 0x2c
 80013e8:	fb02 f303 	mul.w	r3, r2, r3
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	3302      	adds	r3, #2
 80013f2:	6879      	ldr	r1, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f001 f87e 	bl	80024f6 <set_tap_config>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]
                    break;
 80013fe:	e02c      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_ACCEL:
                    rslt = set_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 8001400:	7dbb      	ldrb	r3, [r7, #22]
 8001402:	222c      	movs	r2, #44	@ 0x2c
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	4413      	add	r3, r2
 800140c:	3302      	adds	r3, #2
 800140e:	6879      	ldr	r1, [r7, #4]
 8001410:	4618      	mov	r0, r3
 8001412:	f001 f98e 	bl	8002732 <set_alternate_accel_config>
 8001416:	4603      	mov	r3, r0
 8001418:	75fb      	strb	r3, [r7, #23]
                    break;
 800141a:	e01e      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_GYRO:
                    rslt = set_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 800141c:	7dbb      	ldrb	r3, [r7, #22]
 800141e:	222c      	movs	r2, #44	@ 0x2c
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4413      	add	r3, r2
 8001428:	3302      	adds	r3, #2
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	f001 f9cf 	bl	80027d0 <set_alternate_gyro_config>
 8001432:	4603      	mov	r3, r0
 8001434:	75fb      	strb	r3, [r7, #23]
                    break;
 8001436:	e010      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = set_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 8001438:	7dbb      	ldrb	r3, [r7, #22]
 800143a:	222c      	movs	r2, #44	@ 0x2c
 800143c:	fb02 f303 	mul.w	r3, r2, r3
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	3302      	adds	r3, #2
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	4618      	mov	r0, r3
 800144a:	f001 fa10 	bl	800286e <set_alternate_auto_config>
 800144e:	4603      	mov	r3, r0
 8001450:	75fb      	strb	r3, [r7, #23]
                    break;
 8001452:	e002      	b.n	800145a <bmi3_set_sensor_config+0x1f2>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 8001454:	23fa      	movs	r3, #250	@ 0xfa
 8001456:	75fb      	strb	r3, [r7, #23]
                    break;
 8001458:	bf00      	nop
            }

            /* Return error if any of the get sensor data fails */
            if (rslt != BMI3_OK)
 800145a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d108      	bne.n	8001474 <bmi3_set_sensor_config+0x20c>
        for (loop = 0; loop < n_sens; loop++)
 8001462:	7dbb      	ldrb	r3, [r7, #22]
 8001464:	3301      	adds	r3, #1
 8001466:	75bb      	strb	r3, [r7, #22]
 8001468:	7dba      	ldrb	r2, [r7, #22]
 800146a:	7afb      	ldrb	r3, [r7, #11]
 800146c:	429a      	cmp	r2, r3
 800146e:	f4ff af13 	bcc.w	8001298 <bmi3_set_sensor_config+0x30>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001472:	e003      	b.n	800147c <bmi3_set_sensor_config+0x214>
            {
                break;
 8001474:	bf00      	nop
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001476:	e001      	b.n	800147c <bmi3_set_sensor_config+0x214>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001478:	23ff      	movs	r3, #255	@ 0xff
 800147a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800147c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR, accel mode,
 * bandwidth, average samples and range.
 */
static int8_t set_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8001492:	2300      	movs	r3, #0
 8001494:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, acc_mode;

    if (config != NULL)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 80a7 	beq.w	80015ec <set_accel_config+0x164>
    {
        /* Validate bandwidth and averaging samples */
        rslt = validate_bw_avg_acc_mode(&config->bwp, &config->acc_mode, &config->avg_num, dev);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	1c58      	adds	r0, r3, #1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	1c99      	adds	r1, r3, #2
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	1d1a      	adds	r2, r3, #4
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	f000 f8f2 	bl	8001694 <validate_bw_avg_acc_mode>
 80014b0:	4603      	mov	r3, r0
 80014b2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80014b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d108      	bne.n	80014ce <set_accel_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_acc_odr_range(&config->odr, &config->range, dev);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	3303      	adds	r3, #3
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f000 f920 	bl	800170a <validate_acc_odr_range>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 80014ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d11f      	bne.n	8001516 <set_accel_config+0x8e>
        {
            if (config->acc_mode == BMI3_ACC_MODE_LOW_PWR)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	789b      	ldrb	r3, [r3, #2]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d109      	bne.n	80014f2 <set_accel_config+0x6a>
            {
                rslt = validate_acc_odr_avg(config->odr, config->avg_num);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	781a      	ldrb	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	791b      	ldrb	r3, [r3, #4]
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f001 fa0b 	bl	8002904 <validate_acc_odr_avg>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]
            }

            if ((config->acc_mode == BMI3_ACC_MODE_NORMAL) || (config->acc_mode == BMI3_ACC_MODE_HIGH_PERF))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	789b      	ldrb	r3, [r3, #2]
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d003      	beq.n	8001502 <set_accel_config+0x7a>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	789b      	ldrb	r3, [r3, #2]
 80014fe:	2b07      	cmp	r3, #7
 8001500:	d109      	bne.n	8001516 <set_accel_config+0x8e>
            {
                if ((config->odr >= BMI3_ACC_ODR_0_78HZ) && (config->odr <= BMI3_ACC_ODR_6_25HZ))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <set_accel_config+0x8e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b04      	cmp	r3, #4
 8001510:	d801      	bhi.n	8001516 <set_accel_config+0x8e>
                {
                    rslt = BMI3_E_ACC_INVALID_CFG;
 8001512:	23fc      	movs	r3, #252	@ 0xfc
 8001514:	75fb      	strb	r3, [r7, #23]
                }
            }
        }

        if (rslt == BMI3_OK)
 8001516:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d163      	bne.n	80015e6 <set_accel_config+0x15e>
        {
            /* Set accelerometer ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ACC_ODR, config->odr);
 800151e:	7a3b      	ldrb	r3, [r7, #8]
 8001520:	b21b      	sxth	r3, r3
 8001522:	f023 030f 	bic.w	r3, r3, #15
 8001526:	b21a      	sxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	b21b      	sxth	r3, r3
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	82bb      	strh	r3, [r7, #20]

            /* Set accelerometer range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_ACC_RANGE, config->range);
 800153a:	7a3b      	ldrb	r3, [r7, #8]
 800153c:	b21b      	sxth	r3, r3
 800153e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001542:	b21a      	sxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	78db      	ldrb	r3, [r3, #3]
 8001548:	b21b      	sxth	r3, r3
 800154a:	011b      	lsls	r3, r3, #4
 800154c:	b21b      	sxth	r3, r3
 800154e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	b21b      	sxth	r3, r3
 8001558:	827b      	strh	r3, [r7, #18]

            /* Set accelerometer bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_ACC_BW, config->bwp);
 800155a:	7a3b      	ldrb	r3, [r7, #8]
 800155c:	b21b      	sxth	r3, r3
 800155e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001562:	b21a      	sxth	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	785b      	ldrb	r3, [r3, #1]
 8001568:	b21b      	sxth	r3, r3
 800156a:	01db      	lsls	r3, r3, #7
 800156c:	b21b      	sxth	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	b21b      	sxth	r3, r3
 8001576:	823b      	strh	r3, [r7, #16]

            /* Set accelerometer average number of samples */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ACC_AVG_NUM, config->avg_num);
 8001578:	7a7b      	ldrb	r3, [r7, #9]
 800157a:	b21a      	sxth	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	791b      	ldrb	r3, [r3, #4]
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21b      	sxth	r3, r3
 8001586:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	81fb      	strh	r3, [r7, #14]

            /* Set accelerometer accel mode */
            acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ACC_MODE, config->acc_mode);
 8001592:	7a7b      	ldrb	r3, [r7, #9]
 8001594:	b21a      	sxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	789b      	ldrb	r3, [r3, #2]
 800159a:	b21b      	sxth	r3, r3
 800159c:	031b      	lsls	r3, r3, #12
 800159e:	b21b      	sxth	r3, r3
 80015a0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 80015ac:	8abb      	ldrh	r3, [r7, #20]
 80015ae:	b2da      	uxtb	r2, r3
 80015b0:	8a7b      	ldrh	r3, [r7, #18]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	8a3b      	ldrh	r3, [r7, #16]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	4313      	orrs	r3, r2
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | acc_mode) >> 8);
 80015c2:	89fa      	ldrh	r2, [r7, #14]
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	727b      	strb	r3, [r7, #9]

            /* Set configurations for accel */
            rslt = bmi3_set_regs(BMI3_REG_ACC_CONF, reg_data, 2, dev);
 80015d2:	f107 0108 	add.w	r1, r7, #8
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2202      	movs	r2, #2
 80015da:	2020      	movs	r0, #32
 80015dc:	f7ff fd51 	bl	8001082 <bmi3_set_regs>
 80015e0:	4603      	mov	r3, r0
 80015e2:	75fb      	strb	r3, [r7, #23]
 80015e4:	e004      	b.n	80015f0 <set_accel_config+0x168>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 80015e6:	23fc      	movs	r3, #252	@ 0xfc
 80015e8:	75fb      	strb	r3, [r7, #23]
 80015ea:	e001      	b.n	80015f0 <set_accel_config+0x168>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80015ec:	23ff      	movs	r3, #255	@ 0xff
 80015ee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80015f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, accel mode, average samples and gravity range.
 */
static int8_t get_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8001606:	2300      	movs	r3, #0
 8001608:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d039      	beq.n	8001684 <get_accel_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ACC_CONF, data_array, 2, dev);
 8001610:	f107 0108 	add.w	r1, r7, #8
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	2202      	movs	r2, #2
 8001618:	2020      	movs	r0, #32
 800161a:	f7ff fccd 	bl	8000fb8 <bmi3_get_regs>
 800161e:	4603      	mov	r3, r0
 8001620:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d12e      	bne.n	8001688 <get_accel_config+0x8c>
        {
            reg_data = data_array[0];
 800162a:	7a3b      	ldrb	r3, [r7, #8]
 800162c:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ACC_ODR);
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	b2da      	uxtb	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_ACC_RANGE);
 800163c:	89bb      	ldrh	r3, [r7, #12]
 800163e:	111b      	asrs	r3, r3, #4
 8001640:	b2db      	uxtb	r3, r3
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	b2da      	uxtb	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	70da      	strb	r2, [r3, #3]

            /* Get accelerometer bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_ACC_BW);
 800164c:	89bb      	ldrh	r3, [r7, #12]
 800164e:	11db      	asrs	r3, r3, #7
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	b2da      	uxtb	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 800165c:	7a7b      	ldrb	r3, [r7, #9]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer average samples */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_ACC_AVG_NUM);
 8001662:	89bb      	ldrh	r3, [r7, #12]
 8001664:	121b      	asrs	r3, r3, #8
 8001666:	b2db      	uxtb	r3, r3
 8001668:	f003 0307 	and.w	r3, r3, #7
 800166c:	b2da      	uxtb	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	711a      	strb	r2, [r3, #4]

            /* Get accel mode */
            config->acc_mode = BMI3_GET_BITS(reg_data, BMI3_ACC_MODE);
 8001672:	89bb      	ldrh	r3, [r7, #12]
 8001674:	131b      	asrs	r3, r3, #12
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	b2da      	uxtb	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	709a      	strb	r2, [r3, #2]
 8001682:	e001      	b.n	8001688 <get_accel_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001684:	23ff      	movs	r3, #255	@ 0xff
 8001686:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001688:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <validate_bw_avg_acc_mode>:
/*!
 * @brief This internal API validates bandwidth and accel mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_avg_acc_mode(uint8_t *bandwidth, uint8_t *acc_mode, uint8_t *avg_num, struct bmi3_dev *dev)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (acc_mode != NULL) && (avg_num != NULL))
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d026      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d023      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d020      	beq.n	80016f6 <validate_bw_avg_acc_mode+0x62>
    {
        /* Validate and auto-correct accel mode */
        rslt = check_boundary_val(acc_mode, BMI3_ACC_MODE_DISABLE, BMI3_ACC_MODE_HIGH_PERF, dev);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2207      	movs	r2, #7
 80016b8:	2100      	movs	r1, #0
 80016ba:	68b8      	ldr	r0, [r7, #8]
 80016bc:	f000 f84e 	bl	800175c <check_boundary_val>
 80016c0:	4603      	mov	r3, r0
 80016c2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80016c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d117      	bne.n	80016fc <validate_bw_avg_acc_mode+0x68>
        {
            /* Validate for averaging number of samples */
            rslt = check_boundary_val(avg_num, BMI3_ACC_AVG1, BMI3_ACC_AVG64, dev);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2206      	movs	r2, #6
 80016d0:	2100      	movs	r1, #0
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f000 f842 	bl	800175c <check_boundary_val>
 80016d8:	4603      	mov	r3, r0
 80016da:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 80016dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d10b      	bne.n	80016fc <validate_bw_avg_acc_mode+0x68>
            {
                /* Validate bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_ACC_BW_ODR_HALF, BMI3_ACC_BW_ODR_QUARTER, dev);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	2201      	movs	r2, #1
 80016e8:	2100      	movs	r1, #0
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	f000 f836 	bl	800175c <check_boundary_val>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80016f4:	e002      	b.n	80016fc <validate_bw_avg_acc_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80016f6:	23ff      	movs	r3, #255	@ 0xff
 80016f8:	75fb      	strb	r3, [r7, #23]
 80016fa:	e000      	b.n	80016fe <validate_bw_avg_acc_mode+0x6a>
        if (rslt == BMI3_OK)
 80016fc:	bf00      	nop
    }

    return rslt;
 80016fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <validate_acc_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_acc_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b086      	sub	sp, #24
 800170e:	af00      	add	r7, sp, #0
 8001710:	60f8      	str	r0, [r7, #12]
 8001712:	60b9      	str	r1, [r7, #8]
 8001714:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d017      	beq.n	800174c <validate_acc_odr_range+0x42>
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d014      	beq.n	800174c <validate_acc_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_ACC_ODR_0_78HZ, BMI3_ACC_ODR_6400HZ, dev);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	220e      	movs	r2, #14
 8001726:	2101      	movs	r1, #1
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f817 	bl	800175c <check_boundary_val>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001732:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10a      	bne.n	8001750 <validate_acc_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_ACC_RANGE_2G, BMI3_ACC_RANGE_16G, dev);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2203      	movs	r2, #3
 800173e:	2100      	movs	r1, #0
 8001740:	68b8      	ldr	r0, [r7, #8]
 8001742:	f000 f80b 	bl	800175c <check_boundary_val>
 8001746:	4603      	mov	r3, r0
 8001748:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 800174a:	e001      	b.n	8001750 <validate_acc_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800174c:	23ff      	movs	r3, #255	@ 0xff
 800174e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001750:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi3_dev *dev)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	72fb      	strb	r3, [r7, #11]
 800176a:	4613      	mov	r3, r2
 800176c:	72bb      	strb	r3, [r7, #10]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f000 f93c 	bl	80019ec <null_ptr_check>
 8001774:	4603      	mov	r3, r0
 8001776:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (val != NULL))
 8001778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d121      	bne.n	80017c4 <check_boundary_val+0x68>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d01e      	beq.n	80017c4 <check_boundary_val+0x68>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	7afa      	ldrb	r2, [r7, #11]
 800178c:	429a      	cmp	r2, r3
 800178e:	d909      	bls.n	80017a4 <check_boundary_val+0x48>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	7afa      	ldrb	r2, [r7, #11]
 8001794:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MIN_VALUE;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	7a1b      	ldrb	r3, [r3, #8]
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	7aba      	ldrb	r2, [r7, #10]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d20c      	bcs.n	80017c8 <check_boundary_val+0x6c>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	7aba      	ldrb	r2, [r7, #10]
 80017b2:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MAX_VALUE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7a1b      	ldrb	r3, [r3, #8]
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	721a      	strb	r2, [r3, #8]
        if (*val > max)
 80017c2:	e001      	b.n	80017c8 <check_boundary_val+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80017c4:	23ff      	movs	r3, #255	@ 0xff
 80017c6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <set_gyro_config>:
/*!
 * @brief This internal API sets gyroscope configurations like ODR,
 * bandwidth, gyro mode, average samples and dps range.
 */
static int8_t set_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80017de:	2300      	movs	r3, #0
 80017e0:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, gyr_mode;

    if (config != NULL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 8095 	beq.w	8001914 <set_gyro_config+0x140>
    {
        /* Validate bandwidth, average samples and mode */
        rslt = validate_bw_avg_gyr_mode(&config->bwp, &config->gyr_mode, &config->avg_num, dev);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	1c58      	adds	r0, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	1c99      	adds	r1, r3, #2
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	1d1a      	adds	r2, r3, #4
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f000 f894 	bl	8001924 <validate_bw_avg_gyr_mode>
 80017fc:	4603      	mov	r3, r0
 80017fe:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001800:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d108      	bne.n	800181a <set_gyro_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_gyr_odr_range(&config->odr, &config->range, dev);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3303      	adds	r3, #3
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	4619      	mov	r1, r3
 8001812:	f000 f8c2 	bl	800199a <validate_gyr_odr_range>
 8001816:	4603      	mov	r3, r0
 8001818:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 800181a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d10d      	bne.n	800183e <set_gyro_config+0x6a>
        {
            if (config->gyr_mode == BMI3_GYR_MODE_LOW_PWR)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	789b      	ldrb	r3, [r3, #2]
 8001826:	2b03      	cmp	r3, #3
 8001828:	d109      	bne.n	800183e <set_gyro_config+0x6a>
            {
                rslt = validate_gyr_odr_avg(config->odr, config->avg_num);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	781a      	ldrb	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	791b      	ldrb	r3, [r3, #4]
 8001832:	4619      	mov	r1, r3
 8001834:	4610      	mov	r0, r2
 8001836:	f001 f943 	bl	8002ac0 <validate_gyr_odr_avg>
 800183a:	4603      	mov	r3, r0
 800183c:	75fb      	strb	r3, [r7, #23]
            }
        }

        if (rslt == BMI3_OK)
 800183e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d163      	bne.n	800190e <set_gyro_config+0x13a>
        {
            /* Set gyroscope ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_GYR_ODR, config->odr);
 8001846:	7a3b      	ldrb	r3, [r7, #8]
 8001848:	b21b      	sxth	r3, r3
 800184a:	f023 030f 	bic.w	r3, r3, #15
 800184e:	b21a      	sxth	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b21b      	sxth	r3, r3
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	b21b      	sxth	r3, r3
 800185c:	4313      	orrs	r3, r2
 800185e:	b21b      	sxth	r3, r3
 8001860:	82bb      	strh	r3, [r7, #20]

            /* Set gyroscope range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_GYR_RANGE, config->range);
 8001862:	7a3b      	ldrb	r3, [r7, #8]
 8001864:	b21b      	sxth	r3, r3
 8001866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800186a:	b21a      	sxth	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	78db      	ldrb	r3, [r3, #3]
 8001870:	b21b      	sxth	r3, r3
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	b21b      	sxth	r3, r3
 8001876:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21b      	sxth	r3, r3
 8001880:	827b      	strh	r3, [r7, #18]

            /* Set gyroscope bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_GYR_BW, config->bwp);
 8001882:	7a3b      	ldrb	r3, [r7, #8]
 8001884:	b21b      	sxth	r3, r3
 8001886:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800188a:	b21a      	sxth	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	785b      	ldrb	r3, [r3, #1]
 8001890:	b21b      	sxth	r3, r3
 8001892:	01db      	lsls	r3, r3, #7
 8001894:	b21b      	sxth	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	b21b      	sxth	r3, r3
 800189a:	4313      	orrs	r3, r2
 800189c:	b21b      	sxth	r3, r3
 800189e:	823b      	strh	r3, [r7, #16]

            /* Set gyroscope average sample */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_GYR_AVG_NUM, config->avg_num);
 80018a0:	7a7b      	ldrb	r3, [r7, #9]
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	791b      	ldrb	r3, [r3, #4]
 80018a8:	b21b      	sxth	r3, r3
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	81fb      	strh	r3, [r7, #14]

            /* Set gyroscope mode */
            gyr_mode = BMI3_SET_BITS(reg_data[1], BMI3_GYR_MODE, config->gyr_mode);
 80018ba:	7a7b      	ldrb	r3, [r7, #9]
 80018bc:	b21a      	sxth	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	789b      	ldrb	r3, [r3, #2]
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	031b      	lsls	r3, r3, #12
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80018cc:	b21b      	sxth	r3, r3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 80018d4:	8abb      	ldrh	r3, [r7, #20]
 80018d6:	b2da      	uxtb	r2, r3
 80018d8:	8a7b      	ldrh	r3, [r7, #18]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	8a3b      	ldrh	r3, [r7, #16]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4313      	orrs	r3, r2
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | gyr_mode) >> 8);
 80018ea:	89fa      	ldrh	r2, [r7, #14]
 80018ec:	89bb      	ldrh	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	727b      	strb	r3, [r7, #9]

            /* Set gyro configurations */
            rslt = bmi3_set_regs(BMI3_REG_GYR_CONF, reg_data, 2, dev);
 80018fa:	f107 0108 	add.w	r1, r7, #8
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	2202      	movs	r2, #2
 8001902:	2021      	movs	r0, #33	@ 0x21
 8001904:	f7ff fbbd 	bl	8001082 <bmi3_set_regs>
 8001908:	4603      	mov	r3, r0
 800190a:	75fb      	strb	r3, [r7, #23]
 800190c:	e004      	b.n	8001918 <set_gyro_config+0x144>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 800190e:	23fb      	movs	r3, #251	@ 0xfb
 8001910:	75fb      	strb	r3, [r7, #23]
 8001912:	e001      	b.n	8001918 <set_gyro_config+0x144>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001914:	23ff      	movs	r3, #255	@ 0xff
 8001916:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001918:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <validate_bw_avg_gyr_mode>:
 */
static int8_t validate_bw_avg_gyr_mode(uint8_t *bandwidth,
                                       uint8_t *gyr_mode,
                                       const uint8_t *avg_num,
                                       struct bmi3_dev *dev)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (gyr_mode != NULL) && (avg_num != NULL))
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d026      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d023      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <validate_bw_avg_gyr_mode+0x62>
    {
        /* Validate and auto-correct gyro mode */
        rslt = check_boundary_val(gyr_mode, BMI3_GYR_MODE_DISABLE, BMI3_GYR_MODE_HIGH_PERF, dev);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	2207      	movs	r2, #7
 8001948:	2100      	movs	r1, #0
 800194a:	68b8      	ldr	r0, [r7, #8]
 800194c:	f7ff ff06 	bl	800175c <check_boundary_val>
 8001950:	4603      	mov	r3, r0
 8001952:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001954:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d117      	bne.n	800198c <validate_bw_avg_gyr_mode+0x68>
        {
            /* Validate for averaging mode */
            rslt = check_boundary_val(bandwidth, BMI3_GYR_AVG1, BMI3_GYR_AVG64, dev);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2206      	movs	r2, #6
 8001960:	2100      	movs	r1, #0
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f7ff fefa 	bl	800175c <check_boundary_val>
 8001968:	4603      	mov	r3, r0
 800196a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 800196c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10b      	bne.n	800198c <validate_bw_avg_gyr_mode+0x68>
            {
                /* Validate for bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_GYR_BW_ODR_HALF, BMI3_GYR_BW_ODR_QUARTER, dev);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2201      	movs	r2, #1
 8001978:	2100      	movs	r1, #0
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f7ff feee 	bl	800175c <check_boundary_val>
 8001980:	4603      	mov	r3, r0
 8001982:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001984:	e002      	b.n	800198c <validate_bw_avg_gyr_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001986:	23ff      	movs	r3, #255	@ 0xff
 8001988:	75fb      	strb	r3, [r7, #23]
 800198a:	e000      	b.n	800198e <validate_bw_avg_gyr_mode+0x6a>
        if (rslt == BMI3_OK)
 800198c:	bf00      	nop
    }

    return rslt;
 800198e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <validate_gyr_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the gyroscope set by
 * the user.
 */
static int8_t validate_gyr_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d017      	beq.n	80019dc <validate_gyr_odr_range+0x42>
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d014      	beq.n	80019dc <validate_gyr_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_GYR_ODR_0_78HZ, BMI3_GYR_ODR_6400HZ, dev);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	220e      	movs	r2, #14
 80019b6:	2101      	movs	r1, #1
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f7ff fecf 	bl	800175c <check_boundary_val>
 80019be:	4603      	mov	r3, r0
 80019c0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80019c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d10a      	bne.n	80019e0 <validate_gyr_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_GYR_RANGE_125DPS, BMI3_GYR_RANGE_2000DPS, dev);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2204      	movs	r2, #4
 80019ce:	2100      	movs	r1, #0
 80019d0:	68b8      	ldr	r0, [r7, #8]
 80019d2:	f7ff fec3 	bl	800175c <check_boundary_val>
 80019d6:	4603      	mov	r3, r0
 80019d8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80019da:	e001      	b.n	80019e0 <validate_gyr_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80019dc:	23ff      	movs	r3, #255	@ 0xff
 80019de:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80019e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <null_ptr_check+0x26>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d007      	beq.n	8001a12 <null_ptr_check+0x26>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <null_ptr_check+0x26>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d102      	bne.n	8001a18 <null_ptr_check+0x2c>
    {
        rslt = BMI3_E_NULL_PTR;
 8001a12:	23ff      	movs	r3, #255	@ 0xff
 8001a14:	73fb      	strb	r3, [r7, #15]
 8001a16:	e001      	b.n	8001a1c <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI3_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_any_motion_config(const struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8001a36:	2305      	movs	r3, #5
 8001a38:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 8089 	beq.w	8001b5e <set_any_motion_config+0x132>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001a4c:	f107 0110 	add.w	r1, r7, #16
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	2202      	movs	r2, #2
 8001a54:	2041      	movs	r0, #65	@ 0x41
 8001a56:	f7ff fb14 	bl	8001082 <bmi3_set_regs>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001a5e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d17d      	bne.n	8001b62 <set_any_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            any_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[0],
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	885b      	ldrh	r3, [r3, #2]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	723b      	strb	r3, [r7, #8]
                                                           BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                           config->slope_thres);

            threshold = ((uint16_t)any_mot_config[1] << 8);
 8001a6e:	7a7b      	ldrb	r3, [r7, #9]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            any_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001a74:	8bbb      	ldrh	r3, [r7, #28]
 8001a76:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001a7a:	f023 030f 	bic.w	r3, r3, #15
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	8852      	ldrh	r2, [r2, #2]
 8001a82:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001a86:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001a88:	121b      	asrs	r3, r3, #8
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	b2db      	uxtb	r3, r3
            any_mot_config[1] =
 8001a92:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)any_mot_config[1] << 8);
 8001a94:	7a7b      	ldrb	r3, [r7, #9]
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            any_mot_config[1] |=
 8001a9a:	7a7b      	ldrb	r3, [r7, #9]
 8001a9c:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001a9e:	8b7b      	ldrh	r3, [r7, #26]
 8001aa0:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	791b      	ldrb	r3, [r3, #4]
 8001aa8:	031b      	lsls	r3, r3, #12
 8001aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aae:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001ab0:	121b      	asrs	r3, r3, #8
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	f003 0310 	and.w	r3, r3, #16
 8001ab8:	b25b      	sxtb	r3, r3
            any_mot_config[1] |=
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            any_mot_config[2] =
                (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	88db      	ldrh	r3, [r3, #6]
 8001ac6:	b2db      	uxtb	r3, r3
            any_mot_config[2] =
 8001ac8:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)any_mot_config[3] << 8);
 8001aca:	7afb      	ldrb	r3, [r7, #11]
 8001acc:	021b      	lsls	r3, r3, #8
 8001ace:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            any_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001ad0:	8b3b      	ldrh	r3, [r7, #24]
 8001ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ad6:	f023 0303 	bic.w	r3, r3, #3
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	88d2      	ldrh	r2, [r2, #6]
 8001ade:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ae2:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001ae4:	121b      	asrs	r3, r3, #8
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f003 0303 	and.w	r3, r3, #3
 8001aec:	b2db      	uxtb	r3, r3
            any_mot_config[3] =
 8001aee:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            any_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)any_mot_config[5] << 8);
 8001af8:	7b7b      	ldrb	r3, [r7, #13]
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            any_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001afe:	8afb      	ldrh	r3, [r7, #22]
 8001b00:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001b04:	f023 031f 	bic.w	r3, r3, #31
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	8812      	ldrh	r2, [r2, #0]
 8001b0c:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001b10:	4313      	orrs	r3, r2
 8001b12:	121b      	asrs	r3, r3, #8
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	f003 031f 	and.w	r3, r3, #31
 8001b1a:	b2db      	uxtb	r3, r3
            any_mot_config[5] =
 8001b1c:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)any_mot_config[5] << 8);
 8001b1e:	7b7b      	ldrb	r3, [r7, #13]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            any_mot_config[5] |=
 8001b24:	7b7b      	ldrb	r3, [r7, #13]
 8001b26:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001b28:	8abb      	ldrh	r3, [r7, #20]
 8001b2a:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	035b      	lsls	r3, r3, #13
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	430b      	orrs	r3, r1
 8001b38:	121b      	asrs	r3, r3, #8
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	f023 031f 	bic.w	r3, r3, #31
 8001b40:	b25b      	sxtb	r3, r3
            any_mot_config[5] |=
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8001b4a:	f107 0108 	add.w	r1, r7, #8
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2206      	movs	r2, #6
 8001b52:	2042      	movs	r0, #66	@ 0x42
 8001b54:	f7ff fa95 	bl	8001082 <bmi3_set_regs>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	77fb      	strb	r3, [r7, #31]
 8001b5c:	e001      	b.n	8001b62 <set_any_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001b5e:	23ff      	movs	r3, #255	@ 0xff
 8001b60:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001b62:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3720      	adds	r7, #32
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_no_motion_config(const struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b088      	sub	sp, #32
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8001b78:	2308      	movs	r3, #8
 8001b7a:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8001b7c:	f107 0308 	add.w	r3, r7, #8
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 8089 	beq.w	8001ca0 <set_no_motion_config+0x132>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001b8e:	f107 0110 	add.w	r1, r7, #16
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	2202      	movs	r2, #2
 8001b96:	2041      	movs	r0, #65	@ 0x41
 8001b98:	f7ff fa73 	bl	8001082 <bmi3_set_regs>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001ba0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d17d      	bne.n	8001ca4 <set_no_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            no_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[0],
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	885b      	ldrh	r3, [r3, #2]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	723b      	strb	r3, [r7, #8]
                                                          BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                          config->slope_thres);

            threshold = ((uint16_t)no_mot_config[1] << 8);
 8001bb0:	7a7b      	ldrb	r3, [r7, #9]
 8001bb2:	021b      	lsls	r3, r3, #8
 8001bb4:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            no_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001bb6:	8bbb      	ldrh	r3, [r7, #28]
 8001bb8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001bbc:	f023 030f 	bic.w	r3, r3, #15
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	8852      	ldrh	r2, [r2, #2]
 8001bc4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001bc8:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001bca:	121b      	asrs	r3, r3, #8
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	f003 030f 	and.w	r3, r3, #15
 8001bd2:	b2db      	uxtb	r3, r3
            no_mot_config[1] =
 8001bd4:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)no_mot_config[1] << 8);
 8001bd6:	7a7b      	ldrb	r3, [r7, #9]
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            no_mot_config[1] |=
 8001bdc:	7a7b      	ldrb	r3, [r7, #9]
 8001bde:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001be0:	8b7b      	ldrh	r3, [r7, #26]
 8001be2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	791b      	ldrb	r3, [r3, #4]
 8001bea:	031b      	lsls	r3, r3, #12
 8001bec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf0:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001bf2:	121b      	asrs	r3, r3, #8
 8001bf4:	b25b      	sxtb	r3, r3
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	b25b      	sxtb	r3, r3
            no_mot_config[1] |=
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b25b      	sxtb	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            no_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	88db      	ldrh	r3, [r3, #6]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)no_mot_config[3] << 8);
 8001c0c:	7afb      	ldrb	r3, [r7, #11]
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            no_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001c12:	8b3b      	ldrh	r3, [r7, #24]
 8001c14:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001c18:	f023 0303 	bic.w	r3, r3, #3
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	88d2      	ldrh	r2, [r2, #6]
 8001c20:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001c24:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001c26:	121b      	asrs	r3, r3, #8
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	b2db      	uxtb	r3, r3
            no_mot_config[3] =
 8001c30:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            no_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)no_mot_config[5] << 8);
 8001c3a:	7b7b      	ldrb	r3, [r7, #13]
 8001c3c:	021b      	lsls	r3, r3, #8
 8001c3e:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            no_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001c40:	8afb      	ldrh	r3, [r7, #22]
 8001c42:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001c46:	f023 031f 	bic.w	r3, r3, #31
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	8812      	ldrh	r2, [r2, #0]
 8001c4e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001c52:	4313      	orrs	r3, r2
 8001c54:	121b      	asrs	r3, r3, #8
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f003 031f 	and.w	r3, r3, #31
 8001c5c:	b2db      	uxtb	r3, r3
            no_mot_config[5] =
 8001c5e:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)no_mot_config[5] << 8);
 8001c60:	7b7b      	ldrb	r3, [r7, #13]
 8001c62:	021b      	lsls	r3, r3, #8
 8001c64:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            no_mot_config[5] |=
 8001c66:	7b7b      	ldrb	r3, [r7, #13]
 8001c68:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001c6a:	8abb      	ldrh	r3, [r7, #20]
 8001c6c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	891b      	ldrh	r3, [r3, #8]
 8001c74:	035b      	lsls	r3, r3, #13
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	430b      	orrs	r3, r1
 8001c7a:	121b      	asrs	r3, r3, #8
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	f023 031f 	bic.w	r3, r3, #31
 8001c82:	b25b      	sxtb	r3, r3
            no_mot_config[5] |=
 8001c84:	4313      	orrs	r3, r2
 8001c86:	b25b      	sxtb	r3, r3
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8001c8c:	f107 0108 	add.w	r1, r7, #8
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	2206      	movs	r2, #6
 8001c94:	2042      	movs	r0, #66	@ 0x42
 8001c96:	f7ff f9f4 	bl	8001082 <bmi3_set_regs>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	77fb      	strb	r3, [r7, #31]
 8001c9e:	e001      	b.n	8001ca4 <set_no_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001ca0:	23ff      	movs	r3, #255	@ 0xff
 8001ca2:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001ca4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3720      	adds	r7, #32
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <set_flat_config>:
/*!
 * @brief This internal API sets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t set_flat_config(const struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8001cbe:	230b      	movs	r3, #11
 8001cc0:	813b      	strh	r3, [r7, #8]

    uint16_t holdtime, hyst;

    if (config != NULL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d057      	beq.n	8001d78 <set_flat_config+0xc8>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001cc8:	f107 0108 	add.w	r1, r7, #8
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	2041      	movs	r0, #65	@ 0x41
 8001cd2:	f7ff f9d6 	bl	8001082 <bmi3_set_regs>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001cda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d14c      	bne.n	8001d7c <set_flat_config+0xcc>
        {
            /* Set theta */
            flat_config[0] = BMI3_SET_BIT_POS0(flat_config[0], BMI3_FLAT_THETA, config->theta);
 8001ce2:	7b3b      	ldrb	r3, [r7, #12]
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001cea:	b25a      	sxtb	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	b25b      	sxtb	r3, r3
 8001cf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cf6:	b25b      	sxtb	r3, r3
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b25b      	sxtb	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            flat_config[0] |= BMI3_SET_BITS(flat_config[0], BMI3_FLAT_BLOCKING, config->blocking);
 8001d00:	7b3b      	ldrb	r3, [r7, #12]
 8001d02:	b25a      	sxtb	r2, r3
 8001d04:	7b3b      	ldrb	r3, [r7, #12]
 8001d06:	b25b      	sxtb	r3, r3
 8001d08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d0c:	b259      	sxtb	r1, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	885b      	ldrh	r3, [r3, #2]
 8001d12:	b25b      	sxtb	r3, r3
 8001d14:	019b      	lsls	r3, r3, #6
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	b25b      	sxtb	r3, r3
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	733b      	strb	r3, [r7, #12]

            /* Set hold time */
            holdtime = ((uint16_t)flat_config[1] << 8);
 8001d24:	7b7b      	ldrb	r3, [r7, #13]
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	82bb      	strh	r3, [r7, #20]
            flat_config[1] =
                (BMI3_SET_BITS(holdtime, BMI3_FLAT_HOLD_TIME, config->hold_time) & BMI3_FLAT_HOLD_TIME_MASK) >> 8;
 8001d2a:	8abb      	ldrh	r3, [r7, #20]
 8001d2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	88db      	ldrh	r3, [r3, #6]
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	121b      	asrs	r3, r3, #8
            flat_config[1] =
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            flat_config[2] = BMI3_SET_BIT_POS0(flat_config[2], BMI3_FLAT_SLOPE_THRES, config->slope_thres);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	891b      	ldrh	r3, [r3, #8]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	73bb      	strb	r3, [r7, #14]

            /* Set hysteresis */
            hyst = ((uint16_t)flat_config[3] << 8);
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	021b      	lsls	r3, r3, #8
 8001d4c:	827b      	strh	r3, [r7, #18]
            flat_config[3] = (BMI3_SET_BITS(hyst, BMI3_FLAT_HYST, config->hysteresis) & BMI3_FLAT_HYST_MASK) >> 8;
 8001d4e:	8a7b      	ldrh	r3, [r7, #18]
 8001d50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	889b      	ldrh	r3, [r3, #4]
 8001d58:	021b      	lsls	r3, r3, #8
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	121b      	asrs	r3, r3, #8
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8001d64:	f107 010c 	add.w	r1, r7, #12
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	2204      	movs	r2, #4
 8001d6c:	2042      	movs	r0, #66	@ 0x42
 8001d6e:	f7ff f988 	bl	8001082 <bmi3_set_regs>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]
 8001d76:	e001      	b.n	8001d7c <set_flat_config+0xcc>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001d78:	23ff      	movs	r3, #255	@ 0xff
 8001d7a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001d7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t set_sig_motion_config(const struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 8001d92:	230d      	movs	r3, #13
 8001d94:	833b      	strh	r3, [r7, #24]

    /* Array to define the feature configuration */
    uint8_t sig_mot_config[6] = { 0 };
 8001d96:	f107 0310 	add.w	r3, r7, #16
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	809a      	strh	r2, [r3, #4]

    struct bmi3_accel_config acc_config = { 0 };
 8001da0:	f107 0308 	add.w	r3, r7, #8
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	711a      	strb	r2, [r3, #4]

    uint16_t block_size, p2p_min, mcr_min, p2p_max, mcr_max;

    if (config != NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 80a2 	beq.w	8001ef6 <set_sig_motion_config+0x16e>
    {
        rslt = get_accel_config(&acc_config, dev);
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	6839      	ldr	r1, [r7, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fc1f 	bl	80015fc <get_accel_config>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8001dc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10c      	bne.n	8001de6 <set_sig_motion_config+0x5e>
 8001dcc:	7abb      	ldrb	r3, [r7, #10]
 8001dce:	2b03      	cmp	r3, #3
 8001dd0:	d109      	bne.n	8001de6 <set_sig_motion_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 8001dd2:	7a3b      	ldrb	r3, [r7, #8]
 8001dd4:	2b06      	cmp	r3, #6
 8001dd6:	d903      	bls.n	8001de0 <set_sig_motion_config+0x58>
            {
                rslt = BMI3_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001dde:	e002      	b.n	8001de6 <set_sig_motion_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 8001de0:	23fc      	movs	r3, #252	@ 0xfc
 8001de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8001de6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f040 8086 	bne.w	8001efc <set_sig_motion_config+0x174>
        {
            /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001df0:	f107 0118 	add.w	r1, r7, #24
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2202      	movs	r2, #2
 8001df8:	2041      	movs	r0, #65	@ 0x41
 8001dfa:	f7ff f942 	bl	8001082 <bmi3_set_regs>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8001e04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d177      	bne.n	8001efc <set_sig_motion_config+0x174>
            {
                /* Set block size for lsb 8 bits */
                sig_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[0],
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	743b      	strb	r3, [r7, #16]
                                                               BMI3_SIG_BLOCK_SIZE,
                                                               config->block_size);

                block_size = ((uint16_t)sig_mot_config[1] << 8);
 8001e14:	7c7b      	ldrb	r3, [r7, #17]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set block size for msb 8 bits */
                sig_mot_config[1] =
                    (BMI3_SET_BIT_POS0(block_size, BMI3_SIG_BLOCK_SIZE,
 8001e1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001e1c:	0c1b      	lsrs	r3, r3, #16
 8001e1e:	041b      	lsls	r3, r3, #16
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	8812      	ldrh	r2, [r2, #0]
 8001e24:	4313      	orrs	r3, r2
                                       config->block_size) & BMI3_SIG_BLOCK_SIZE_MASK) >> 8;
 8001e26:	121b      	asrs	r3, r3, #8
                sig_mot_config[1] =
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	747b      	strb	r3, [r7, #17]

                /* Set peak to peak minimum for lsb 8 bits */
                sig_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[2],
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	885b      	ldrh	r3, [r3, #2]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	74bb      	strb	r3, [r7, #18]
                                                               BMI3_SIG_P2P_MIN,
                                                               config->peak_2_peak_min);

                p2p_min = ((uint16_t)sig_mot_config[3] << 8);
 8001e34:	7cfb      	ldrb	r3, [r7, #19]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set peak to peak minimum for msb 8 bits */
                sig_mot_config[3] =
                    (BMI3_SET_BIT_POS0(p2p_min, BMI3_SIG_P2P_MIN,
 8001e3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e3c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e40:	f023 0303 	bic.w	r3, r3, #3
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	8852      	ldrh	r2, [r2, #2]
 8001e48:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001e4c:	4313      	orrs	r3, r2
                                       config->peak_2_peak_min) & BMI3_SIG_P2P_MIN_MASK) >> 8;
 8001e4e:	121b      	asrs	r3, r3, #8
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	b2db      	uxtb	r3, r3
                sig_mot_config[3] =
 8001e58:	74fb      	strb	r3, [r7, #19]

                mcr_min = ((uint16_t)sig_mot_config[3] << 8);
 8001e5a:	7cfb      	ldrb	r3, [r7, #19]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	843b      	strh	r3, [r7, #32]

                /* Set mcr minimum */
                sig_mot_config[3] |=
 8001e60:	7cfb      	ldrb	r3, [r7, #19]
 8001e62:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(mcr_min, BMI3_SIG_MCR_MIN, config->mcr_min) & BMI3_SIG_MCR_MIN_MASK) >> 8;
 8001e64:	8c3b      	ldrh	r3, [r7, #32]
 8001e66:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	791b      	ldrb	r3, [r3, #4]
 8001e6e:	029b      	lsls	r3, r3, #10
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	430b      	orrs	r3, r1
 8001e74:	121b      	asrs	r3, r3, #8
 8001e76:	b25b      	sxtb	r3, r3
 8001e78:	f023 0303 	bic.w	r3, r3, #3
 8001e7c:	b25b      	sxtb	r3, r3
                sig_mot_config[3] |=
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	b25b      	sxtb	r3, r3
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	74fb      	strb	r3, [r7, #19]

                /* Set peak to peak maximum for lsb 8 bits */
                sig_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[4],
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	88db      	ldrh	r3, [r3, #6]
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	753b      	strb	r3, [r7, #20]
                                                               BMI3_SIG_P2P_MAX,
                                                               config->peak_2_peak_max);

                p2p_max = ((uint16_t)sig_mot_config[5] << 8);
 8001e8e:	7d7b      	ldrb	r3, [r7, #21]
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	83fb      	strh	r3, [r7, #30]

                /* Set peak to peak maximum for msb 8 bits */
                sig_mot_config[5] =
                    (BMI3_SET_BIT_POS0(p2p_max, BMI3_SIG_P2P_MAX,
 8001e94:	8bfb      	ldrh	r3, [r7, #30]
 8001e96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001e9a:	f023 0303 	bic.w	r3, r3, #3
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	88d2      	ldrh	r2, [r2, #6]
 8001ea2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ea6:	4313      	orrs	r3, r2
                                       config->peak_2_peak_max) & BMI3_SIG_P2P_MAX_MASK) >> 8;
 8001ea8:	121b      	asrs	r3, r3, #8
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	f003 0303 	and.w	r3, r3, #3
 8001eb0:	b2db      	uxtb	r3, r3
                sig_mot_config[5] =
 8001eb2:	757b      	strb	r3, [r7, #21]

                mcr_max = ((uint16_t)sig_mot_config[5] << 8);
 8001eb4:	7d7b      	ldrb	r3, [r7, #21]
 8001eb6:	021b      	lsls	r3, r3, #8
 8001eb8:	83bb      	strh	r3, [r7, #28]

                /* Set mcr maximum */
                sig_mot_config[5] |= (BMI3_SET_BITS(mcr_max, BMI3_MCR_MAX, config->mcr_max) & BMI3_MCR_MAX_MASK) >> 8;
 8001eba:	7d7b      	ldrb	r3, [r7, #21]
 8001ebc:	b25a      	sxtb	r2, r3
 8001ebe:	8bbb      	ldrh	r3, [r7, #28]
 8001ec0:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7a1b      	ldrb	r3, [r3, #8]
 8001ec8:	029b      	lsls	r3, r3, #10
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	121b      	asrs	r3, r3, #8
 8001ed0:	b25b      	sxtb	r3, r3
 8001ed2:	f023 0303 	bic.w	r3, r3, #3
 8001ed6:	b25b      	sxtb	r3, r3
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	b25b      	sxtb	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	757b      	strb	r3, [r7, #21]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 8001ee0:	f107 0110 	add.w	r1, r7, #16
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2206      	movs	r2, #6
 8001ee8:	2042      	movs	r0, #66	@ 0x42
 8001eea:	f7ff f8ca 	bl	8001082 <bmi3_set_regs>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ef4:	e002      	b.n	8001efc <set_sig_motion_config+0x174>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001ef6:	23ff      	movs	r3, #255	@ 0xff
 8001ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8001efc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3728      	adds	r7, #40	@ 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <set_tilt_config>:
/*!
 * @brief This internal API sets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t set_tilt_config(const struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 8001f12:	2321      	movs	r3, #33	@ 0x21
 8001f14:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]

    uint16_t min_tilt_angle, beta_acc_mean;

    if (config != NULL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d038      	beq.n	8001f92 <set_tilt_config+0x8a>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001f20:	f107 0110 	add.w	r1, r7, #16
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	2202      	movs	r2, #2
 8001f28:	2041      	movs	r0, #65	@ 0x41
 8001f2a:	f7ff f8aa 	bl	8001082 <bmi3_set_regs>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d12d      	bne.n	8001f96 <set_tilt_config+0x8e>
        {
            /* Set segment size */
            tilt_config[0] = BMI3_SET_BIT_POS0(tilt_config[0], BMI3_TILT_SEGMENT_SIZE, config->segment_size);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	733b      	strb	r3, [r7, #12]

            min_tilt_angle = ((uint16_t)tilt_config[1] << 8);
 8001f42:	7b7b      	ldrb	r3, [r7, #13]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	82bb      	strh	r3, [r7, #20]

            /* Set minimum tilt angle */
            tilt_config[1] =
                (BMI3_SET_BITS(min_tilt_angle, BMI3_TILT_MIN_TILT_ANGLE,
 8001f48:	8abb      	ldrh	r3, [r7, #20]
 8001f4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	885b      	ldrh	r3, [r3, #2]
 8001f52:	021b      	lsls	r3, r3, #8
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4313      	orrs	r3, r2
                               config->min_tilt_angle) & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> 8;
 8001f58:	121b      	asrs	r3, r3, #8
            tilt_config[1] =
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	737b      	strb	r3, [r7, #13]

            /* Set beta accel mean for lsb 8 bits */
            tilt_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tilt_config[2], BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	889b      	ldrh	r3, [r3, #4]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	73bb      	strb	r3, [r7, #14]

            beta_acc_mean = ((uint16_t)tilt_config[3] << 8);
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	827b      	strh	r3, [r7, #18]

            /* Set beta accel mean for msb 8 bits */
            tilt_config[3] =
                (BMI3_SET_BIT_POS0(beta_acc_mean, BMI3_TILT_BETA_ACC_MEAN,
 8001f6c:	8a7b      	ldrh	r3, [r7, #18]
 8001f6e:	0c1b      	lsrs	r3, r3, #16
 8001f70:	041b      	lsls	r3, r3, #16
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	8892      	ldrh	r2, [r2, #4]
 8001f76:	4313      	orrs	r3, r2
                                   config->beta_acc_mean) & BMI3_TILT_BETA_ACC_MEAN_MASK) >> 8;
 8001f78:	121b      	asrs	r3, r3, #8
            tilt_config[3] =
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 8001f7e:	f107 010c 	add.w	r1, r7, #12
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2204      	movs	r2, #4
 8001f86:	2042      	movs	r0, #66	@ 0x42
 8001f88:	f7ff f87b 	bl	8001082 <bmi3_set_regs>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	75fb      	strb	r3, [r7, #23]
 8001f90:	e001      	b.n	8001f96 <set_tilt_config+0x8e>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001f92:	23ff      	movs	r3, #255	@ 0xff
 8001f94:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001f96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <set_orientation_config>:
/*!
 * @brief This internal API sets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t set_orientation_config(const struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 8001fb0:	231c      	movs	r3, #28
 8001fb2:	813b      	strh	r3, [r7, #8]

    uint16_t theta, hysteresis;

    if (config != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 8097 	beq.w	80020ea <set_orientation_config+0x148>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 8001fbc:	f107 0108 	add.w	r1, r7, #8
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	2041      	movs	r0, #65	@ 0x41
 8001fc6:	f7ff f85c 	bl	8001082 <bmi3_set_regs>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	f040 808b 	bne.w	80020ee <set_orientation_config+0x14c>
        {
            /* Set upside down bit */
            orient_config[0] = BMI3_SET_BIT_POS0(orient_config[0], BMI3_ORIENT_UD_EN, config->ud_en);
 8001fd8:	7b3b      	ldrb	r3, [r7, #12]
 8001fda:	b25b      	sxtb	r3, r3
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	b25a      	sxtb	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	b25b      	sxtb	r3, r3
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	b25b      	sxtb	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b25b      	sxtb	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	733b      	strb	r3, [r7, #12]

            /* Set mode */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_MODE, config->mode);
 8001ff6:	7b3b      	ldrb	r3, [r7, #12]
 8001ff8:	b25a      	sxtb	r2, r3
 8001ffa:	7b3b      	ldrb	r3, [r7, #12]
 8001ffc:	b25b      	sxtb	r3, r3
 8001ffe:	f023 0306 	bic.w	r3, r3, #6
 8002002:	b259      	sxtb	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	785b      	ldrb	r3, [r3, #1]
 8002008:	b25b      	sxtb	r3, r3
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	b25b      	sxtb	r3, r3
 800200e:	f003 0306 	and.w	r3, r3, #6
 8002012:	b25b      	sxtb	r3, r3
 8002014:	430b      	orrs	r3, r1
 8002016:	b25b      	sxtb	r3, r3
 8002018:	4313      	orrs	r3, r2
 800201a:	b25b      	sxtb	r3, r3
 800201c:	b2db      	uxtb	r3, r3
 800201e:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_BLOCKING, config->blocking);
 8002020:	7b3b      	ldrb	r3, [r7, #12]
 8002022:	b25a      	sxtb	r2, r3
 8002024:	7b3b      	ldrb	r3, [r7, #12]
 8002026:	b25b      	sxtb	r3, r3
 8002028:	f023 0318 	bic.w	r3, r3, #24
 800202c:	b259      	sxtb	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	789b      	ldrb	r3, [r3, #2]
 8002032:	b25b      	sxtb	r3, r3
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	b25b      	sxtb	r3, r3
 8002038:	f003 0318 	and.w	r3, r3, #24
 800203c:	b25b      	sxtb	r3, r3
 800203e:	430b      	orrs	r3, r1
 8002040:	b25b      	sxtb	r3, r3
 8002042:	4313      	orrs	r3, r2
 8002044:	b25b      	sxtb	r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	733b      	strb	r3, [r7, #12]

            /* Set theta for lsb 8 bits */
            orient_config[0] |= (uint8_t)BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_THETA, config->theta);
 800204a:	7b3a      	ldrb	r2, [r7, #12]
 800204c:	7b3b      	ldrb	r3, [r7, #12]
 800204e:	b25b      	sxtb	r3, r3
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	b259      	sxtb	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	78db      	ldrb	r3, [r3, #3]
 800205a:	b25b      	sxtb	r3, r3
 800205c:	015b      	lsls	r3, r3, #5
 800205e:	b25b      	sxtb	r3, r3
 8002060:	430b      	orrs	r3, r1
 8002062:	b25b      	sxtb	r3, r3
 8002064:	b2db      	uxtb	r3, r3
 8002066:	4313      	orrs	r3, r2
 8002068:	b2db      	uxtb	r3, r3
 800206a:	733b      	strb	r3, [r7, #12]

            theta = ((uint16_t)orient_config[1] << 8);
 800206c:	7b7b      	ldrb	r3, [r7, #13]
 800206e:	021b      	lsls	r3, r3, #8
 8002070:	82bb      	strh	r3, [r7, #20]

            /* Set theta for msb 8 bits */
            orient_config[1] = (BMI3_SET_BITS(theta, BMI3_ORIENT_THETA, config->theta) & BMI3_ORIENT_THETA_MASK) >> 8;
 8002072:	8abb      	ldrh	r3, [r7, #20]
 8002074:	f423 62fc 	bic.w	r2, r3, #2016	@ 0x7e0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	78db      	ldrb	r3, [r3, #3]
 800207c:	015b      	lsls	r3, r3, #5
 800207e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8002082:	4313      	orrs	r3, r2
 8002084:	121b      	asrs	r3, r3, #8
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	b2db      	uxtb	r3, r3
 800208e:	737b      	strb	r3, [r7, #13]

            /* Set hold time */
            orient_config[1] |=
 8002090:	7b7b      	ldrb	r3, [r7, #13]
 8002092:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(orient_config[1], BMI3_ORIENT_HOLD_TIME,
 8002094:	7b7b      	ldrb	r3, [r7, #13]
 8002096:	4619      	mov	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	791b      	ldrb	r3, [r3, #4]
 800209c:	02db      	lsls	r3, r3, #11
 800209e:	b29b      	uxth	r3, r3
 80020a0:	430b      	orrs	r3, r1
                               config->hold_time) & BMI3_ORIENT_HOLD_TIME_MASK) >> 8;
 80020a2:	121b      	asrs	r3, r3, #8
 80020a4:	b25b      	sxtb	r3, r3
 80020a6:	f023 0307 	bic.w	r3, r3, #7
 80020aa:	b25b      	sxtb	r3, r3
            orient_config[1] |=
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            orient_config[2] = BMI3_SET_BIT_POS0(orient_config[2], BMI3_ORIENT_SLOPE_THRES, config->slope_thres);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	799b      	ldrb	r3, [r3, #6]
 80020b8:	73bb      	strb	r3, [r7, #14]

            hysteresis = ((uint16_t)orient_config[3] << 8);
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	827b      	strh	r3, [r7, #18]

            /* Set hysteresis */
            orient_config[3] =
                (BMI3_SET_BITS(hysteresis, BMI3_ORIENT_HYST, config->hysteresis) & BMI3_ORIENT_HYST_MASK) >> 8;
 80020c0:	8a7b      	ldrh	r3, [r7, #18]
 80020c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	795b      	ldrb	r3, [r3, #5]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	121b      	asrs	r3, r3, #8
            orient_config[3] =
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 80020d6:	f107 010c 	add.w	r1, r7, #12
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	2042      	movs	r0, #66	@ 0x42
 80020e0:	f7fe ffcf 	bl	8001082 <bmi3_set_regs>
 80020e4:	4603      	mov	r3, r0
 80020e6:	75fb      	strb	r3, [r7, #23]
 80020e8:	e001      	b.n	80020ee <set_orientation_config+0x14c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80020ea:	23ff      	movs	r3, #255	@ 0xff
 80020ec:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80020ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <set_step_config>:
/*!
 * @brief This internal API sets step counter configurations like water-mark level,
 * reset counter and step counter parameters.
 */
static int8_t set_step_config(const struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b092      	sub	sp, #72	@ 0x48
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 8002104:	2310      	movs	r3, #16
 8002106:	853b      	strh	r3, [r7, #40]	@ 0x28

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 8002108:	f107 0310 	add.w	r3, r7, #16
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
 8002118:	615a      	str	r2, [r3, #20]

    struct bmi3_accel_config acc_config = { 0 };
 800211a:	f107 0308 	add.w	r3, r7, #8
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	711a      	strb	r2, [r3, #4]

    uint16_t watermark, reset_counter, env_min_dist_up, env_coef_up, env_min_dist_down, env_coef_down;
    uint16_t mean_val_decay, mean_step_dur, step_counter_increment, peak_duration_min_running;
    uint16_t activity_detection_threshold, step_duration_window, mcr_threshold;

    if (config != NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 81dc 	beq.w	80024e4 <set_step_config+0x3ea>
    {
        rslt = get_accel_config(&acc_config, dev);
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	6839      	ldr	r1, [r7, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fa62 	bl	80015fc <get_accel_config>
 8002138:	4603      	mov	r3, r0
 800213a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 800213e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10c      	bne.n	8002160 <set_step_config+0x66>
 8002146:	7abb      	ldrb	r3, [r7, #10]
 8002148:	2b03      	cmp	r3, #3
 800214a:	d109      	bne.n	8002160 <set_step_config+0x66>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 800214c:	7a3b      	ldrb	r3, [r7, #8]
 800214e:	2b06      	cmp	r3, #6
 8002150:	d903      	bls.n	800215a <set_step_config+0x60>
            {
                rslt = BMI3_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002158:	e002      	b.n	8002160 <set_step_config+0x66>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 800215a:	23fc      	movs	r3, #252	@ 0xfc
 800215c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        if (rslt == BMI3_OK)
 8002160:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002164:	2b00      	cmp	r3, #0
 8002166:	f040 81c0 	bne.w	80024ea <set_step_config+0x3f0>
        {
            /* Set the step counter base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800216a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2202      	movs	r2, #2
 8002172:	2041      	movs	r0, #65	@ 0x41
 8002174:	f7fe ff85 	bl	8001082 <bmi3_set_regs>
 8002178:	4603      	mov	r3, r0
 800217a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            if (rslt == BMI3_OK)
 800217e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002182:	2b00      	cmp	r3, #0
 8002184:	f040 81b1 	bne.w	80024ea <set_step_config+0x3f0>
            {
                /* Set water-mark for lsb 8 bits */
                step_config[0] =
                    (uint8_t)BMI3_SET_BIT_POS0(step_config[0], BMI3_STEP_WATERMARK, config->watermark_level);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	b2db      	uxtb	r3, r3
                step_config[0] =
 800218e:	743b      	strb	r3, [r7, #16]

                watermark = ((uint16_t)step_config[1] << 8);
 8002190:	7c7b      	ldrb	r3, [r7, #17]
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

                /* Set water-mark for msb 8 bits */
                step_config[1] =
                    (BMI3_SET_BIT_POS0(watermark, BMI3_STEP_WATERMARK,
 8002198:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800219c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80021a0:	f023 0303 	bic.w	r3, r3, #3
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	8812      	ldrh	r2, [r2, #0]
 80021a8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80021ac:	4313      	orrs	r3, r2
                                       config->watermark_level) & BMI3_STEP_WATERMARK_MASK) >> 8;
 80021ae:	121b      	asrs	r3, r3, #8
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	b2db      	uxtb	r3, r3
                step_config[1] =
 80021b8:	747b      	strb	r3, [r7, #17]

                reset_counter = ((uint16_t)step_config[1] << 8);
 80021ba:	7c7b      	ldrb	r3, [r7, #17]
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

                /* Set reset counter */
                step_config[1] |=
 80021c2:	7c7b      	ldrb	r3, [r7, #17]
 80021c4:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(reset_counter, BMI3_STEP_RESET_COUNTER,
 80021c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80021ca:	f423 6180 	bic.w	r1, r3, #1024	@ 0x400
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	885b      	ldrh	r3, [r3, #2]
 80021d2:	029b      	lsls	r3, r3, #10
 80021d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d8:	430b      	orrs	r3, r1
                                   config->reset_counter) & BMI3_STEP_RESET_COUNTER_MASK) >> 8;
 80021da:	121b      	asrs	r3, r3, #8
 80021dc:	b25b      	sxtb	r3, r3
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	b25b      	sxtb	r3, r3
                step_config[1] |=
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	747b      	strb	r3, [r7, #17]

                /* Set env_min_dist_up for lsb 8 bits */
                step_config[2] = (uint8_t)BMI3_SET_BIT_POS0(step_config[2],
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	889b      	ldrh	r3, [r3, #4]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	74bb      	strb	r3, [r7, #18]
                                                            BMI3_STEP_ENV_MIN_DIST_UP,
                                                            config->env_min_dist_up);

                env_min_dist_up = ((uint16_t)step_config[3] << 8);
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	021b      	lsls	r3, r3, #8
 80021f8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                /* Set env_min_dist_up for msb 8 bits */
                step_config[3] =
                    (BMI3_SET_BIT_POS0(env_min_dist_up, BMI3_STEP_ENV_MIN_DIST_UP,
 80021fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002200:	0c1b      	lsrs	r3, r3, #16
 8002202:	041b      	lsls	r3, r3, #16
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	8892      	ldrh	r2, [r2, #4]
 8002208:	4313      	orrs	r3, r2
                                       config->env_min_dist_up) & BMI3_STEP_ENV_MIN_DIST_UP_MASK) >> 8;
 800220a:	121b      	asrs	r3, r3, #8
                step_config[3] =
 800220c:	b2db      	uxtb	r3, r3
 800220e:	74fb      	strb	r3, [r7, #19]

                /* Set env_coef_up for lsb 8 bits */
                step_config[4] = (uint8_t)BMI3_SET_BIT_POS0(step_config[4], BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	88db      	ldrh	r3, [r3, #6]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	753b      	strb	r3, [r7, #20]

                env_coef_up = ((uint16_t)step_config[5] << 8);
 8002218:	7d7b      	ldrb	r3, [r7, #21]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Set env_coef_up for msb 8 bits */
                step_config[5] =
                    (BMI3_SET_BIT_POS0(env_coef_up, BMI3_STEP_ENV_COEF_UP,
 800221e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002220:	0c1b      	lsrs	r3, r3, #16
 8002222:	041b      	lsls	r3, r3, #16
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	88d2      	ldrh	r2, [r2, #6]
 8002228:	4313      	orrs	r3, r2
                                       config->env_coef_up) & BMI3_STEP_ENV_COEF_UP_MASK) >> 8;
 800222a:	121b      	asrs	r3, r3, #8
                step_config[5] =
 800222c:	b2db      	uxtb	r3, r3
 800222e:	757b      	strb	r3, [r7, #21]

                /* Set env_min_dist_down for lsb 8 bits */
                step_config[6] = (uint8_t)BMI3_SET_BIT_POS0(step_config[6],
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	891b      	ldrh	r3, [r3, #8]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	75bb      	strb	r3, [r7, #22]
                                                            BMI3_STEP_ENV_MIN_DIST_DOWN,
                                                            config->env_min_dist_down);

                env_min_dist_down = ((uint16_t)step_config[7] << 8);
 8002238:	7dfb      	ldrb	r3, [r7, #23]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

                /* Set env_min_dist_down for msb 8 bits */
                step_config[7] =
                    (BMI3_SET_BIT_POS0(env_min_dist_down, BMI3_STEP_ENV_MIN_DIST_DOWN,
 800223e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002240:	0c1b      	lsrs	r3, r3, #16
 8002242:	041b      	lsls	r3, r3, #16
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	8912      	ldrh	r2, [r2, #8]
 8002248:	4313      	orrs	r3, r2
                                       config->env_min_dist_down) & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK) >> 8;
 800224a:	121b      	asrs	r3, r3, #8
                step_config[7] =
 800224c:	b2db      	uxtb	r3, r3
 800224e:	75fb      	strb	r3, [r7, #23]

                /* Set env_coef_down for lsb 8 bits */
                step_config[8] = (uint8_t)BMI3_SET_BIT_POS0(step_config[8],
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	895b      	ldrh	r3, [r3, #10]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	763b      	strb	r3, [r7, #24]
                                                            BMI3_STEP_ENV_COEF_DOWN,
                                                            config->env_coef_down);

                env_coef_down = ((uint16_t)step_config[9] << 8);
 8002258:	7e7b      	ldrb	r3, [r7, #25]
 800225a:	021b      	lsls	r3, r3, #8
 800225c:	877b      	strh	r3, [r7, #58]	@ 0x3a

                /* Set env_coef_down for msb 8 bits */
                step_config[9] =
                    (BMI3_SET_BIT_POS0(env_coef_down, BMI3_STEP_ENV_COEF_DOWN,
 800225e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002260:	0c1b      	lsrs	r3, r3, #16
 8002262:	041b      	lsls	r3, r3, #16
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	8952      	ldrh	r2, [r2, #10]
 8002268:	4313      	orrs	r3, r2
                                       config->env_coef_down) & BMI3_STEP_ENV_COEF_DOWN_MASK) >> 8;
 800226a:	121b      	asrs	r3, r3, #8
                step_config[9] =
 800226c:	b2db      	uxtb	r3, r3
 800226e:	767b      	strb	r3, [r7, #25]

                /* Set mean_val_decay for lsb 8 bits */
                step_config[10] = (uint8_t)BMI3_SET_BIT_POS0(step_config[10],
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	899b      	ldrh	r3, [r3, #12]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	76bb      	strb	r3, [r7, #26]
                                                             BMI3_STEP_MEAN_VAL_DECAY,
                                                             config->mean_val_decay);

                mean_val_decay = ((uint16_t)step_config[11] << 8);
 8002278:	7efb      	ldrb	r3, [r7, #27]
 800227a:	021b      	lsls	r3, r3, #8
 800227c:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Set mean_val_decay for msb 8 bits */
                step_config[11] =
                    (BMI3_SET_BIT_POS0(mean_val_decay, BMI3_STEP_MEAN_VAL_DECAY,
 800227e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002280:	0c1b      	lsrs	r3, r3, #16
 8002282:	041b      	lsls	r3, r3, #16
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	8992      	ldrh	r2, [r2, #12]
 8002288:	4313      	orrs	r3, r2
                                       config->mean_val_decay) & BMI3_STEP_MEAN_VAL_DECAY_MASK) >> 8;
 800228a:	121b      	asrs	r3, r3, #8
                step_config[11] =
 800228c:	b2db      	uxtb	r3, r3
 800228e:	76fb      	strb	r3, [r7, #27]

                /* Set mean_step_dur for lsb 8 bits */
                step_config[12] = (uint8_t)BMI3_SET_BIT_POS0(step_config[12],
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	89db      	ldrh	r3, [r3, #14]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	773b      	strb	r3, [r7, #28]
                                                             BMI3_STEP_MEAN_STEP_DUR,
                                                             config->mean_step_dur);

                mean_step_dur = ((uint16_t)step_config[13] << 8);
 8002298:	7f7b      	ldrb	r3, [r7, #29]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	86fb      	strh	r3, [r7, #54]	@ 0x36

                /* Set mean_step_dur for msb 8 bits */
                step_config[13] =
                    (BMI3_SET_BIT_POS0(mean_step_dur, BMI3_STEP_MEAN_STEP_DUR,
 800229e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80022a0:	0c1b      	lsrs	r3, r3, #16
 80022a2:	041b      	lsls	r3, r3, #16
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	89d2      	ldrh	r2, [r2, #14]
 80022a8:	4313      	orrs	r3, r2
                                       config->mean_step_dur) & BMI3_STEP_MEAN_STEP_DUR_MASK) >> 8;
 80022aa:	121b      	asrs	r3, r3, #8
                step_config[13] =
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	777b      	strb	r3, [r7, #29]

                /* Set step buffer size */
                step_config[14] = BMI3_SET_BIT_POS0(step_config[14], BMI3_STEP_BUFFER_SIZE, config->step_buffer_size);
 80022b0:	7fbb      	ldrb	r3, [r7, #30]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	f023 030f 	bic.w	r3, r3, #15
 80022b8:	b25a      	sxtb	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	8a1b      	ldrh	r3, [r3, #16]
 80022be:	b25b      	sxtb	r3, r3
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	b25b      	sxtb	r3, r3
 80022c6:	4313      	orrs	r3, r2
 80022c8:	b25b      	sxtb	r3, r3
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	77bb      	strb	r3, [r7, #30]

                /* Set filter cascade */
                step_config[14] |= BMI3_SET_BITS(step_config[14],
 80022ce:	7fbb      	ldrb	r3, [r7, #30]
 80022d0:	b25a      	sxtb	r2, r3
 80022d2:	7fbb      	ldrb	r3, [r7, #30]
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	f023 0310 	bic.w	r3, r3, #16
 80022da:	b259      	sxtb	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	8a5b      	ldrh	r3, [r3, #18]
 80022e0:	b25b      	sxtb	r3, r3
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	b25b      	sxtb	r3, r3
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	b25b      	sxtb	r3, r3
 80022ec:	430b      	orrs	r3, r1
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	4313      	orrs	r3, r2
 80022f2:	b25b      	sxtb	r3, r3
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	77bb      	strb	r3, [r7, #30]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED,
                                                 config->filter_cascade_enabled);

                /* Set step_counter_increment for lsb 8 bits */
                step_config[14] |= (uint8_t)BMI3_SET_BITS(step_config[14],
 80022f8:	7fba      	ldrb	r2, [r7, #30]
 80022fa:	7fbb      	ldrb	r3, [r7, #30]
 80022fc:	b25b      	sxtb	r3, r3
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	b259      	sxtb	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	8a9b      	ldrh	r3, [r3, #20]
 8002308:	b25b      	sxtb	r3, r3
 800230a:	015b      	lsls	r3, r3, #5
 800230c:	b25b      	sxtb	r3, r3
 800230e:	430b      	orrs	r3, r1
 8002310:	b25b      	sxtb	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	b2db      	uxtb	r3, r3
 8002318:	77bb      	strb	r3, [r7, #30]
                                                          BMI3_STEP_COUNTER_INCREMENT,
                                                          config->step_counter_increment);

                step_counter_increment = ((uint16_t)step_config[15] << 8);
 800231a:	7ffb      	ldrb	r3, [r7, #31]
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	86bb      	strh	r3, [r7, #52]	@ 0x34

                /* Set step_counter_increment for msb 8 bits */
                step_config[15] =
                    (BMI3_SET_BITS(step_counter_increment, BMI3_STEP_COUNTER_INCREMENT,
 8002320:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002322:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002326:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	8a92      	ldrh	r2, [r2, #20]
 800232e:	0152      	lsls	r2, r2, #5
 8002330:	b292      	uxth	r2, r2
 8002332:	4313      	orrs	r3, r2
                                   config->step_counter_increment) & BMI3_STEP_COUNTER_INCREMENT_MASK) >> 8;
 8002334:	121b      	asrs	r3, r3, #8
                step_config[15] =
 8002336:	b2db      	uxtb	r3, r3
 8002338:	77fb      	strb	r3, [r7, #31]

                /* Set peak_duration_min_walking for lsb 8 bits */
                step_config[16] = BMI3_SET_BIT_POS0(step_config[16],
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	8adb      	ldrh	r3, [r3, #22]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f887 3020 	strb.w	r3, [r7, #32]
                                                    BMI3_STEP_PEAK_DURATION_MIN_WALKING,
                                                    config->peak_duration_min_walking);

                peak_duration_min_running = ((uint16_t)step_config[17] << 8);
 8002344:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	867b      	strh	r3, [r7, #50]	@ 0x32

                /* Set peak_duration_min_walking for msb 8 bits */
                step_config[17] =
                    (BMI3_SET_BITS(peak_duration_min_running, BMI3_STEP_PEAK_DURATION_MIN_RUNNING,
 800234c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800234e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	8b1b      	ldrh	r3, [r3, #24]
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	b29b      	uxth	r3, r3
 800235a:	4313      	orrs	r3, r2
                                   config->peak_duration_min_running) & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >> 8;
 800235c:	121b      	asrs	r3, r3, #8
                step_config[17] =
 800235e:	b2db      	uxtb	r3, r3
 8002360:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                /* Set activity detection fsctor */
                step_config[18] = BMI3_SET_BIT_POS0(step_config[18],
 8002364:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002368:	b25b      	sxtb	r3, r3
 800236a:	f023 030f 	bic.w	r3, r3, #15
 800236e:	b25a      	sxtb	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	8b5b      	ldrh	r3, [r3, #26]
 8002374:	b25b      	sxtb	r3, r3
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	b25b      	sxtb	r3, r3
 800237c:	4313      	orrs	r3, r2
 800237e:	b25b      	sxtb	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                    BMI3_STEP_ACTIVITY_DETECTION_FACTOR,
                                                    config->activity_detection_factor);

                /* Set activity_detection_threshold for lsb 8 bits */
                step_config[18] |= (uint8_t)BMI3_SET_BITS(step_config[18],
 8002386:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800238a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800238e:	b25b      	sxtb	r3, r3
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	b259      	sxtb	r1, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	8b9b      	ldrh	r3, [r3, #28]
 800239a:	b25b      	sxtb	r3, r3
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	b25b      	sxtb	r3, r3
 80023a0:	430b      	orrs	r3, r1
 80023a2:	b25b      	sxtb	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	4313      	orrs	r3, r2
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

                activity_detection_threshold = ((uint16_t)step_config[19] << 8);
 80023ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	863b      	strh	r3, [r7, #48]	@ 0x30

                /* Set activity_detection_threshold for msb 8 bits */
                step_config[19] =
                    (BMI3_SET_BITS(activity_detection_threshold, BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
 80023b6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80023b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80023bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	8b92      	ldrh	r2, [r2, #28]
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b292      	uxth	r2, r2
 80023c8:	4313      	orrs	r3, r2
                                   config->activity_detection_thres) & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 80023ca:	121b      	asrs	r3, r3, #8
                step_config[19] =
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    8;

                /* Set maximum step duration */
                step_config[20] = BMI3_SET_BIT_POS0(step_config[20], BMI3_STEP_DURATION_MAX, config->step_duration_max);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	8bdb      	ldrh	r3, [r3, #30]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                step_duration_window = ((uint16_t)step_config[21] << 8);
 80023dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80023e0:	021b      	lsls	r3, r3, #8
 80023e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

                /* Set step duration window */
                step_config[21] =
                    (BMI3_SET_BITS(step_duration_window, BMI3_STEP_DURATION_WINDOW,
 80023e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80023e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	8c1b      	ldrh	r3, [r3, #32]
 80023ee:	021b      	lsls	r3, r3, #8
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4313      	orrs	r3, r2
                                   config->step_duration_window) & BMI3_STEP_DURATION_WINDOW_MASK) >> 8;
 80023f4:	121b      	asrs	r3, r3, #8
                step_config[21] =
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                step_config[22] = BMI3_SET_BIT_POS0(step_config[22],
 80023fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002400:	b25b      	sxtb	r3, r3
 8002402:	f023 0301 	bic.w	r3, r3, #1
 8002406:	b25a      	sxtb	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800240c:	b25b      	sxtb	r3, r3
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	b25b      	sxtb	r3, r3
 8002414:	4313      	orrs	r3, r2
 8002416:	b25b      	sxtb	r3, r3
 8002418:	b2db      	uxtb	r3, r3
 800241a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                    BMI3_STEP_DURATION_PP_ENABLED,
                                                    config->step_duration_pp_enabled);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 800241e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002422:	b25a      	sxtb	r2, r3
 8002424:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002428:	b25b      	sxtb	r3, r3
 800242a:	f023 030e 	bic.w	r3, r3, #14
 800242e:	b259      	sxtb	r1, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002434:	b25b      	sxtb	r3, r3
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	b25b      	sxtb	r3, r3
 800243a:	f003 030e 	and.w	r3, r3, #14
 800243e:	b25b      	sxtb	r3, r3
 8002440:	430b      	orrs	r3, r1
 8002442:	b25b      	sxtb	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b25b      	sxtb	r3, r3
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_DURATION_THRESHOLD,
                                                 config->step_duration_thres);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 800244e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002452:	b25a      	sxtb	r2, r3
 8002454:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002458:	b25b      	sxtb	r3, r3
 800245a:	f023 0310 	bic.w	r3, r3, #16
 800245e:	b259      	sxtb	r1, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002464:	b25b      	sxtb	r3, r3
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	b25b      	sxtb	r3, r3
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	b25b      	sxtb	r3, r3
 8002470:	430b      	orrs	r3, r1
 8002472:	b25b      	sxtb	r3, r3
 8002474:	4313      	orrs	r3, r2
 8002476:	b25b      	sxtb	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_MEAN_CROSSING_PP_ENABLED,
                                                 config->mean_crossing_pp_enabled);

                /* Set mcr_threshold for lsb 8 bits */
                step_config[22] |= (uint8_t)BMI3_SET_BITS(step_config[22],
 800247e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002482:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002486:	b25b      	sxtb	r3, r3
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	b259      	sxtb	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002492:	b25b      	sxtb	r3, r3
 8002494:	015b      	lsls	r3, r3, #5
 8002496:	b25b      	sxtb	r3, r3
 8002498:	430b      	orrs	r3, r1
 800249a:	b25b      	sxtb	r3, r3
 800249c:	b2db      	uxtb	r3, r3
 800249e:	4313      	orrs	r3, r2
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                          BMI3_STEP_MCR_THRESHOLD,
                                                          config->mcr_threshold);

                mcr_threshold = ((uint16_t)step_config[23] << 8);
 80024a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	85bb      	strh	r3, [r7, #44]	@ 0x2c

                /* Set mcr_threshold for msb 8 bits */
                step_config[23] =
                    (BMI3_SET_BITS(mcr_threshold, BMI3_STEP_MCR_THRESHOLD,
 80024ae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80024b0:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b8:	015b      	lsls	r3, r3, #5
 80024ba:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 80024be:	4313      	orrs	r3, r2
                                   config->mcr_threshold) & BMI3_STEP_MCR_THRESHOLD_MASK) >> 8;
 80024c0:	121b      	asrs	r3, r3, #8
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	b2db      	uxtb	r3, r3
                step_config[23] =
 80024ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                /* Set the configuration back to feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 80024ce:	f107 0110 	add.w	r1, r7, #16
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	2218      	movs	r2, #24
 80024d6:	2042      	movs	r0, #66	@ 0x42
 80024d8:	f7fe fdd3 	bl	8001082 <bmi3_set_regs>
 80024dc:	4603      	mov	r3, r0
 80024de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80024e2:	e002      	b.n	80024ea <set_step_config+0x3f0>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80024e4:	23ff      	movs	r3, #255	@ 0xff
 80024e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80024ea:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3748      	adds	r7, #72	@ 0x48
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <set_tap_config>:
 * @brief This internal API sets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t set_tap_config(const struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b08a      	sub	sp, #40	@ 0x28
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 8002500:	f107 0318 	add.w	r3, r7, #24
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of tap feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 800250a:	231e      	movs	r3, #30
 800250c:	82bb      	strh	r3, [r7, #20]

    struct bmi3_accel_config acc_config = { 0 };
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	711a      	strb	r2, [r3, #4]

    uint16_t tap_peak_thres, max_gest_dur, min_quite_dur_between_taps, quite_time_after_gest;

    if (config != NULL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8100 	beq.w	8002720 <set_tap_config+0x22a>
    {
        rslt = get_accel_config(&acc_config, dev);
 8002520:	f107 030c 	add.w	r3, r7, #12
 8002524:	6839      	ldr	r1, [r7, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff f868 	bl	80015fc <get_accel_config>
 800252c:	4603      	mov	r3, r0
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8002532:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10c      	bne.n	8002554 <set_tap_config+0x5e>
 800253a:	7bbb      	ldrb	r3, [r7, #14]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d109      	bne.n	8002554 <set_tap_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_200HZ)
 8002540:	7b3b      	ldrb	r3, [r7, #12]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d903      	bls.n	800254e <set_tap_config+0x58>
            {
                rslt = BMI3_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800254c:	e002      	b.n	8002554 <set_tap_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 800254e:	23fc      	movs	r3, #252	@ 0xfc
 8002550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8002554:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002558:	2b00      	cmp	r3, #0
 800255a:	f040 80e4 	bne.w	8002726 <set_tap_config+0x230>
        {
            /* Set the tap base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 800255e:	f107 0114 	add.w	r1, r7, #20
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	2202      	movs	r2, #2
 8002566:	2041      	movs	r0, #65	@ 0x41
 8002568:	f7fe fd8b 	bl	8001082 <bmi3_set_regs>
 800256c:	4603      	mov	r3, r0
 800256e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8002572:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 80d5 	bne.w	8002726 <set_tap_config+0x230>
            {
                /* Set axis_sel */
                tap_config[0] = BMI3_SET_BIT_POS0(tap_config[0], BMI3_TAP_AXIS_SEL, config->axis_sel);
 800257c:	7e3b      	ldrb	r3, [r7, #24]
 800257e:	b25b      	sxtb	r3, r3
 8002580:	f023 0303 	bic.w	r3, r3, #3
 8002584:	b25a      	sxtb	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b25b      	sxtb	r3, r3
 800258c:	f003 0303 	and.w	r3, r3, #3
 8002590:	b25b      	sxtb	r3, r3
 8002592:	4313      	orrs	r3, r2
 8002594:	b25b      	sxtb	r3, r3
 8002596:	b2db      	uxtb	r3, r3
 8002598:	763b      	strb	r3, [r7, #24]

                /* Set wait for time out */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_WAIT_FR_TIME_OUT, config->wait_for_timeout);
 800259a:	7e3b      	ldrb	r3, [r7, #24]
 800259c:	b25a      	sxtb	r2, r3
 800259e:	7e3b      	ldrb	r3, [r7, #24]
 80025a0:	b25b      	sxtb	r3, r3
 80025a2:	f023 0304 	bic.w	r3, r3, #4
 80025a6:	b259      	sxtb	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	785b      	ldrb	r3, [r3, #1]
 80025ac:	b25b      	sxtb	r3, r3
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	b25b      	sxtb	r3, r3
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	430b      	orrs	r3, r1
 80025ba:	b25b      	sxtb	r3, r3
 80025bc:	4313      	orrs	r3, r2
 80025be:	b25b      	sxtb	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	763b      	strb	r3, [r7, #24]

                /* Set maximum peaks for tap */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MAX_PEAKS, config->max_peaks_for_tap);
 80025c4:	7e3b      	ldrb	r3, [r7, #24]
 80025c6:	b25a      	sxtb	r2, r3
 80025c8:	7e3b      	ldrb	r3, [r7, #24]
 80025ca:	b25b      	sxtb	r3, r3
 80025cc:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80025d0:	b259      	sxtb	r1, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	789b      	ldrb	r3, [r3, #2]
 80025d6:	b25b      	sxtb	r3, r3
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025e0:	b25b      	sxtb	r3, r3
 80025e2:	430b      	orrs	r3, r1
 80025e4:	b25b      	sxtb	r3, r3
 80025e6:	4313      	orrs	r3, r2
 80025e8:	b25b      	sxtb	r3, r3
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	763b      	strb	r3, [r7, #24]

                /* Set mode */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MODE, config->mode);
 80025ee:	7e3b      	ldrb	r3, [r7, #24]
 80025f0:	b25a      	sxtb	r2, r3
 80025f2:	7e3b      	ldrb	r3, [r7, #24]
 80025f4:	b25b      	sxtb	r3, r3
 80025f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025fa:	b259      	sxtb	r1, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	78db      	ldrb	r3, [r3, #3]
 8002600:	b25b      	sxtb	r3, r3
 8002602:	019b      	lsls	r3, r3, #6
 8002604:	b25b      	sxtb	r3, r3
 8002606:	430b      	orrs	r3, r1
 8002608:	b25b      	sxtb	r3, r3
 800260a:	4313      	orrs	r3, r2
 800260c:	b25b      	sxtb	r3, r3
 800260e:	b2db      	uxtb	r3, r3
 8002610:	763b      	strb	r3, [r7, #24]

                /* Set peak threshold first byte in word */
                tap_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tap_config[2], BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	889b      	ldrh	r3, [r3, #4]
 8002616:	b2db      	uxtb	r3, r3
 8002618:	76bb      	strb	r3, [r7, #26]

                /* Left shift by 8 times so that we can set rest of the values of tap peak threshold conf in word */
                tap_peak_thres = ((uint16_t)tap_config[3] << 8);
 800261a:	7efb      	ldrb	r3, [r7, #27]
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set peak threshold second byte in word */
                tap_config[3] =
                    (BMI3_SET_BIT_POS0(tap_peak_thres, BMI3_TAP_PEAK_THRES,
 8002620:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002622:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002626:	f023 0303 	bic.w	r3, r3, #3
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	8892      	ldrh	r2, [r2, #4]
 800262e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002632:	4313      	orrs	r3, r2
                                       config->tap_peak_thres) & BMI3_TAP_PEAK_THRES_MASK) >> 8;
 8002634:	121b      	asrs	r3, r3, #8
 8002636:	b2db      	uxtb	r3, r3
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	b2db      	uxtb	r3, r3
                tap_config[3] =
 800263e:	76fb      	strb	r3, [r7, #27]

                max_gest_dur = ((uint16_t)tap_config[3] << 8);
 8002640:	7efb      	ldrb	r3, [r7, #27]
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set max gesture duration */
                tap_config[3] |=
 8002646:	7efb      	ldrb	r3, [r7, #27]
 8002648:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(max_gest_dur, BMI3_TAP_MAX_GEST_DUR,
 800264a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800264c:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	799b      	ldrb	r3, [r3, #6]
 8002654:	029b      	lsls	r3, r3, #10
 8002656:	b29b      	uxth	r3, r3
 8002658:	430b      	orrs	r3, r1
                                   config->max_gest_dur) & BMI3_TAP_MAX_GEST_DUR_MASK) >> 8;
 800265a:	121b      	asrs	r3, r3, #8
 800265c:	b25b      	sxtb	r3, r3
 800265e:	f023 0303 	bic.w	r3, r3, #3
 8002662:	b25b      	sxtb	r3, r3
                tap_config[3] |=
 8002664:	4313      	orrs	r3, r2
 8002666:	b25b      	sxtb	r3, r3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	76fb      	strb	r3, [r7, #27]

                /* Set max duration between peaks */
                tap_config[4] =
                    (BMI3_SET_BIT_POS0(tap_config[4], BMI3_TAP_MAX_DUR_BW_PEAKS,
 800266c:	7f3b      	ldrb	r3, [r7, #28]
 800266e:	b25b      	sxtb	r3, r3
 8002670:	f023 030f 	bic.w	r3, r3, #15
 8002674:	b25a      	sxtb	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	79db      	ldrb	r3, [r3, #7]
 800267a:	b25b      	sxtb	r3, r3
 800267c:	f003 030f 	and.w	r3, r3, #15
 8002680:	b25b      	sxtb	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	b25b      	sxtb	r3, r3
                                       config->max_dur_between_peaks) & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK);
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 030f 	and.w	r3, r3, #15
 800268c:	b2db      	uxtb	r3, r3
                tap_config[4] =
 800268e:	773b      	strb	r3, [r7, #28]

                /* Set shock settling duration */
                tap_config[4] |=
 8002690:	7f3b      	ldrb	r3, [r7, #28]
 8002692:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(tap_config[4], BMI3_TAP_SHOCK_SETT_DUR,
 8002694:	7f3b      	ldrb	r3, [r7, #28]
 8002696:	b25b      	sxtb	r3, r3
 8002698:	f003 030f 	and.w	r3, r3, #15
 800269c:	b259      	sxtb	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7a1b      	ldrb	r3, [r3, #8]
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	b25b      	sxtb	r3, r3
 80026a8:	430b      	orrs	r3, r1
 80026aa:	b25b      	sxtb	r3, r3
                                   config->tap_shock_settling_dur) & BMI3_TAP_SHOCK_SETT_DUR_MASK);
 80026ac:	f023 030f 	bic.w	r3, r3, #15
 80026b0:	b25b      	sxtb	r3, r3
                tap_config[4] |=
 80026b2:	4313      	orrs	r3, r2
 80026b4:	b25b      	sxtb	r3, r3
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	773b      	strb	r3, [r7, #28]

                min_quite_dur_between_taps = ((uint16_t)tap_config[5] << 8);
 80026ba:	7f7b      	ldrb	r3, [r7, #29]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	843b      	strh	r3, [r7, #32]

                /* Set quite duration between taps */
                tap_config[5] =
                    (BMI3_SET_BITS(min_quite_dur_between_taps, BMI3_TAP_MIN_QUITE_DUR_BW_TAPS,
 80026c0:	8c3b      	ldrh	r3, [r7, #32]
 80026c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	7a5b      	ldrb	r3, [r3, #9]
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80026d0:	4313      	orrs	r3, r2
                                   config->min_quite_dur_between_taps) & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >> 8;
 80026d2:	121b      	asrs	r3, r3, #8
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	b2db      	uxtb	r3, r3
                tap_config[5] =
 80026dc:	777b      	strb	r3, [r7, #29]

                quite_time_after_gest = ((uint16_t)tap_config[5] << 8);
 80026de:	7f7b      	ldrb	r3, [r7, #29]
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	83fb      	strh	r3, [r7, #30]

                /* Set quite time after gesture */
                tap_config[5] |=
 80026e4:	7f7b      	ldrb	r3, [r7, #29]
 80026e6:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(quite_time_after_gest, BMI3_TAP_QUITE_TIME_AFTR_GEST,
 80026e8:	8bfb      	ldrh	r3, [r7, #30]
 80026ea:	f423 4170 	bic.w	r1, r3, #61440	@ 0xf000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	7a9b      	ldrb	r3, [r3, #10]
 80026f2:	031b      	lsls	r3, r3, #12
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	430b      	orrs	r3, r1
                                   config->quite_time_after_gest) & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >> 8;
 80026f8:	121b      	asrs	r3, r3, #8
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	f023 030f 	bic.w	r3, r3, #15
 8002700:	b25b      	sxtb	r3, r3
                tap_config[5] |=
 8002702:	4313      	orrs	r3, r2
 8002704:	b25b      	sxtb	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	777b      	strb	r3, [r7, #29]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 800270a:	f107 0118 	add.w	r1, r7, #24
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	2206      	movs	r2, #6
 8002712:	2042      	movs	r0, #66	@ 0x42
 8002714:	f7fe fcb5 	bl	8001082 <bmi3_set_regs>
 8002718:	4603      	mov	r3, r0
 800271a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800271e:	e002      	b.n	8002726 <set_tap_config+0x230>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002720:	23ff      	movs	r3, #255	@ 0xff
 8002722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8002726:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800272a:	4618      	mov	r0, r3
 800272c:	3728      	adds	r7, #40	@ 0x28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <set_alternate_accel_config>:
/*!
 * @brief This internal API sets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t set_alternate_accel_config(const struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b086      	sub	sp, #24
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 800273c:	2300      	movs	r3, #0
 800273e:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_acc_odr, alt_acc_avg_num, alt_acc_mode;

    if (config != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d03c      	beq.n	80027c0 <set_alternate_accel_config+0x8e>
    {
        /* Set alternate accelerometer ODR */
        alt_acc_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_ACC_ODR, config->alt_acc_odr);
 8002746:	7b3b      	ldrb	r3, [r7, #12]
 8002748:	b21b      	sxth	r3, r3
 800274a:	f023 030f 	bic.w	r3, r3, #15
 800274e:	b21a      	sxth	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b21b      	sxth	r3, r3
 8002756:	f003 030f 	and.w	r3, r3, #15
 800275a:	b21b      	sxth	r3, r3
 800275c:	4313      	orrs	r3, r2
 800275e:	b21b      	sxth	r3, r3
 8002760:	82bb      	strh	r3, [r7, #20]

        /* Set alternate accelerometer average number of samples */
        alt_acc_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_AVG_NUM, config->alt_acc_avg_num);
 8002762:	7b7b      	ldrb	r3, [r7, #13]
 8002764:	b21a      	sxth	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	789b      	ldrb	r3, [r3, #2]
 800276a:	b21b      	sxth	r3, r3
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	b21b      	sxth	r3, r3
 8002770:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002774:	b21b      	sxth	r3, r3
 8002776:	4313      	orrs	r3, r2
 8002778:	b21b      	sxth	r3, r3
 800277a:	827b      	strh	r3, [r7, #18]

        /* Set alternate accelerometer mode */
        alt_acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_MODE, config->alt_acc_mode);
 800277c:	7b7b      	ldrb	r3, [r7, #13]
 800277e:	b21a      	sxth	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	b21b      	sxth	r3, r3
 8002786:	031b      	lsls	r3, r3, #12
 8002788:	b21b      	sxth	r3, r3
 800278a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800278e:	b21b      	sxth	r3, r3
 8002790:	4313      	orrs	r3, r2
 8002792:	b21b      	sxth	r3, r3
 8002794:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_acc_odr);
 8002796:	8abb      	ldrh	r3, [r7, #20]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_acc_avg_num | alt_acc_mode) >> 8);
 800279c:	8a7a      	ldrh	r2, [r7, #18]
 800279e:	8a3b      	ldrh	r3, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate accel */
        rslt = bmi3_set_regs(BMI3_REG_ALT_ACC_CONF, reg_data, 2, dev);
 80027ac:	f107 010c 	add.w	r1, r7, #12
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	2202      	movs	r2, #2
 80027b4:	2028      	movs	r0, #40	@ 0x28
 80027b6:	f7fe fc64 	bl	8001082 <bmi3_set_regs>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
 80027be:	e001      	b.n	80027c4 <set_alternate_accel_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80027c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <set_alternate_gyro_config>:
/*!
 * @brief This internal API sets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t set_alternate_gyro_config(const struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80027da:	2300      	movs	r3, #0
 80027dc:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_gyro_odr, alt_gyro_avg_num, alt_gyro_mode;

    if (config != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d03c      	beq.n	800285e <set_alternate_gyro_config+0x8e>
    {
        /* Set alternate gyro ODR */
        alt_gyro_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_GYR_ODR, config->alt_gyro_odr);
 80027e4:	7b3b      	ldrb	r3, [r7, #12]
 80027e6:	b21b      	sxth	r3, r3
 80027e8:	f023 030f 	bic.w	r3, r3, #15
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	f003 030f 	and.w	r3, r3, #15
 80027f8:	b21b      	sxth	r3, r3
 80027fa:	4313      	orrs	r3, r2
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	82bb      	strh	r3, [r7, #20]

        /* Set alternate gyro average number of samples */
        alt_gyro_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_AVG_NUM, config->alt_gyro_avg_num);
 8002800:	7b7b      	ldrb	r3, [r7, #13]
 8002802:	b21a      	sxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	789b      	ldrb	r3, [r3, #2]
 8002808:	b21b      	sxth	r3, r3
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	b21b      	sxth	r3, r3
 800280e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	b21b      	sxth	r3, r3
 8002818:	827b      	strh	r3, [r7, #18]

        /* Set alternate gyro mode */
        alt_gyro_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_MODE, config->alt_gyro_mode);
 800281a:	7b7b      	ldrb	r3, [r7, #13]
 800281c:	b21a      	sxth	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	785b      	ldrb	r3, [r3, #1]
 8002822:	b21b      	sxth	r3, r3
 8002824:	031b      	lsls	r3, r3, #12
 8002826:	b21b      	sxth	r3, r3
 8002828:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800282c:	b21b      	sxth	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	b21b      	sxth	r3, r3
 8002832:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_gyro_odr);
 8002834:	8abb      	ldrh	r3, [r7, #20]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_gyro_avg_num | alt_gyro_mode) >> 8);
 800283a:	8a7a      	ldrh	r2, [r7, #18]
 800283c:	8a3b      	ldrh	r3, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	b29b      	uxth	r3, r3
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	b29b      	uxth	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate gyro */
        rslt = bmi3_set_regs(BMI3_REG_ALT_GYR_CONF, reg_data, 2, dev);
 800284a:	f107 010c 	add.w	r1, r7, #12
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2202      	movs	r2, #2
 8002852:	2029      	movs	r0, #41	@ 0x29
 8002854:	f7fe fc15 	bl	8001082 <bmi3_set_regs>
 8002858:	4603      	mov	r3, r0
 800285a:	75fb      	strb	r3, [r7, #23]
 800285c:	e001      	b.n	8002862 <set_alternate_gyro_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800285e:	23ff      	movs	r3, #255	@ 0xff
 8002860:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002862:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <set_alternate_auto_config>:

/*!
 * @brief This internal API sets alternate auto configurations for feature interrupts.
 */
static int8_t set_alternate_auto_config(const struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 8002878:	2300      	movs	r3, #0
 800287a:	823b      	strh	r3, [r7, #16]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 800287c:	2323      	movs	r3, #35	@ 0x23
 800287e:	81bb      	strh	r3, [r7, #12]

    uint8_t alt_switch, user_switch;

    if (config != NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d036      	beq.n	80028f4 <set_alternate_auto_config+0x86>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002886:	f107 010c 	add.w	r1, r7, #12
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2202      	movs	r2, #2
 800288e:	2041      	movs	r0, #65	@ 0x41
 8002890:	f7fe fbf7 	bl	8001082 <bmi3_set_regs>
 8002894:	4603      	mov	r3, r0
 8002896:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002898:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d12b      	bne.n	80028f8 <set_alternate_auto_config+0x8a>
        {
            /* Set alternate switch config */
            alt_switch = BMI3_SET_BIT_POS0(alt_auto_config[0],
 80028a0:	7c3b      	ldrb	r3, [r7, #16]
 80028a2:	b25b      	sxtb	r3, r3
 80028a4:	f023 030f 	bic.w	r3, r3, #15
 80028a8:	b25a      	sxtb	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b25b      	sxtb	r3, r3
 80028b0:	f003 030f 	and.w	r3, r3, #15
 80028b4:	b25b      	sxtb	r3, r3
 80028b6:	4313      	orrs	r3, r2
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	75bb      	strb	r3, [r7, #22]
                                           BMI3_ALT_CONF_ALT_SWITCH,
                                           config->alt_conf_alt_switch_src_select);

            /* Set alternate user config */
            user_switch = BMI3_SET_BITS(alt_auto_config[0],
 80028bc:	7c3b      	ldrb	r3, [r7, #16]
 80028be:	b25b      	sxtb	r3, r3
 80028c0:	f003 030f 	and.w	r3, r3, #15
 80028c4:	b25a      	sxtb	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	785b      	ldrb	r3, [r3, #1]
 80028ca:	b25b      	sxtb	r3, r3
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	b25b      	sxtb	r3, r3
 80028d0:	4313      	orrs	r3, r2
 80028d2:	b25b      	sxtb	r3, r3
 80028d4:	757b      	strb	r3, [r7, #21]
                                        BMI3_ALT_CONF_USER_SWITCH,
                                        config->alt_conf_user_switch_src_select);

            alt_auto_config[0] = alt_switch | user_switch;
 80028d6:	7dba      	ldrb	r2, [r7, #22]
 80028d8:	7d7b      	ldrb	r3, [r7, #21]
 80028da:	4313      	orrs	r3, r2
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	743b      	strb	r3, [r7, #16]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 80028e0:	f107 0110 	add.w	r1, r7, #16
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2202      	movs	r2, #2
 80028e8:	2042      	movs	r0, #66	@ 0x42
 80028ea:	f7fe fbca 	bl	8001082 <bmi3_set_regs>
 80028ee:	4603      	mov	r3, r0
 80028f0:	75fb      	strb	r3, [r7, #23]
 80028f2:	e001      	b.n	80028f8 <set_alternate_auto_config+0x8a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80028f4:	23ff      	movs	r3, #255	@ 0xff
 80028f6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80028f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <validate_acc_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for accel
 */
static int8_t validate_acc_odr_avg(uint8_t acc_odr, uint8_t acc_avg)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	460a      	mov	r2, r1
 800290e:	71fb      	strb	r3, [r7, #7]
 8002910:	4613      	mov	r3, r2
 8002912:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	613b      	str	r3, [r7, #16]

    switch (acc_odr)
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	3b01      	subs	r3, #1
 8002924:	2b09      	cmp	r3, #9
 8002926:	d835      	bhi.n	8002994 <validate_acc_odr_avg+0x90>
 8002928:	a201      	add	r2, pc, #4	@ (adr r2, 8002930 <validate_acc_odr_avg+0x2c>)
 800292a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292e:	bf00      	nop
 8002930:	08002959 	.word	0x08002959
 8002934:	0800295f 	.word	0x0800295f
 8002938:	08002965 	.word	0x08002965
 800293c:	0800296b 	.word	0x0800296b
 8002940:	08002971 	.word	0x08002971
 8002944:	08002977 	.word	0x08002977
 8002948:	0800297d 	.word	0x0800297d
 800294c:	08002983 	.word	0x08002983
 8002950:	08002989 	.word	0x08002989
 8002954:	0800298f 	.word	0x0800298f
    {
        case BMI3_ACC_ODR_0_78HZ:
            odr = 0.78125;
 8002958:	4b2f      	ldr	r3, [pc, #188]	@ (8002a18 <validate_acc_odr_avg+0x114>)
 800295a:	617b      	str	r3, [r7, #20]
            break;
 800295c:	e01b      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_1_56HZ:
            odr = 1.5625;
 800295e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a1c <validate_acc_odr_avg+0x118>)
 8002960:	617b      	str	r3, [r7, #20]
            break;
 8002962:	e018      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_3_125HZ:
            odr = 3.125;
 8002964:	4b2e      	ldr	r3, [pc, #184]	@ (8002a20 <validate_acc_odr_avg+0x11c>)
 8002966:	617b      	str	r3, [r7, #20]
            break;
 8002968:	e015      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_6_25HZ:
            odr = 6.25;
 800296a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a24 <validate_acc_odr_avg+0x120>)
 800296c:	617b      	str	r3, [r7, #20]
            break;
 800296e:	e012      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_12_5HZ:
            odr = 12.5;
 8002970:	4b2d      	ldr	r3, [pc, #180]	@ (8002a28 <validate_acc_odr_avg+0x124>)
 8002972:	617b      	str	r3, [r7, #20]
            break;
 8002974:	e00f      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_25HZ:
            odr = 25.0;
 8002976:	4b2d      	ldr	r3, [pc, #180]	@ (8002a2c <validate_acc_odr_avg+0x128>)
 8002978:	617b      	str	r3, [r7, #20]
            break;
 800297a:	e00c      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_50HZ:
            odr = 50.0;
 800297c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a30 <validate_acc_odr_avg+0x12c>)
 800297e:	617b      	str	r3, [r7, #20]
            break;
 8002980:	e009      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_100HZ:
            odr = 100.0;
 8002982:	4b2c      	ldr	r3, [pc, #176]	@ (8002a34 <validate_acc_odr_avg+0x130>)
 8002984:	617b      	str	r3, [r7, #20]
            break;
 8002986:	e006      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_200HZ:
            odr = 200.0;
 8002988:	4b2b      	ldr	r3, [pc, #172]	@ (8002a38 <validate_acc_odr_avg+0x134>)
 800298a:	617b      	str	r3, [r7, #20]
            break;
 800298c:	e003      	b.n	8002996 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_400HZ:
            odr = 400.0;
 800298e:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <validate_acc_odr_avg+0x138>)
 8002990:	617b      	str	r3, [r7, #20]
            break;
 8002992:	e000      	b.n	8002996 <validate_acc_odr_avg+0x92>
        default:
            break;
 8002994:	bf00      	nop
    }

    switch (acc_avg)
 8002996:	79bb      	ldrb	r3, [r7, #6]
 8002998:	2b06      	cmp	r3, #6
 800299a:	d82d      	bhi.n	80029f8 <validate_acc_odr_avg+0xf4>
 800299c:	a201      	add	r2, pc, #4	@ (adr r2, 80029a4 <validate_acc_odr_avg+0xa0>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029c1 	.word	0x080029c1
 80029a8:	080029c9 	.word	0x080029c9
 80029ac:	080029d1 	.word	0x080029d1
 80029b0:	080029d9 	.word	0x080029d9
 80029b4:	080029e1 	.word	0x080029e1
 80029b8:	080029e9 	.word	0x080029e9
 80029bc:	080029f1 	.word	0x080029f1
    {
        case BMI3_ACC_AVG1:
            avg = 1.0;
 80029c0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80029c4:	613b      	str	r3, [r7, #16]
            break;
 80029c6:	e018      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG2:
            avg = 2.0;
 80029c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029cc:	613b      	str	r3, [r7, #16]
            break;
 80029ce:	e014      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG4:
            avg = 4.0;
 80029d0:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80029d4:	613b      	str	r3, [r7, #16]
            break;
 80029d6:	e010      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG8:
            avg = 8.0;
 80029d8:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80029dc:	613b      	str	r3, [r7, #16]
            break;
 80029de:	e00c      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG16:
            avg = 16.0;
 80029e0:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80029e4:	613b      	str	r3, [r7, #16]
            break;
 80029e6:	e008      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG32:
            avg = 32.0;
 80029e8:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 80029ec:	613b      	str	r3, [r7, #16]
            break;
 80029ee:	e004      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG64:
            avg = 64.0;
 80029f0:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 80029f4:	613b      	str	r3, [r7, #16]
            break;
 80029f6:	e000      	b.n	80029fa <validate_acc_odr_avg+0xf6>
        default:
            break;
 80029f8:	bf00      	nop
    }

    rslt = accel_skipped_samples_check(odr, avg);
 80029fa:	edd7 0a04 	vldr	s1, [r7, #16]
 80029fe:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a02:	f000 f81d 	bl	8002a40 <accel_skipped_samples_check>
 8002a06:	4603      	mov	r3, r0
 8002a08:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	3f480000 	.word	0x3f480000
 8002a1c:	3fc80000 	.word	0x3fc80000
 8002a20:	40480000 	.word	0x40480000
 8002a24:	40c80000 	.word	0x40c80000
 8002a28:	41480000 	.word	0x41480000
 8002a2c:	41c80000 	.word	0x41c80000
 8002a30:	42480000 	.word	0x42480000
 8002a34:	42c80000 	.word	0x42c80000
 8002a38:	43480000 	.word	0x43480000
 8002a3c:	43c80000 	.word	0x43c80000

08002a40 <accel_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for accel
 */
static int8_t accel_skipped_samples_check(float odr, float avg)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	ed87 0a01 	vstr	s0, [r7, #4]
 8002a4a:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002abc <accel_skipped_samples_check+0x7c>)
 8002a50:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002a52:	f04f 0300 	mov.w	r3, #0
 8002a56:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002a58:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a64:	dd1f      	ble.n	8002aa6 <accel_skipped_samples_check+0x66>
 8002a66:	edd7 7a00 	vldr	s15, [r7]
 8002a6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	dd18      	ble.n	8002aa6 <accel_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002a74:	edd7 6a04 	vldr	s13, [r7, #16]
 8002a78:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a80:	edd7 7a00 	vldr	s15, [r7]
 8002a84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a88:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002a8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a98:	dd02      	ble.n	8002aa0 <accel_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002a9e:	e004      	b.n	8002aaa <accel_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 8002aa0:	23fc      	movs	r3, #252	@ 0xfc
 8002aa2:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002aa4:	e001      	b.n	8002aaa <accel_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_ACC_INVALID_CFG;
 8002aa6:	23fc      	movs	r3, #252	@ 0xfc
 8002aa8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002aaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	371c      	adds	r7, #28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	45c80000 	.word	0x45c80000

08002ac0 <validate_gyr_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for gyro
 */
static int8_t validate_gyr_odr_avg(uint8_t gyr_odr, uint8_t gyr_avg)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	460a      	mov	r2, r1
 8002aca:	71fb      	strb	r3, [r7, #7]
 8002acc:	4613      	mov	r3, r2
 8002ace:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	613b      	str	r3, [r7, #16]

    switch (gyr_odr)
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	d835      	bhi.n	8002b50 <validate_gyr_odr_avg+0x90>
 8002ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8002aec <validate_gyr_odr_avg+0x2c>)
 8002ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aea:	bf00      	nop
 8002aec:	08002b15 	.word	0x08002b15
 8002af0:	08002b1b 	.word	0x08002b1b
 8002af4:	08002b21 	.word	0x08002b21
 8002af8:	08002b27 	.word	0x08002b27
 8002afc:	08002b2d 	.word	0x08002b2d
 8002b00:	08002b33 	.word	0x08002b33
 8002b04:	08002b39 	.word	0x08002b39
 8002b08:	08002b3f 	.word	0x08002b3f
 8002b0c:	08002b45 	.word	0x08002b45
 8002b10:	08002b4b 	.word	0x08002b4b
    {
        case BMI3_GYR_ODR_0_78HZ:
            odr = 0.78125;
 8002b14:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd4 <validate_gyr_odr_avg+0x114>)
 8002b16:	617b      	str	r3, [r7, #20]
            break;
 8002b18:	e01b      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_1_56HZ:
            odr = 1.5625;
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd8 <validate_gyr_odr_avg+0x118>)
 8002b1c:	617b      	str	r3, [r7, #20]
            break;
 8002b1e:	e018      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_3_125HZ:
            odr = 3.125;
 8002b20:	4b2e      	ldr	r3, [pc, #184]	@ (8002bdc <validate_gyr_odr_avg+0x11c>)
 8002b22:	617b      	str	r3, [r7, #20]
            break;
 8002b24:	e015      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_6_25HZ:
            odr = 6.25;
 8002b26:	4b2e      	ldr	r3, [pc, #184]	@ (8002be0 <validate_gyr_odr_avg+0x120>)
 8002b28:	617b      	str	r3, [r7, #20]
            break;
 8002b2a:	e012      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_12_5HZ:
            odr = 12.5;
 8002b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002be4 <validate_gyr_odr_avg+0x124>)
 8002b2e:	617b      	str	r3, [r7, #20]
            break;
 8002b30:	e00f      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_25HZ:
            odr = 25.0;
 8002b32:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <validate_gyr_odr_avg+0x128>)
 8002b34:	617b      	str	r3, [r7, #20]
            break;
 8002b36:	e00c      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_50HZ:
            odr = 50.0;
 8002b38:	4b2c      	ldr	r3, [pc, #176]	@ (8002bec <validate_gyr_odr_avg+0x12c>)
 8002b3a:	617b      	str	r3, [r7, #20]
            break;
 8002b3c:	e009      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_100HZ:
            odr = 100.0;
 8002b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8002bf0 <validate_gyr_odr_avg+0x130>)
 8002b40:	617b      	str	r3, [r7, #20]
            break;
 8002b42:	e006      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_200HZ:
            odr = 200.0;
 8002b44:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <validate_gyr_odr_avg+0x134>)
 8002b46:	617b      	str	r3, [r7, #20]
            break;
 8002b48:	e003      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_400HZ:
            odr = 400.0;
 8002b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf8 <validate_gyr_odr_avg+0x138>)
 8002b4c:	617b      	str	r3, [r7, #20]
            break;
 8002b4e:	e000      	b.n	8002b52 <validate_gyr_odr_avg+0x92>
        default:
            break;
 8002b50:	bf00      	nop
    }

    switch (gyr_avg)
 8002b52:	79bb      	ldrb	r3, [r7, #6]
 8002b54:	2b06      	cmp	r3, #6
 8002b56:	d82d      	bhi.n	8002bb4 <validate_gyr_odr_avg+0xf4>
 8002b58:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <validate_gyr_odr_avg+0xa0>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b7d 	.word	0x08002b7d
 8002b64:	08002b85 	.word	0x08002b85
 8002b68:	08002b8d 	.word	0x08002b8d
 8002b6c:	08002b95 	.word	0x08002b95
 8002b70:	08002b9d 	.word	0x08002b9d
 8002b74:	08002ba5 	.word	0x08002ba5
 8002b78:	08002bad 	.word	0x08002bad
    {
        case BMI3_GYR_AVG1:
            avg = 1.0;
 8002b7c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002b80:	613b      	str	r3, [r7, #16]
            break;
 8002b82:	e018      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG2:
            avg = 2.0;
 8002b84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b88:	613b      	str	r3, [r7, #16]
            break;
 8002b8a:	e014      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG4:
            avg = 4.0;
 8002b8c:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002b90:	613b      	str	r3, [r7, #16]
            break;
 8002b92:	e010      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG8:
            avg = 8.0;
 8002b94:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8002b98:	613b      	str	r3, [r7, #16]
            break;
 8002b9a:	e00c      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG16:
            avg = 16.0;
 8002b9c:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8002ba0:	613b      	str	r3, [r7, #16]
            break;
 8002ba2:	e008      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG32:
            avg = 32.0;
 8002ba4:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8002ba8:	613b      	str	r3, [r7, #16]
            break;
 8002baa:	e004      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG64:
            avg = 64.0;
 8002bac:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8002bb0:	613b      	str	r3, [r7, #16]
            break;
 8002bb2:	e000      	b.n	8002bb6 <validate_gyr_odr_avg+0xf6>
        default:
            break;
 8002bb4:	bf00      	nop
    }

    rslt = gyro_skipped_samples_check(odr, avg);
 8002bb6:	edd7 0a04 	vldr	s1, [r7, #16]
 8002bba:	ed97 0a05 	vldr	s0, [r7, #20]
 8002bbe:	f000 f81d 	bl	8002bfc <gyro_skipped_samples_check>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	3f480000 	.word	0x3f480000
 8002bd8:	3fc80000 	.word	0x3fc80000
 8002bdc:	40480000 	.word	0x40480000
 8002be0:	40c80000 	.word	0x40c80000
 8002be4:	41480000 	.word	0x41480000
 8002be8:	41c80000 	.word	0x41c80000
 8002bec:	42480000 	.word	0x42480000
 8002bf0:	42c80000 	.word	0x42c80000
 8002bf4:	43480000 	.word	0x43480000
 8002bf8:	43c80000 	.word	0x43c80000

08002bfc <gyro_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for gyro
 */
static int8_t gyro_skipped_samples_check(float odr, float avg)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	ed87 0a01 	vstr	s0, [r7, #4]
 8002c06:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <gyro_skipped_samples_check+0x7c>)
 8002c0c:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002c14:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	dd1f      	ble.n	8002c62 <gyro_skipped_samples_check+0x66>
 8002c22:	edd7 7a00 	vldr	s15, [r7]
 8002c26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2e:	dd18      	ble.n	8002c62 <gyro_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002c30:	edd7 6a04 	vldr	s13, [r7, #16]
 8002c34:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c3c:	edd7 7a00 	vldr	s15, [r7]
 8002c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c44:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002c48:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c54:	dd02      	ble.n	8002c5c <gyro_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002c5a:	e004      	b.n	8002c66 <gyro_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 8002c5c:	23fb      	movs	r3, #251	@ 0xfb
 8002c5e:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002c60:	e001      	b.n	8002c66 <gyro_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_GYRO_INVALID_CFG;
 8002c62:	23fb      	movs	r3, #251	@ 0xfb
 8002c64:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002c66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	371c      	adds	r7, #28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	45c80000 	.word	0x45c80000

08002c7c <bmi323_init>:
/*!
 * @brief This API is the entry point for bmi323 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi323_init(struct bmi3_dev *dev)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 fdc9 	bl	800381c <null_ptr_check>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI323_OK)
 8002c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d104      	bne.n	8002ca0 <bmi323_init+0x24>
    {
        rslt = bmi3_init(dev);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fe f93c 	bl	8000f14 <bmi3_init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI323_OK)
 8002ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <bmi323_init+0x40>
    {
        /* Validate chip-id */
        if (dev->chip_id == BMI323_CHIP_ID)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b43      	cmp	r3, #67	@ 0x43
 8002cae:	d103      	bne.n	8002cb8 <bmi323_init+0x3c>
        {
            /* Assign resolution to the structure */
            dev->resolution = BMI323_16_BIT_RESOLUTION;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2210      	movs	r2, #16
 8002cb4:	731a      	strb	r2, [r3, #12]
 8002cb6:	e001      	b.n	8002cbc <bmi323_init+0x40>
        }
        else
        {
            rslt = BMI323_E_DEV_NOT_FOUND;
 8002cb8:	23fd      	movs	r3, #253	@ 0xfd
 8002cba:	73fb      	strb	r3, [r7, #15]
        }
    }

    if (rslt == BMI323_OK)
 8002cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <bmi323_init+0x54>
    {
        rslt = bmi323_context_switch_selection(BMI323_WEARABLE_SEL, dev);
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	2001      	movs	r0, #1
 8002cc8:	f000 f81e 	bl	8002d08 <bmi323_context_switch_selection>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <bmi323_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi323_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_set_sensor_config(sens_cfg, n_sens, dev);
 8002cea:	7afb      	ldrb	r3, [r7, #11]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	4619      	mov	r1, r3
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7fe fab9 	bl	8001268 <bmi3_set_sensor_config>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8002cfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <bmi323_context_switch_selection>:

/*!
 * @brief This API writes the configurations of context feature for smart phone, wearables and hearables.
 */
int8_t bmi323_context_switch_selection(uint8_t context_sel, struct bmi3_dev *dev)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b0c6      	sub	sp, #280	@ 0x118
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4602      	mov	r2, r0
 8002d10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d18:	6019      	str	r1, [r3, #0]
 8002d1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d1e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d22:	701a      	strb	r2, [r3, #0]
    /* Variable to define error */
    int8_t rslt;

    struct bmi3_sens_config sens_cfg[BMI323_MAX_FEATURE];

    uint8_t index = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

    if (context_sel < BMI323_SEL_MAX)
 8002d2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d2e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	f200 8560 	bhi.w	80037fa <bmi323_context_switch_selection+0xaf2>
    {
        /* Set any-motion configuration */
        sens_cfg[0].type = BMI323_ANY_MOTION;
 8002d3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d42:	2203      	movs	r2, #3
 8002d44:	701a      	strb	r2, [r3, #0]
        sens_cfg[0].cfg.any_motion.slope_thres = any_motion_param_set[context_sel][index++];
 8002d46:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d4a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d54:	1c59      	adds	r1, r3, #1
 8002d56:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	49e3      	ldr	r1, [pc, #908]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	4403      	add	r3, r0
 8002d66:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002d6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d72:	809a      	strh	r2, [r3, #4]
        sens_cfg[0].cfg.any_motion.acc_ref_up = (uint8_t)(any_motion_param_set[context_sel][index++]);
 8002d74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d78:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002d7c:	781a      	ldrb	r2, [r3, #0]
 8002d7e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002d82:	1c59      	adds	r1, r3, #1
 8002d84:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002d88:	4618      	mov	r0, r3
 8002d8a:	49d8      	ldr	r1, [pc, #864]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	4403      	add	r3, r0
 8002d94:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d9e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002da2:	719a      	strb	r2, [r3, #6]
        sens_cfg[0].cfg.any_motion.hysteresis = any_motion_param_set[context_sel][index++];
 8002da4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002da8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dac:	781a      	ldrb	r2, [r3, #0]
 8002dae:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002db2:	1c59      	adds	r1, r3, #1
 8002db4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002db8:	4618      	mov	r0, r3
 8002dba:	49cc      	ldr	r1, [pc, #816]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	4403      	add	r3, r0
 8002dc4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002dc8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dcc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dd0:	811a      	strh	r2, [r3, #8]
        sens_cfg[0].cfg.any_motion.duration = any_motion_param_set[context_sel][index++];
 8002dd2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dd6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002de0:	1c59      	adds	r1, r3, #1
 8002de2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002de6:	4618      	mov	r0, r3
 8002de8:	49c0      	ldr	r1, [pc, #768]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	4403      	add	r3, r0
 8002df2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002df6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dfa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dfe:	805a      	strh	r2, [r3, #2]
        sens_cfg[0].cfg.any_motion.wait_time = any_motion_param_set[context_sel][index++];
 8002e00:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e04:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e0e:	1c59      	adds	r1, r3, #1
 8002e10:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e14:	4618      	mov	r0, r3
 8002e16:	49b5      	ldr	r1, [pc, #724]	@ (80030ec <bmi323_context_switch_selection+0x3e4>)
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	4403      	add	r3, r0
 8002e20:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e24:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e28:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e2c:	815a      	strh	r2, [r3, #10]

        /* Set no-motion configuration */
        index = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[1].type = BMI323_NO_MOTION;
 8002e34:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        sens_cfg[1].cfg.no_motion.slope_thres = no_motion_param_set[context_sel][index++];
 8002e42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e46:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e4a:	781a      	ldrb	r2, [r3, #0]
 8002e4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e50:	1c59      	adds	r1, r3, #1
 8002e52:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e56:	4618      	mov	r0, r3
 8002e58:	49a5      	ldr	r1, [pc, #660]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	4403      	add	r3, r0
 8002e62:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e6e:	861a      	strh	r2, [r3, #48]	@ 0x30
        sens_cfg[1].cfg.no_motion.acc_ref_up = (uint8_t)(no_motion_param_set[context_sel][index++]);
 8002e70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e74:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e78:	781a      	ldrb	r2, [r3, #0]
 8002e7a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e7e:	1c59      	adds	r1, r3, #1
 8002e80:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e84:	4618      	mov	r0, r3
 8002e86:	499a      	ldr	r1, [pc, #616]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	4403      	add	r3, r0
 8002e90:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e9a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e9e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        sens_cfg[1].cfg.no_motion.hysteresis = no_motion_param_set[context_sel][index++];
 8002ea2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ea6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002eaa:	781a      	ldrb	r2, [r3, #0]
 8002eac:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002eb0:	1c59      	adds	r1, r3, #1
 8002eb2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	498d      	ldr	r1, [pc, #564]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4403      	add	r3, r0
 8002ec2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002ec6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002eca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ece:	869a      	strh	r2, [r3, #52]	@ 0x34
        sens_cfg[1].cfg.no_motion.duration = no_motion_param_set[context_sel][index++];
 8002ed0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ed4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002ed8:	781a      	ldrb	r2, [r3, #0]
 8002eda:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002ede:	1c59      	adds	r1, r3, #1
 8002ee0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	4982      	ldr	r1, [pc, #520]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	4403      	add	r3, r0
 8002ef0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002ef4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ef8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002efc:	85da      	strh	r2, [r3, #46]	@ 0x2e
        sens_cfg[1].cfg.no_motion.wait_time = no_motion_param_set[context_sel][index++];
 8002efe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f02:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f06:	781a      	ldrb	r2, [r3, #0]
 8002f08:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f0c:	1c59      	adds	r1, r3, #1
 8002f0e:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f12:	4618      	mov	r0, r3
 8002f14:	4976      	ldr	r1, [pc, #472]	@ (80030f0 <bmi323_context_switch_selection+0x3e8>)
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	4403      	add	r3, r0
 8002f1e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002f22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f26:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f2a:	86da      	strh	r2, [r3, #54]	@ 0x36

        /* Set tap configuration */
        index = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[2].type = BMI323_TAP;
 8002f32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f36:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f3a:	2209      	movs	r2, #9
 8002f3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        sens_cfg[2].cfg.tap.axis_sel = (uint8_t)tap_param_set[context_sel][index++];
 8002f40:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f44:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f48:	781a      	ldrb	r2, [r3, #0]
 8002f4a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f4e:	1c59      	adds	r1, r3, #1
 8002f50:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f54:	4618      	mov	r0, r3
 8002f56:	4967      	ldr	r1, [pc, #412]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4403      	add	r3, r0
 8002f62:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f66:	b2da      	uxtb	r2, r3
 8002f68:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f6c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f70:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
        sens_cfg[2].cfg.tap.wait_for_timeout = (uint8_t)tap_param_set[context_sel][index++];
 8002f74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f78:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f82:	1c59      	adds	r1, r3, #1
 8002f84:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f88:	4618      	mov	r0, r3
 8002f8a:	495a      	ldr	r1, [pc, #360]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	4413      	add	r3, r2
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	4403      	add	r3, r0
 8002f96:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fa0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fa4:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
        sens_cfg[2].cfg.tap.max_peaks_for_tap = (uint8_t)tap_param_set[context_sel][index++];
 8002fa8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fac:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fb0:	781a      	ldrb	r2, [r3, #0]
 8002fb2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fb6:	1c59      	adds	r1, r3, #1
 8002fb8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	494d      	ldr	r1, [pc, #308]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4413      	add	r3, r2
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	4403      	add	r3, r0
 8002fca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fce:	b2da      	uxtb	r2, r3
 8002fd0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fd4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        sens_cfg[2].cfg.tap.mode = (uint8_t)tap_param_set[context_sel][index++];
 8002fdc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fe0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fe4:	781a      	ldrb	r2, [r3, #0]
 8002fe6:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fea:	1c59      	adds	r1, r3, #1
 8002fec:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	4940      	ldr	r1, [pc, #256]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4403      	add	r3, r0
 8002ffe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003002:	b2da      	uxtb	r2, r3
 8003004:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003008:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800300c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        sens_cfg[2].cfg.tap.tap_peak_thres = tap_param_set[context_sel][index++];
 8003010:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003014:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003018:	781a      	ldrb	r2, [r3, #0]
 800301a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800301e:	1c59      	adds	r1, r3, #1
 8003020:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003024:	4618      	mov	r0, r3
 8003026:	4933      	ldr	r1, [pc, #204]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	4403      	add	r3, r0
 8003032:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003036:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800303a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800303e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
        sens_cfg[2].cfg.tap.max_gest_dur = (uint8_t)tap_param_set[context_sel][index++];
 8003042:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003046:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800304a:	781a      	ldrb	r2, [r3, #0]
 800304c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003050:	1c59      	adds	r1, r3, #1
 8003052:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003056:	4618      	mov	r0, r3
 8003058:	4926      	ldr	r1, [pc, #152]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 800305a:	4613      	mov	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	4403      	add	r3, r0
 8003064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800306e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003072:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        sens_cfg[2].cfg.tap.max_dur_between_peaks = (uint8_t)tap_param_set[context_sel][index++];
 8003076:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800307a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800307e:	781a      	ldrb	r2, [r3, #0]
 8003080:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003084:	1c59      	adds	r1, r3, #1
 8003086:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800308a:	4618      	mov	r0, r3
 800308c:	4919      	ldr	r1, [pc, #100]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	4403      	add	r3, r0
 8003098:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030a6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        sens_cfg[2].cfg.tap.tap_shock_settling_dur = (uint8_t)tap_param_set[context_sel][index++];
 80030aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030b2:	781a      	ldrb	r2, [r3, #0]
 80030b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030b8:	1c59      	adds	r1, r3, #1
 80030ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80030be:	4618      	mov	r0, r3
 80030c0:	490c      	ldr	r1, [pc, #48]	@ (80030f4 <bmi323_context_switch_selection+0x3ec>)
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	4403      	add	r3, r0
 80030cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030da:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        sens_cfg[2].cfg.tap.min_quite_dur_between_taps = (uint8_t)tap_param_set[context_sel][index++];
 80030de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030e2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030e6:	781a      	ldrb	r2, [r3, #0]
 80030e8:	e006      	b.n	80030f8 <bmi323_context_switch_selection+0x3f0>
 80030ea:	bf00      	nop
 80030ec:	20000000 	.word	0x20000000
 80030f0:	20000020 	.word	0x20000020
 80030f4:	20000040 	.word	0x20000040
 80030f8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030fc:	1c59      	adds	r1, r3, #1
 80030fe:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003102:	4618      	mov	r0, r3
 8003104:	49e9      	ldr	r1, [pc, #932]	@ (80034ac <bmi323_context_switch_selection+0x7a4>)
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	4403      	add	r3, r0
 8003110:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800311a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800311e:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
        sens_cfg[2].cfg.tap.quite_time_after_gest = (uint8_t)tap_param_set[context_sel][index++];
 8003122:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003126:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003130:	1c59      	adds	r1, r3, #1
 8003132:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003136:	4618      	mov	r0, r3
 8003138:	49dc      	ldr	r1, [pc, #880]	@ (80034ac <bmi323_context_switch_selection+0x7a4>)
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4403      	add	r3, r0
 8003144:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800314e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003152:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        /* Set step counter configuration */
        index = 0;
 8003156:	2300      	movs	r3, #0
 8003158:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[3].type = BMI323_STEP_COUNTER;
 800315c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003160:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003164:	2205      	movs	r2, #5
 8003166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        sens_cfg[3].cfg.step_counter.watermark_level = step_counter_param_set[context_sel][index++];
 800316a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800316e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003172:	781a      	ldrb	r2, [r3, #0]
 8003174:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003178:	1c59      	adds	r1, r3, #1
 800317a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800317e:	4618      	mov	r0, r3
 8003180:	49cb      	ldr	r1, [pc, #812]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003182:	2316      	movs	r3, #22
 8003184:	fb02 f303 	mul.w	r3, r2, r3
 8003188:	4403      	add	r3, r0
 800318a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800318e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003192:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003196:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        sens_cfg[3].cfg.step_counter.reset_counter = step_counter_param_set[context_sel][index++];
 800319a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800319e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031a2:	781a      	ldrb	r2, [r3, #0]
 80031a4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80031a8:	1c59      	adds	r1, r3, #1
 80031aa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031ae:	4618      	mov	r0, r3
 80031b0:	49bf      	ldr	r1, [pc, #764]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80031b2:	2316      	movs	r3, #22
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	4403      	add	r3, r0
 80031ba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80031be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031c6:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
        sens_cfg[3].cfg.step_counter.env_min_dist_up = step_counter_param_set[context_sel][index++];
 80031ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031ce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031d2:	781a      	ldrb	r2, [r3, #0]
 80031d4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80031d8:	1c59      	adds	r1, r3, #1
 80031da:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031de:	4618      	mov	r0, r3
 80031e0:	49b3      	ldr	r1, [pc, #716]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80031e2:	2316      	movs	r3, #22
 80031e4:	fb02 f303 	mul.w	r3, r2, r3
 80031e8:	4403      	add	r3, r0
 80031ea:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80031ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031f6:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        sens_cfg[3].cfg.step_counter.env_coef_up = step_counter_param_set[context_sel][index++];
 80031fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031fe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003202:	781a      	ldrb	r2, [r3, #0]
 8003204:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003208:	1c59      	adds	r1, r3, #1
 800320a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800320e:	4618      	mov	r0, r3
 8003210:	49a7      	ldr	r1, [pc, #668]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003212:	2316      	movs	r3, #22
 8003214:	fb02 f303 	mul.w	r3, r2, r3
 8003218:	4403      	add	r3, r0
 800321a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800321e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003222:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003226:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
        sens_cfg[3].cfg.step_counter.env_min_dist_down = step_counter_param_set[context_sel][index++];
 800322a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800322e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003232:	781a      	ldrb	r2, [r3, #0]
 8003234:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003238:	1c59      	adds	r1, r3, #1
 800323a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800323e:	4618      	mov	r0, r3
 8003240:	499b      	ldr	r1, [pc, #620]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003242:	2316      	movs	r3, #22
 8003244:	fb02 f303 	mul.w	r3, r2, r3
 8003248:	4403      	add	r3, r0
 800324a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800324e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003252:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003256:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
        sens_cfg[3].cfg.step_counter.env_coef_down = step_counter_param_set[context_sel][index++];
 800325a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800325e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003268:	1c59      	adds	r1, r3, #1
 800326a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800326e:	4618      	mov	r0, r3
 8003270:	498f      	ldr	r1, [pc, #572]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003272:	2316      	movs	r3, #22
 8003274:	fb02 f303 	mul.w	r3, r2, r3
 8003278:	4403      	add	r3, r0
 800327a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800327e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003282:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003286:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        sens_cfg[3].cfg.step_counter.mean_val_decay = step_counter_param_set[context_sel][index++];
 800328a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800328e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003292:	781a      	ldrb	r2, [r3, #0]
 8003294:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003298:	1c59      	adds	r1, r3, #1
 800329a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800329e:	4618      	mov	r0, r3
 80032a0:	4983      	ldr	r1, [pc, #524]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80032a2:	2316      	movs	r3, #22
 80032a4:	fb02 f303 	mul.w	r3, r2, r3
 80032a8:	4403      	add	r3, r0
 80032aa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032b6:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        sens_cfg[3].cfg.step_counter.mean_step_dur = step_counter_param_set[context_sel][index++];
 80032ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032c2:	781a      	ldrb	r2, [r3, #0]
 80032c4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032c8:	1c59      	adds	r1, r3, #1
 80032ca:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032ce:	4618      	mov	r0, r3
 80032d0:	4977      	ldr	r1, [pc, #476]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80032d2:	2316      	movs	r3, #22
 80032d4:	fb02 f303 	mul.w	r3, r2, r3
 80032d8:	4403      	add	r3, r0
 80032da:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032e6:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        sens_cfg[3].cfg.step_counter.step_buffer_size = step_counter_param_set[context_sel][index++];
 80032ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032ee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032f2:	781a      	ldrb	r2, [r3, #0]
 80032f4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032f8:	1c59      	adds	r1, r3, #1
 80032fa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032fe:	4618      	mov	r0, r3
 8003300:	496b      	ldr	r1, [pc, #428]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003302:	2316      	movs	r3, #22
 8003304:	fb02 f303 	mul.w	r3, r2, r3
 8003308:	4403      	add	r3, r0
 800330a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800330e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003312:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003316:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        sens_cfg[3].cfg.step_counter.filter_cascade_enabled = step_counter_param_set[context_sel][index++];
 800331a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800331e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003322:	781a      	ldrb	r2, [r3, #0]
 8003324:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003328:	1c59      	adds	r1, r3, #1
 800332a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800332e:	4618      	mov	r0, r3
 8003330:	495f      	ldr	r1, [pc, #380]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003332:	2316      	movs	r3, #22
 8003334:	fb02 f303 	mul.w	r3, r2, r3
 8003338:	4403      	add	r3, r0
 800333a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800333e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003342:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003346:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        sens_cfg[3].cfg.step_counter.step_counter_increment = step_counter_param_set[context_sel][index++];
 800334a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800334e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003358:	1c59      	adds	r1, r3, #1
 800335a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800335e:	4618      	mov	r0, r3
 8003360:	4953      	ldr	r1, [pc, #332]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003362:	2316      	movs	r3, #22
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	4403      	add	r3, r0
 800336a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800336e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003372:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003376:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
        sens_cfg[3].cfg.step_counter.peak_duration_min_walking = step_counter_param_set[context_sel][index++];
 800337a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800337e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003382:	781a      	ldrb	r2, [r3, #0]
 8003384:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003388:	1c59      	adds	r1, r3, #1
 800338a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800338e:	4618      	mov	r0, r3
 8003390:	4947      	ldr	r1, [pc, #284]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003392:	2316      	movs	r3, #22
 8003394:	fb02 f303 	mul.w	r3, r2, r3
 8003398:	4403      	add	r3, r0
 800339a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800339e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033a6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
        sens_cfg[3].cfg.step_counter.peak_duration_min_running = step_counter_param_set[context_sel][index++];
 80033aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033b2:	781a      	ldrb	r2, [r3, #0]
 80033b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033b8:	1c59      	adds	r1, r3, #1
 80033ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033be:	4618      	mov	r0, r3
 80033c0:	493b      	ldr	r1, [pc, #236]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80033c2:	2316      	movs	r3, #22
 80033c4:	fb02 f303 	mul.w	r3, r2, r3
 80033c8:	4403      	add	r3, r0
 80033ca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033d6:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        sens_cfg[3].cfg.step_counter.activity_detection_factor = step_counter_param_set[context_sel][index++];
 80033da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033de:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033e2:	781a      	ldrb	r2, [r3, #0]
 80033e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033e8:	1c59      	adds	r1, r3, #1
 80033ea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033ee:	4618      	mov	r0, r3
 80033f0:	492f      	ldr	r1, [pc, #188]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 80033f2:	2316      	movs	r3, #22
 80033f4:	fb02 f303 	mul.w	r3, r2, r3
 80033f8:	4403      	add	r3, r0
 80033fa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003402:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003406:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        sens_cfg[3].cfg.step_counter.activity_detection_thres = step_counter_param_set[context_sel][index++];
 800340a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800340e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003412:	781a      	ldrb	r2, [r3, #0]
 8003414:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003418:	1c59      	adds	r1, r3, #1
 800341a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800341e:	4618      	mov	r0, r3
 8003420:	4923      	ldr	r1, [pc, #140]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003422:	2316      	movs	r3, #22
 8003424:	fb02 f303 	mul.w	r3, r2, r3
 8003428:	4403      	add	r3, r0
 800342a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800342e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003432:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003436:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
        sens_cfg[3].cfg.step_counter.step_duration_max = step_counter_param_set[context_sel][index++];
 800343a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800343e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003448:	1c59      	adds	r1, r3, #1
 800344a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800344e:	4618      	mov	r0, r3
 8003450:	4917      	ldr	r1, [pc, #92]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003452:	2316      	movs	r3, #22
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	4403      	add	r3, r0
 800345a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800345e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003462:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003466:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
        sens_cfg[3].cfg.step_counter.step_duration_window = step_counter_param_set[context_sel][index++];
 800346a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800346e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003472:	781a      	ldrb	r2, [r3, #0]
 8003474:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003478:	1c59      	adds	r1, r3, #1
 800347a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800347e:	4618      	mov	r0, r3
 8003480:	490b      	ldr	r1, [pc, #44]	@ (80034b0 <bmi323_context_switch_selection+0x7a8>)
 8003482:	2316      	movs	r3, #22
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	4403      	add	r3, r0
 800348a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800348e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003492:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003496:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
        sens_cfg[3].cfg.step_counter.step_duration_pp_enabled = step_counter_param_set[context_sel][index++];
 800349a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800349e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034a2:	781a      	ldrb	r2, [r3, #0]
 80034a4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034a8:	1c59      	adds	r1, r3, #1
 80034aa:	e003      	b.n	80034b4 <bmi323_context_switch_selection+0x7ac>
 80034ac:	20000040 	.word	0x20000040
 80034b0:	2000007c 	.word	0x2000007c
 80034b4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034b8:	4618      	mov	r0, r3
 80034ba:	49d5      	ldr	r1, [pc, #852]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 80034bc:	2316      	movs	r3, #22
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	4403      	add	r3, r0
 80034c4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034cc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
        sens_cfg[3].cfg.step_counter.step_duration_thres = step_counter_param_set[context_sel][index++];
 80034d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034d8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034dc:	781a      	ldrb	r2, [r3, #0]
 80034de:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034e2:	1c59      	adds	r1, r3, #1
 80034e4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034e8:	4618      	mov	r0, r3
 80034ea:	49c9      	ldr	r1, [pc, #804]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 80034ec:	2316      	movs	r3, #22
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	4403      	add	r3, r0
 80034f4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003500:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        sens_cfg[3].cfg.step_counter.mean_crossing_pp_enabled = step_counter_param_set[context_sel][index++];
 8003504:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003508:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003518:	4618      	mov	r0, r3
 800351a:	49bd      	ldr	r1, [pc, #756]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 800351c:	2316      	movs	r3, #22
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	4403      	add	r3, r0
 8003524:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003528:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800352c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003530:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        sens_cfg[3].cfg.step_counter.mcr_threshold = step_counter_param_set[context_sel][index++];
 8003534:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003538:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800353c:	781a      	ldrb	r2, [r3, #0]
 800353e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003542:	1c59      	adds	r1, r3, #1
 8003544:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003548:	4618      	mov	r0, r3
 800354a:	49b1      	ldr	r1, [pc, #708]	@ (8003810 <bmi323_context_switch_selection+0xb08>)
 800354c:	2316      	movs	r3, #22
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	4403      	add	r3, r0
 8003554:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003558:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800355c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003560:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

        /* Set significant motion configuration */
        index = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[4].type = BMI323_SIG_MOTION;
 800356a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800356e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003572:	2202      	movs	r2, #2
 8003574:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
        sens_cfg[4].cfg.sig_motion.block_size = sig_motion_param_set[context_sel][index++];
 8003578:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800357c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003586:	1c59      	adds	r1, r3, #1
 8003588:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800358c:	4618      	mov	r0, r3
 800358e:	49a1      	ldr	r1, [pc, #644]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003590:	4613      	mov	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	4403      	add	r3, r0
 8003598:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800359c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035a4:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        sens_cfg[4].cfg.sig_motion.peak_2_peak_min = sig_motion_param_set[context_sel][index++];
 80035a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035ac:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035b0:	781a      	ldrb	r2, [r3, #0]
 80035b2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035b6:	1c59      	adds	r1, r3, #1
 80035b8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035bc:	4618      	mov	r0, r3
 80035be:	4995      	ldr	r1, [pc, #596]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	4403      	add	r3, r0
 80035c8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80035cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035d0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035d4:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
        sens_cfg[4].cfg.sig_motion.mcr_min = (uint8_t)sig_motion_param_set[context_sel][index++];
 80035d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035dc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035e0:	781a      	ldrb	r2, [r3, #0]
 80035e2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035e6:	1c59      	adds	r1, r3, #1
 80035e8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035ec:	4618      	mov	r0, r3
 80035ee:	4989      	ldr	r1, [pc, #548]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	4403      	add	r3, r0
 80035f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003602:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003606:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        sens_cfg[4].cfg.sig_motion.peak_2_peak_max = sig_motion_param_set[context_sel][index++];
 800360a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800360e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003618:	1c59      	adds	r1, r3, #1
 800361a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800361e:	4618      	mov	r0, r3
 8003620:	497c      	ldr	r1, [pc, #496]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	4403      	add	r3, r0
 800362a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800362e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003632:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003636:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
        sens_cfg[4].cfg.sig_motion.mcr_max = (uint8_t)sig_motion_param_set[context_sel][index++];
 800363a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800363e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003642:	781a      	ldrb	r2, [r3, #0]
 8003644:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003648:	1c59      	adds	r1, r3, #1
 800364a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800364e:	4618      	mov	r0, r3
 8003650:	4970      	ldr	r1, [pc, #448]	@ (8003814 <bmi323_context_switch_selection+0xb0c>)
 8003652:	4613      	mov	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	4403      	add	r3, r0
 800365a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800365e:	b2da      	uxtb	r2, r3
 8003660:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003668:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

        /* Set orientation configuration */
        index = 0;
 800366c:	2300      	movs	r3, #0
 800366e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[5].type = BMI323_ORIENTATION;
 8003672:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003676:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800367a:	2207      	movs	r2, #7
 800367c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        sens_cfg[5].cfg.orientation.ud_en = (uint8_t)orientation_param_set[context_sel][index++];
 8003680:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003684:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003688:	781a      	ldrb	r2, [r3, #0]
 800368a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800368e:	1c59      	adds	r1, r3, #1
 8003690:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003694:	4618      	mov	r0, r3
 8003696:	4960      	ldr	r1, [pc, #384]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003698:	4613      	mov	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	4403      	add	r3, r0
 80036a0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036ae:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
        sens_cfg[5].cfg.orientation.mode = (uint8_t)orientation_param_set[context_sel][index++];
 80036b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036b6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036ba:	781a      	ldrb	r2, [r3, #0]
 80036bc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036c0:	1c59      	adds	r1, r3, #1
 80036c2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036c6:	4618      	mov	r0, r3
 80036c8:	4953      	ldr	r1, [pc, #332]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80036ca:	4613      	mov	r3, r2
 80036cc:	00db      	lsls	r3, r3, #3
 80036ce:	1a9b      	subs	r3, r3, r2
 80036d0:	4403      	add	r3, r0
 80036d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036e0:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
        sens_cfg[5].cfg.orientation.blocking = (uint8_t)orientation_param_set[context_sel][index++];
 80036e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036e8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036ec:	781a      	ldrb	r2, [r3, #0]
 80036ee:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036f2:	1c59      	adds	r1, r3, #1
 80036f4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036f8:	4618      	mov	r0, r3
 80036fa:	4947      	ldr	r1, [pc, #284]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80036fc:	4613      	mov	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	4403      	add	r3, r0
 8003704:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003708:	b2da      	uxtb	r2, r3
 800370a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800370e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003712:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        sens_cfg[5].cfg.orientation.theta = (uint8_t)orientation_param_set[context_sel][index++];
 8003716:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800371a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800371e:	781a      	ldrb	r2, [r3, #0]
 8003720:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003724:	1c59      	adds	r1, r3, #1
 8003726:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800372a:	4618      	mov	r0, r3
 800372c:	493a      	ldr	r1, [pc, #232]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	4403      	add	r3, r0
 8003736:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003740:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003744:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        sens_cfg[5].cfg.orientation.hold_time = (uint8_t)orientation_param_set[context_sel][index++];
 8003748:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800374c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003750:	781a      	ldrb	r2, [r3, #0]
 8003752:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003756:	1c59      	adds	r1, r3, #1
 8003758:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800375c:	4618      	mov	r0, r3
 800375e:	492e      	ldr	r1, [pc, #184]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	4403      	add	r3, r0
 8003768:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003772:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003776:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        sens_cfg[5].cfg.orientation.slope_thres = (uint8_t)orientation_param_set[context_sel][index++];
 800377a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800377e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003782:	781a      	ldrb	r2, [r3, #0]
 8003784:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003788:	1c59      	adds	r1, r3, #1
 800378a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800378e:	4618      	mov	r0, r3
 8003790:	4921      	ldr	r1, [pc, #132]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	4403      	add	r3, r0
 800379a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037a8:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        sens_cfg[5].cfg.orientation.hysteresis = (uint8_t)orientation_param_set[context_sel][index++];
 80037ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037b0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80037b4:	781a      	ldrb	r2, [r3, #0]
 80037b6:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80037ba:	1c59      	adds	r1, r3, #1
 80037bc:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80037c0:	4618      	mov	r0, r3
 80037c2:	4915      	ldr	r1, [pc, #84]	@ (8003818 <bmi323_context_switch_selection+0xb10>)
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	4403      	add	r3, r0
 80037cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037da:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3

        /* Set the context configurations */
        rslt = bmi323_set_sensor_config(sens_cfg, BMI323_MAX_FEATURE, dev);
 80037de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037e2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80037e6:	f107 000c 	add.w	r0, r7, #12
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	2106      	movs	r1, #6
 80037ee:	f7ff fa75 	bl	8002cdc <bmi323_set_sensor_config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80037f8:	e002      	b.n	8003800 <bmi323_context_switch_selection+0xaf8>
    }
    else
    {
        rslt = BMI323_E_INVALID_CONTEXT_SEL;
 80037fa:	23f3      	movs	r3, #243	@ 0xf3
 80037fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    }

    return rslt;
 8003800:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 8003804:	4618      	mov	r0, r3
 8003806:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	2000007c 	.word	0x2000007c
 8003814:	20000100 	.word	0x20000100
 8003818:	20000120 	.word	0x20000120

0800381c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00b      	beq.n	8003842 <null_ptr_check+0x26>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d007      	beq.n	8003842 <null_ptr_check+0x26>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <null_ptr_check+0x26>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d102      	bne.n	8003848 <null_ptr_check+0x2c>
    {
        rslt = BMI323_E_NULL_PTR;
 8003842:	23ff      	movs	r3, #255	@ 0xff
 8003844:	73fb      	strb	r3, [r7, #15]
 8003846:	e001      	b.n	800384c <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI323_OK;
 8003848:	2300      	movs	r3, #0
 800384a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800384c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <bmi3_error_codes_print_result>:
static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr);
static void               bmi3_delay_us(uint32_t period, void *intf_ptr);

/* ---------- Helper: printf error decoder (unchanged) ---------- */
void bmi3_error_codes_print_result(const char api_name[], int8_t rslt)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	460b      	mov	r3, r1
 8003866:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8003868:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800386c:	330e      	adds	r3, #14
 800386e:	2b0e      	cmp	r3, #14
 8003870:	f200 8092 	bhi.w	8003998 <bmi3_error_codes_print_result+0x13c>
 8003874:	a201      	add	r2, pc, #4	@ (adr r2, 800387c <bmi3_error_codes_print_result+0x20>)
 8003876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387a:	bf00      	nop
 800387c:	08003989 	.word	0x08003989
 8003880:	08003979 	.word	0x08003979
 8003884:	08003969 	.word	0x08003969
 8003888:	08003959 	.word	0x08003959
 800388c:	08003949 	.word	0x08003949
 8003890:	08003939 	.word	0x08003939
 8003894:	08003929 	.word	0x08003929
 8003898:	080038f9 	.word	0x080038f9
 800389c:	080038e9 	.word	0x080038e9
 80038a0:	08003919 	.word	0x08003919
 80038a4:	08003909 	.word	0x08003909
 80038a8:	080038d9 	.word	0x080038d9
 80038ac:	080038c9 	.word	0x080038c9
 80038b0:	080038b9 	.word	0x080038b9
 80038b4:	080039a9 	.word	0x080039a9
    {
        case BMI3_OK: break;
        case BMI3_E_NULL_PTR:
            printf("%s\tError [%d] : Null pointer\r\n", api_name, rslt); break;
 80038b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038bc:	461a      	mov	r2, r3
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	483c      	ldr	r0, [pc, #240]	@ (80039b4 <bmi3_error_codes_print_result+0x158>)
 80038c2:	f006 fadd 	bl	8009e80 <iprintf>
 80038c6:	e070      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_COM_FAIL:
            printf("%s\tError [%d] : Communication failure\r\n", api_name, rslt); break;
 80038c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038cc:	461a      	mov	r2, r3
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4839      	ldr	r0, [pc, #228]	@ (80039b8 <bmi3_error_codes_print_result+0x15c>)
 80038d2:	f006 fad5 	bl	8009e80 <iprintf>
 80038d6:	e068      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DEV_NOT_FOUND:
            printf("%s\tError [%d] : Device not found (bad chip-id?)\r\n", api_name, rslt); break;
 80038d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038dc:	461a      	mov	r2, r3
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4836      	ldr	r0, [pc, #216]	@ (80039bc <bmi3_error_codes_print_result+0x160>)
 80038e2:	f006 facd 	bl	8009e80 <iprintf>
 80038e6:	e060      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_SENSOR:
            printf("%s\tError [%d] : Invalid sensor selection\r\n", api_name, rslt); break;
 80038e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ec:	461a      	mov	r2, r3
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4833      	ldr	r0, [pc, #204]	@ (80039c0 <bmi3_error_codes_print_result+0x164>)
 80038f2:	f006 fac5 	bl	8009e80 <iprintf>
 80038f6:	e058      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INT_PIN:
            printf("%s\tError [%d] : Invalid INT pin (only INT1/INT2)\r\n", api_name, rslt); break;
 80038f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038fc:	461a      	mov	r2, r3
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4830      	ldr	r0, [pc, #192]	@ (80039c4 <bmi3_error_codes_print_result+0x168>)
 8003902:	f006 fabd 	bl	8009e80 <iprintf>
 8003906:	e050      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_ACC_INVALID_CFG:
            printf("%s\tError [%d] : Accel config invalid\r\n", api_name, rslt); break;
 8003908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800390c:	461a      	mov	r2, r3
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	482d      	ldr	r0, [pc, #180]	@ (80039c8 <bmi3_error_codes_print_result+0x16c>)
 8003912:	f006 fab5 	bl	8009e80 <iprintf>
 8003916:	e048      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_GYRO_INVALID_CFG:
            printf("%s\tError [%d] : Gyro config invalid\r\n", api_name, rslt); break;
 8003918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800391c:	461a      	mov	r2, r3
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	482a      	ldr	r0, [pc, #168]	@ (80039cc <bmi3_error_codes_print_result+0x170>)
 8003922:	f006 faad 	bl	8009e80 <iprintf>
 8003926:	e040      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INPUT:
            printf("%s\tError [%d] : Invalid input\r\n", api_name, rslt); break;
 8003928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800392c:	461a      	mov	r2, r3
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4827      	ldr	r0, [pc, #156]	@ (80039d0 <bmi3_error_codes_print_result+0x174>)
 8003932:	f006 faa5 	bl	8009e80 <iprintf>
 8003936:	e038      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_STATUS:
            printf("%s\tError [%d] : Invalid status\r\n", api_name, rslt); break;
 8003938:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800393c:	461a      	mov	r2, r3
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4824      	ldr	r0, [pc, #144]	@ (80039d4 <bmi3_error_codes_print_result+0x178>)
 8003942:	f006 fa9d 	bl	8009e80 <iprintf>
 8003946:	e030      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DATA_RDY_INT_FAILED:
            printf("%s\tError [%d] : DRDY error\r\n", api_name, rslt); break;
 8003948:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800394c:	461a      	mov	r2, r3
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4821      	ldr	r0, [pc, #132]	@ (80039d8 <bmi3_error_codes_print_result+0x17c>)
 8003952:	f006 fa95 	bl	8009e80 <iprintf>
 8003956:	e028      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_FOC_POSITION:
            printf("%s\tError [%d] : FOC position invalid\r\n", api_name, rslt); break;
 8003958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800395c:	461a      	mov	r2, r3
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	481e      	ldr	r0, [pc, #120]	@ (80039dc <bmi3_error_codes_print_result+0x180>)
 8003962:	f006 fa8d 	bl	8009e80 <iprintf>
 8003966:	e020      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_ST_SELECTION:
            printf("%s\tError [%d] : Self-test selection invalid\r\n", api_name, rslt); break;
 8003968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800396c:	461a      	mov	r2, r3
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	481b      	ldr	r0, [pc, #108]	@ (80039e0 <bmi3_error_codes_print_result+0x184>)
 8003972:	f006 fa85 	bl	8009e80 <iprintf>
 8003976:	e018      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_OUT_OF_RANGE:
            printf("%s\tError [%d] : Out of range\r\n", api_name, rslt); break;
 8003978:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800397c:	461a      	mov	r2, r3
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4818      	ldr	r0, [pc, #96]	@ (80039e4 <bmi3_error_codes_print_result+0x188>)
 8003982:	f006 fa7d 	bl	8009e80 <iprintf>
 8003986:	e010      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_FEATURE_ENGINE_STATUS:
            printf("%s\tError [%d] : Feature engine enable mask missing\r\n", api_name, rslt); break;
 8003988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800398c:	461a      	mov	r2, r3
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4815      	ldr	r0, [pc, #84]	@ (80039e8 <bmi3_error_codes_print_result+0x18c>)
 8003992:	f006 fa75 	bl	8009e80 <iprintf>
 8003996:	e008      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        default:
            printf("%s\tError [%d] : Unknown\r\n", api_name, rslt); break;
 8003998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800399c:	461a      	mov	r2, r3
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4812      	ldr	r0, [pc, #72]	@ (80039ec <bmi3_error_codes_print_result+0x190>)
 80039a2:	f006 fa6d 	bl	8009e80 <iprintf>
 80039a6:	e000      	b.n	80039aa <bmi3_error_codes_print_result+0x14e>
        case BMI3_OK: break;
 80039a8:	bf00      	nop
    }
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	0800bd98 	.word	0x0800bd98
 80039b8:	0800bdb8 	.word	0x0800bdb8
 80039bc:	0800bde0 	.word	0x0800bde0
 80039c0:	0800be14 	.word	0x0800be14
 80039c4:	0800be40 	.word	0x0800be40
 80039c8:	0800be74 	.word	0x0800be74
 80039cc:	0800be9c 	.word	0x0800be9c
 80039d0:	0800bec4 	.word	0x0800bec4
 80039d4:	0800bee4 	.word	0x0800bee4
 80039d8:	0800bf08 	.word	0x0800bf08
 80039dc:	0800bf28 	.word	0x0800bf28
 80039e0:	0800bf50 	.word	0x0800bf50
 80039e4:	0800bf80 	.word	0x0800bf80
 80039e8:	0800bfa0 	.word	0x0800bfa0
 80039ec:	0800bfd8 	.word	0x0800bfd8

080039f0 <bmi3_interface_init>:

/* Bind Bosch */
int8_t bmi3_interface_init(struct bmi3_dev *dev, int8_t intf)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL) return BMI3_E_NULL_PTR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d102      	bne.n	8003a08 <bmi3_interface_init+0x18>
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295
 8003a06:	e02b      	b.n	8003a60 <bmi3_interface_init+0x70>

    /* Configure delay callback (Bosch often requests us-level delays; coarse ms is OK) */
    dev->delay_us = bmi3_delay_us;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <bmi3_interface_init+0x7c>)
 8003a0c:	619a      	str	r2, [r3, #24]

    /* Configure max read/write length (not strictly required on MCU, but set anyway) */
    dev->read_write_len = READ_WRITE_LEN;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	81da      	strh	r2, [r3, #14]

    /* Choose interface: prefer I2C for bring-up */
    if (intf == BMI3_I2C_INTF)
 8003a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d10c      	bne.n	8003a36 <bmi3_interface_init+0x46>
    {
        dev->intf     = BMI3_I2C_INTF;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_i2c_read;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a12      	ldr	r2, [pc, #72]	@ (8003a70 <bmi3_interface_init+0x80>)
 8003a26:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_i2c_write;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <bmi3_interface_init+0x84>)
 8003a2c:	615a      	str	r2, [r3, #20]

        /* Pass the HAL handle as intf_ptr (driver passes it back to our hooks) */
        dev->intf_ptr = (void*)&BMI3_I2C_HANDLE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a11      	ldr	r2, [pc, #68]	@ (8003a78 <bmi3_interface_init+0x88>)
 8003a32:	605a      	str	r2, [r3, #4]
 8003a34:	e013      	b.n	8003a5e <bmi3_interface_init+0x6e>
    }
    else if (intf == BMI3_SPI_INTF)
 8003a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10c      	bne.n	8003a58 <bmi3_interface_init+0x68>
    {
        dev->intf     = BMI3_SPI_INTF;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_spi_read;   /* currently stubbed to return error */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a0d      	ldr	r2, [pc, #52]	@ (8003a7c <bmi3_interface_init+0x8c>)
 8003a48:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_spi_write;  /* currently stubbed to return error */
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a0c      	ldr	r2, [pc, #48]	@ (8003a80 <bmi3_interface_init+0x90>)
 8003a4e:	615a      	str	r2, [r3, #20]
        dev->intf_ptr = NULL;            /* set later if you implement SPI */
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	605a      	str	r2, [r3, #4]
 8003a56:	e002      	b.n	8003a5e <bmi3_interface_init+0x6e>
    }
    else
    {
        return BMI3_E_INVALID_INPUT;
 8003a58:	f06f 0307 	mvn.w	r3, #7
 8003a5c:	e000      	b.n	8003a60 <bmi3_interface_init+0x70>
    }

    return BMI3_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	08003b7d 	.word	0x08003b7d
 8003a70:	08003a85 	.word	0x08003a85
 8003a74:	08003ae1 	.word	0x08003ae1
 8003a78:	200003e4 	.word	0x200003e4
 8003a7c:	08003b3d 	.word	0x08003b3d
 8003a80:	08003b5d 	.word	0x08003b5d

08003a84 <bmi3_i2c_read>:

/* ========== HAL-backed implementations ========== */
/* I2C: use HAL_I2C_Mem_Read/Write, note HAL uses 8-bit address */
static BMI3_INTF_RET_TYPE bmi3_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af04      	add	r7, sp, #16
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <bmi3_i2c_read+0x1e>
 8003a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003adc <bmi3_i2c_read+0x58>)
 8003aa0:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(hi2c,
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003aae:	9102      	str	r1, [sp, #8]
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	21d0      	movs	r1, #208	@ 0xd0
 8003aba:	6978      	ldr	r0, [r7, #20]
 8003abc:	f002 fa46 	bl	8005f4c <HAL_I2C_Mem_Read>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	74fb      	strb	r3, [r7, #19]
                                            reg_addr,
                                            I2C_MEMADD_SIZE_8BIT,
                                            reg_data,
                                            (uint16_t)len,
                                            1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003ac4:	7cfb      	ldrb	r3, [r7, #19]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <bmi3_i2c_read+0x4a>
 8003aca:	2300      	movs	r3, #0
 8003acc:	e001      	b.n	8003ad2 <bmi3_i2c_read+0x4e>
 8003ace:	f06f 0301 	mvn.w	r3, #1
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	200003e4 	.word	0x200003e4

08003ae0 <bmi3_i2c_write>:

static BMI3_INTF_RET_TYPE bmi3_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08a      	sub	sp, #40	@ 0x28
 8003ae4:	af04      	add	r7, sp, #16
 8003ae6:	60b9      	str	r1, [r7, #8]
 8003ae8:	607a      	str	r2, [r7, #4]
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	4603      	mov	r3, r0
 8003aee:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <bmi3_i2c_write+0x1e>
 8003afa:	4b0f      	ldr	r3, [pc, #60]	@ (8003b38 <bmi3_i2c_write+0x58>)
 8003afc:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Write(hi2c,
 8003afe:	7bfb      	ldrb	r3, [r7, #15]
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b0a:	9102      	str	r1, [sp, #8]
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	2301      	movs	r3, #1
 8003b14:	21d0      	movs	r1, #208	@ 0xd0
 8003b16:	6978      	ldr	r0, [r7, #20]
 8003b18:	f002 f91e 	bl	8005d58 <HAL_I2C_Mem_Write>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	74fb      	strb	r3, [r7, #19]
                                             reg_addr,
                                             I2C_MEMADD_SIZE_8BIT,
                                             (uint8_t*)reg_data,
                                             (uint16_t)len,
                                             1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003b20:	7cfb      	ldrb	r3, [r7, #19]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <bmi3_i2c_write+0x4a>
 8003b26:	2300      	movs	r3, #0
 8003b28:	e001      	b.n	8003b2e <bmi3_i2c_write+0x4e>
 8003b2a:	f06f 0301 	mvn.w	r3, #1
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	200003e4 	.word	0x200003e4

08003b3c <bmi3_spi_read>:

/* SPI: leave as stubs until you wire SPI + CS pin; prevents link errors */
static BMI3_INTF_RET_TYPE bmi3_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	607a      	str	r2, [r7, #4]
 8003b46:	603b      	str	r3, [r7, #0]
 8003b48:	4603      	mov	r3, r0
 8003b4a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003b4c:	f06f 0301 	mvn.w	r3, #1
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3714      	adds	r7, #20
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <bmi3_spi_write>:

static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	607a      	str	r2, [r7, #4]
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	4603      	mov	r3, r0
 8003b6a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003b6c:	f06f 0301 	mvn.w	r3, #1
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3714      	adds	r7, #20
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <bmi3_delay_us>:

/* Delay: Bosch passes microseconds; we approximate using HAL_Delay(ms) */
static void bmi3_delay_us(uint32_t period, void *intf_ptr)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    HAL_Delay((period + 999) / 1000);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8003b8c:	4a05      	ldr	r2, [pc, #20]	@ (8003ba4 <bmi3_delay_us+0x28>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	099b      	lsrs	r3, r3, #6
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 fec9 	bl	800492c <HAL_Delay>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	10624dd3 	.word	0x10624dd3

08003ba8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bb4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d013      	beq.n	8003be8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003bc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bc4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8003bc8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00b      	beq.n	8003be8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003bd0:	e000      	b.n	8003bd4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003bd2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003bd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f9      	beq.n	8003bd2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003bde:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003be8:	687b      	ldr	r3, [r7, #4]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bfc:	f000 fe24 	bl	8004848 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c00:	f000 f854 	bl	8003cac <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003c04:	f000 f8c4 	bl	8003d90 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c08:	f000 fa2a 	bl	8004060 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c0c:	f000 fa08 	bl	8004020 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003c10:	f000 f9dc 	bl	8003fcc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003c14:	f000 f958 	bl	8003ec8 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003c18:	f000 f8d6 	bl	8003dc8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003c1c:	f000 f926 	bl	8003e6c <MX_I2C1_Init>
  MX_UART4_Init();
 8003c20:	f000 f9aa 	bl	8003f78 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003c24:	213c      	movs	r1, #60	@ 0x3c
 8003c26:	4819      	ldr	r0, [pc, #100]	@ (8003c8c <main+0x94>)
 8003c28:	f004 f97e 	bl	8007f28 <HAL_TIM_Encoder_Start>
  //HAL_ADC_Start(&hadc1);
  //HAL_ADC_Start_DMA(&hadc1, &hall_data, 1);


  HAL_UART_Receive_IT(&huart4, rx_buff, 1);
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	4918      	ldr	r1, [pc, #96]	@ (8003c90 <main+0x98>)
 8003c30:	4818      	ldr	r0, [pc, #96]	@ (8003c94 <main+0x9c>)
 8003c32:	f004 fcd5 	bl	80085e0 <HAL_UART_Receive_IT>
    * Interface reference is given as a parameter
    * For I2C : BMI3_I2C_INTF
    * For SPI : BMI3_SPI_INTF
    */
  /* Select accel and gyro sensor. */
   sensor_data[0].type = BMI323_ACCEL;
 8003c36:	4b18      	ldr	r3, [pc, #96]	@ (8003c98 <main+0xa0>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	701a      	strb	r2, [r3, #0]
   sensor_data[1].type = BMI323_GYRO;
 8003c3c:	4b16      	ldr	r3, [pc, #88]	@ (8003c98 <main+0xa0>)
 8003c3e:	2201      	movs	r2, #1
 8003c40:	751a      	strb	r2, [r3, #20]
   sensor_data[2].type = BMI323_TEMP;
 8003c42:	4b15      	ldr	r3, [pc, #84]	@ (8003c98 <main+0xa0>)
 8003c44:	220d      	movs	r2, #13
 8003c46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
   rslt = bmi3_interface_init(&dev, BMI3_I2C_INTF);
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	4813      	ldr	r0, [pc, #76]	@ (8003c9c <main+0xa4>)
 8003c4e:	f7ff fecf 	bl	80039f0 <bmi3_interface_init>
 8003c52:	4603      	mov	r3, r0
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b12      	ldr	r3, [pc, #72]	@ (8003ca0 <main+0xa8>)
 8003c58:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi3_interface_init", rslt);
 8003c5a:	4b11      	ldr	r3, [pc, #68]	@ (8003ca0 <main+0xa8>)
 8003c5c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c60:	4619      	mov	r1, r3
 8003c62:	4810      	ldr	r0, [pc, #64]	@ (8003ca4 <main+0xac>)
 8003c64:	f7ff fdfa 	bl	800385c <bmi3_error_codes_print_result>

   /* Initialize bmi323. */
   rslt = bmi323_init(&dev);
 8003c68:	480c      	ldr	r0, [pc, #48]	@ (8003c9c <main+0xa4>)
 8003c6a:	f7ff f807 	bl	8002c7c <bmi323_init>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	461a      	mov	r2, r3
 8003c72:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <main+0xa8>)
 8003c74:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi323_init", rslt);
 8003c76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ca0 <main+0xa8>)
 8003c78:	f993 3000 	ldrsb.w	r3, [r3]
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	480a      	ldr	r0, [pc, #40]	@ (8003ca8 <main+0xb0>)
 8003c80:	f7ff fdec 	bl	800385c <bmi3_error_codes_print_result>

  	  	 */



	  check_buffer();
 8003c84:	f000 fa92 	bl	80041ac <check_buffer>
 8003c88:	e7fc      	b.n	8003c84 <main+0x8c>
 8003c8a:	bf00      	nop
 8003c8c:	20000438 	.word	0x20000438
 8003c90:	20000510 	.word	0x20000510
 8003c94:	20000480 	.word	0x20000480
 8003c98:	20000590 	.word	0x20000590
 8003c9c:	2000056c 	.word	0x2000056c
 8003ca0:	2000058c 	.word	0x2000058c
 8003ca4:	0800bff4 	.word	0x0800bff4
 8003ca8:	0800c008 	.word	0x0800c008

08003cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b094      	sub	sp, #80	@ 0x50
 8003cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cb2:	f107 031c 	add.w	r3, r7, #28
 8003cb6:	2234      	movs	r2, #52	@ 0x34
 8003cb8:	2100      	movs	r1, #0
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f006 f935 	bl	8009f2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cc0:	f107 0308 	add.w	r3, r7, #8
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
 8003cca:	609a      	str	r2, [r3, #8]
 8003ccc:	60da      	str	r2, [r3, #12]
 8003cce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	607b      	str	r3, [r7, #4]
 8003cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d88 <SystemClock_Config+0xdc>)
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	4a2b      	ldr	r2, [pc, #172]	@ (8003d88 <SystemClock_Config+0xdc>)
 8003cda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cde:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ce0:	4b29      	ldr	r3, [pc, #164]	@ (8003d88 <SystemClock_Config+0xdc>)
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce8:	607b      	str	r3, [r7, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cec:	2300      	movs	r3, #0
 8003cee:	603b      	str	r3, [r7, #0]
 8003cf0:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <SystemClock_Config+0xe0>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a25      	ldr	r2, [pc, #148]	@ (8003d8c <SystemClock_Config+0xe0>)
 8003cf6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	4b23      	ldr	r3, [pc, #140]	@ (8003d8c <SystemClock_Config+0xe0>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003d04:	603b      	str	r3, [r7, #0]
 8003d06:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d08:	2302      	movs	r3, #2
 8003d0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d10:	2310      	movs	r3, #16
 8003d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d14:	2302      	movs	r3, #2
 8003d16:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003d1c:	2308      	movs	r3, #8
 8003d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003d20:	23b4      	movs	r3, #180	@ 0xb4
 8003d22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d24:	2302      	movs	r3, #2
 8003d26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d30:	f107 031c 	add.w	r3, r7, #28
 8003d34:	4618      	mov	r0, r3
 8003d36:	f003 fdb3 	bl	80078a0 <HAL_RCC_OscConfig>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003d40:	f000 fa50 	bl	80041e4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003d44:	f002 fee8 	bl	8006b18 <HAL_PWREx_EnableOverDrive>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003d4e:	f000 fa49 	bl	80041e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d52:	230f      	movs	r3, #15
 8003d54:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d56:	2302      	movs	r3, #2
 8003d58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003d5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003d62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003d64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d68:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003d6a:	f107 0308 	add.w	r3, r7, #8
 8003d6e:	2105      	movs	r1, #5
 8003d70:	4618      	mov	r0, r3
 8003d72:	f002 ff21 	bl	8006bb8 <HAL_RCC_ClockConfig>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003d7c:	f000 fa32 	bl	80041e4 <Error_Handler>
  }
}
 8003d80:	bf00      	nop
 8003d82:	3750      	adds	r7, #80	@ 0x50
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	40007000 	.word	0x40007000

08003d90 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b098      	sub	sp, #96	@ 0x60
 8003d94:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d96:	1d3b      	adds	r3, r7, #4
 8003d98:	225c      	movs	r2, #92	@ 0x5c
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f006 f8c4 	bl	8009f2a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8003da2:	2310      	movs	r3, #16
 8003da4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8003da6:	2301      	movs	r3, #1
 8003da8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003dac:	1d3b      	adds	r3, r7, #4
 8003dae:	4618      	mov	r0, r3
 8003db0:	f003 f81c 	bl	8006dec <HAL_RCCEx_PeriphCLKConfig>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8003dba:	f000 fa13 	bl	80041e4 <Error_Handler>
  }
}
 8003dbe:	bf00      	nop
 8003dc0:	3760      	adds	r7, #96	@ 0x60
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003dce:	463b      	mov	r3, r7
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	605a      	str	r2, [r3, #4]
 8003dd6:	609a      	str	r2, [r3, #8]
 8003dd8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003dda:	4b21      	ldr	r3, [pc, #132]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003ddc:	4a21      	ldr	r2, [pc, #132]	@ (8003e64 <MX_ADC1_Init+0x9c>)
 8003dde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8003de0:	4b1f      	ldr	r3, [pc, #124]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003de2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003de6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003de8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003dee:	4b1c      	ldr	r3, [pc, #112]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003df4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003dfa:	4b19      	ldr	r3, [pc, #100]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e02:	4b17      	ldr	r3, [pc, #92]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e08:	4b15      	ldr	r3, [pc, #84]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e0a:	4a17      	ldr	r2, [pc, #92]	@ (8003e68 <MX_ADC1_Init+0xa0>)
 8003e0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e0e:	4b14      	ldr	r3, [pc, #80]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003e14:	4b12      	ldr	r3, [pc, #72]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003e1a:	4b11      	ldr	r3, [pc, #68]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e22:	4b0f      	ldr	r3, [pc, #60]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e24:	2201      	movs	r2, #1
 8003e26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e28:	480d      	ldr	r0, [pc, #52]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e2a:	f000 fda3 	bl	8004974 <HAL_ADC_Init>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003e34:	f000 f9d6 	bl	80041e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e44:	463b      	mov	r3, r7
 8003e46:	4619      	mov	r1, r3
 8003e48:	4805      	ldr	r0, [pc, #20]	@ (8003e60 <MX_ADC1_Init+0x98>)
 8003e4a:	f000 fdd7 	bl	80049fc <HAL_ADC_ConfigChannel>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003e54:	f000 f9c6 	bl	80041e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e58:	bf00      	nop
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	2000033c 	.word	0x2000033c
 8003e64:	40012000 	.word	0x40012000
 8003e68:	0f000001 	.word	0x0f000001

08003e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e70:	4b12      	ldr	r3, [pc, #72]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e72:	4a13      	ldr	r2, [pc, #76]	@ (8003ec0 <MX_I2C1_Init+0x54>)
 8003e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003e76:	4b11      	ldr	r3, [pc, #68]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e78:	4a12      	ldr	r2, [pc, #72]	@ (8003ec4 <MX_I2C1_Init+0x58>)
 8003e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003e82:	4b0e      	ldr	r3, [pc, #56]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e90:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003e96:	4b09      	ldr	r3, [pc, #36]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e9c:	4b07      	ldr	r3, [pc, #28]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ea2:	4b06      	ldr	r3, [pc, #24]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ea8:	4804      	ldr	r0, [pc, #16]	@ (8003ebc <MX_I2C1_Init+0x50>)
 8003eaa:	f001 fe11 	bl	8005ad0 <HAL_I2C_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003eb4:	f000 f996 	bl	80041e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003eb8:	bf00      	nop
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	200003e4 	.word	0x200003e4
 8003ec0:	40005400 	.word	0x40005400
 8003ec4:	000186a0 	.word	0x000186a0

08003ec8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08c      	sub	sp, #48	@ 0x30
 8003ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003ece:	f107 030c 	add.w	r3, r7, #12
 8003ed2:	2224      	movs	r2, #36	@ 0x24
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f006 f827 	bl	8009f2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003edc:	1d3b      	adds	r3, r7, #4
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003ee4:	4b22      	ldr	r3, [pc, #136]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003ee6:	4a23      	ldr	r2, [pc, #140]	@ (8003f74 <MX_TIM1_Init+0xac>)
 8003ee8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003eea:	4b21      	ldr	r3, [pc, #132]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2048;
 8003ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003ef8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003efc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003efe:	4b1c      	ldr	r3, [pc, #112]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f04:	4b1a      	ldr	r3, [pc, #104]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003f0a:	4b19      	ldr	r3, [pc, #100]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003f0c:	2280      	movs	r2, #128	@ 0x80
 8003f0e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003f10:	2303      	movs	r3, #3
 8003f12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003f14:	2302      	movs	r3, #2
 8003f16:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8003f20:	230a      	movs	r3, #10
 8003f22:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003f24:	2302      	movs	r3, #2
 8003f26:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8003f30:	230a      	movs	r3, #10
 8003f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003f34:	f107 030c 	add.w	r3, r7, #12
 8003f38:	4619      	mov	r1, r3
 8003f3a:	480d      	ldr	r0, [pc, #52]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003f3c:	f003 ff4e 	bl	8007ddc <HAL_TIM_Encoder_Init>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003f46:	f000 f94d 	bl	80041e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f52:	1d3b      	adds	r3, r7, #4
 8003f54:	4619      	mov	r1, r3
 8003f56:	4806      	ldr	r0, [pc, #24]	@ (8003f70 <MX_TIM1_Init+0xa8>)
 8003f58:	f004 fa62 	bl	8008420 <HAL_TIMEx_MasterConfigSynchronization>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8003f62:	f000 f93f 	bl	80041e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003f66:	bf00      	nop
 8003f68:	3730      	adds	r7, #48	@ 0x30
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20000438 	.word	0x20000438
 8003f74:	40010000 	.word	0x40010000

08003f78 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003f7c:	4b11      	ldr	r3, [pc, #68]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f7e:	4a12      	ldr	r2, [pc, #72]	@ (8003fc8 <MX_UART4_Init+0x50>)
 8003f80:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 4800;
 8003f82:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f84:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 8003f88:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003f96:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003f9c:	4b09      	ldr	r3, [pc, #36]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003f9e:	220c      	movs	r2, #12
 8003fa0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fa2:	4b08      	ldr	r3, [pc, #32]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fa8:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003fae:	4805      	ldr	r0, [pc, #20]	@ (8003fc4 <MX_UART4_Init+0x4c>)
 8003fb0:	f004 fac6 	bl	8008540 <HAL_UART_Init>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003fba:	f000 f913 	bl	80041e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003fbe:	bf00      	nop
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000480 	.word	0x20000480
 8003fc8:	40004c00 	.word	0x40004c00

08003fcc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fd0:	4b11      	ldr	r3, [pc, #68]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003fd2:	4a12      	ldr	r2, [pc, #72]	@ (800401c <MX_USART2_UART_Init+0x50>)
 8003fd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003fd6:	4b10      	ldr	r3, [pc, #64]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003fd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003fdc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fde:	4b0e      	ldr	r3, [pc, #56]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ff0:	4b09      	ldr	r3, [pc, #36]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003ff2:	220c      	movs	r2, #12
 8003ff4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ff6:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ffc:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004002:	4805      	ldr	r0, [pc, #20]	@ (8004018 <MX_USART2_UART_Init+0x4c>)
 8004004:	f004 fa9c 	bl	8008540 <HAL_UART_Init>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800400e:	f000 f8e9 	bl	80041e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004012:	bf00      	nop
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	200004c8 	.word	0x200004c8
 800401c:	40004400 	.word	0x40004400

08004020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004026:	2300      	movs	r3, #0
 8004028:	607b      	str	r3, [r7, #4]
 800402a:	4b0c      	ldr	r3, [pc, #48]	@ (800405c <MX_DMA_Init+0x3c>)
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	4a0b      	ldr	r2, [pc, #44]	@ (800405c <MX_DMA_Init+0x3c>)
 8004030:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004034:	6313      	str	r3, [r2, #48]	@ 0x30
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <MX_DMA_Init+0x3c>)
 8004038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800403e:	607b      	str	r3, [r7, #4]
 8004040:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004042:	2200      	movs	r2, #0
 8004044:	2100      	movs	r1, #0
 8004046:	2038      	movs	r0, #56	@ 0x38
 8004048:	f000 ffe1 	bl	800500e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800404c:	2038      	movs	r0, #56	@ 0x38
 800404e:	f000 fffa 	bl	8005046 <HAL_NVIC_EnableIRQ>

}
 8004052:	bf00      	nop
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800

08004060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b08a      	sub	sp, #40	@ 0x28
 8004064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004066:	f107 0314 	add.w	r3, r7, #20
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	605a      	str	r2, [r3, #4]
 8004070:	609a      	str	r2, [r3, #8]
 8004072:	60da      	str	r2, [r3, #12]
 8004074:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004076:	2300      	movs	r3, #0
 8004078:	613b      	str	r3, [r7, #16]
 800407a:	4b2d      	ldr	r3, [pc, #180]	@ (8004130 <MX_GPIO_Init+0xd0>)
 800407c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407e:	4a2c      	ldr	r2, [pc, #176]	@ (8004130 <MX_GPIO_Init+0xd0>)
 8004080:	f043 0304 	orr.w	r3, r3, #4
 8004084:	6313      	str	r3, [r2, #48]	@ 0x30
 8004086:	4b2a      	ldr	r3, [pc, #168]	@ (8004130 <MX_GPIO_Init+0xd0>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	4b26      	ldr	r3, [pc, #152]	@ (8004130 <MX_GPIO_Init+0xd0>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409a:	4a25      	ldr	r2, [pc, #148]	@ (8004130 <MX_GPIO_Init+0xd0>)
 800409c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040a2:	4b23      	ldr	r3, [pc, #140]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80040be:	4b1c      	ldr	r3, [pc, #112]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	60bb      	str	r3, [r7, #8]
 80040c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ca:	2300      	movs	r3, #0
 80040cc:	607b      	str	r3, [r7, #4]
 80040ce:	4b18      	ldr	r3, [pc, #96]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d2:	4a17      	ldr	r2, [pc, #92]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040d4:	f043 0302 	orr.w	r3, r3, #2
 80040d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040da:	4b15      	ldr	r3, [pc, #84]	@ (8004130 <MX_GPIO_Init+0xd0>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	607b      	str	r3, [r7, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80040e6:	2200      	movs	r2, #0
 80040e8:	2120      	movs	r1, #32
 80040ea:	4812      	ldr	r0, [pc, #72]	@ (8004134 <MX_GPIO_Init+0xd4>)
 80040ec:	f001 fcd6 	bl	8005a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80040f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80040f6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80040fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004100:	f107 0314 	add.w	r3, r7, #20
 8004104:	4619      	mov	r1, r3
 8004106:	480c      	ldr	r0, [pc, #48]	@ (8004138 <MX_GPIO_Init+0xd8>)
 8004108:	f001 fb34 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800410c:	2320      	movs	r3, #32
 800410e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004110:	2301      	movs	r3, #1
 8004112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004114:	2300      	movs	r3, #0
 8004116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004118:	2300      	movs	r3, #0
 800411a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800411c:	f107 0314 	add.w	r3, r7, #20
 8004120:	4619      	mov	r1, r3
 8004122:	4804      	ldr	r0, [pc, #16]	@ (8004134 <MX_GPIO_Init+0xd4>)
 8004124:	f001 fb26 	bl	8005774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004128:	bf00      	nop
 800412a:	3728      	adds	r7, #40	@ 0x28
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40023800 	.word	0x40023800
 8004134:	40020000 	.word	0x40020000
 8004138:	40020800 	.word	0x40020800

0800413c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff fd2e 	bl	8003ba8 <ITM_SendChar>
	return 0;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
	...

08004158 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a0c      	ldr	r2, [pc, #48]	@ (8004198 <HAL_UART_RxCpltCallback+0x40>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d111      	bne.n	800418e <HAL_UART_RxCpltCallback+0x36>
		nmea[i]=rx_buff[0];
 800416a:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <HAL_UART_RxCpltCallback+0x44>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <HAL_UART_RxCpltCallback+0x48>)
 8004172:	7819      	ldrb	r1, [r3, #0]
 8004174:	4b0b      	ldr	r3, [pc, #44]	@ (80041a4 <HAL_UART_RxCpltCallback+0x4c>)
 8004176:	5499      	strb	r1, [r3, r2]
		i++;
 8004178:	4b08      	ldr	r3, [pc, #32]	@ (800419c <HAL_UART_RxCpltCallback+0x44>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	3301      	adds	r3, #1
 800417e:	b2da      	uxtb	r2, r3
 8004180:	4b06      	ldr	r3, [pc, #24]	@ (800419c <HAL_UART_RxCpltCallback+0x44>)
 8004182:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, rx_buff, 1);
 8004184:	2201      	movs	r2, #1
 8004186:	4906      	ldr	r1, [pc, #24]	@ (80041a0 <HAL_UART_RxCpltCallback+0x48>)
 8004188:	4807      	ldr	r0, [pc, #28]	@ (80041a8 <HAL_UART_RxCpltCallback+0x50>)
 800418a:	f004 fa29 	bl	80085e0 <HAL_UART_Receive_IT>
	}
}
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40004c00 	.word	0x40004c00
 800419c:	2000056b 	.word	0x2000056b
 80041a0:	20000510 	.word	0x20000510
 80041a4:	20000514 	.word	0x20000514
 80041a8:	20000480 	.word	0x20000480

080041ac <check_buffer>:
void check_buffer(){
 80041ac:	b480      	push	{r7}
 80041ae:	af00      	add	r7, sp, #0
	if(i==30){
 80041b0:	4b0a      	ldr	r3, [pc, #40]	@ (80041dc <check_buffer+0x30>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	2b1e      	cmp	r3, #30
 80041b6:	d102      	bne.n	80041be <check_buffer+0x12>
		i=0;
 80041b8:	4b08      	ldr	r3, [pc, #32]	@ (80041dc <check_buffer+0x30>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
	}
	if(nmea[i-1]==10){
 80041be:	4b07      	ldr	r3, [pc, #28]	@ (80041dc <check_buffer+0x30>)
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	4a06      	ldr	r2, [pc, #24]	@ (80041e0 <check_buffer+0x34>)
 80041c6:	5cd3      	ldrb	r3, [r2, r3]
 80041c8:	2b0a      	cmp	r3, #10
 80041ca:	d102      	bne.n	80041d2 <check_buffer+0x26>

		i=0;
 80041cc:	4b03      	ldr	r3, [pc, #12]	@ (80041dc <check_buffer+0x30>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	701a      	strb	r2, [r3, #0]
	}
}
 80041d2:	bf00      	nop
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	2000056b 	.word	0x2000056b
 80041e0:	20000514 	.word	0x20000514

080041e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041e8:	b672      	cpsid	i
}
 80041ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041ec:	bf00      	nop
 80041ee:	e7fd      	b.n	80041ec <Error_Handler+0x8>

080041f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	4b10      	ldr	r3, [pc, #64]	@ (800423c <HAL_MspInit+0x4c>)
 80041fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fe:	4a0f      	ldr	r2, [pc, #60]	@ (800423c <HAL_MspInit+0x4c>)
 8004200:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004204:	6453      	str	r3, [r2, #68]	@ 0x44
 8004206:	4b0d      	ldr	r3, [pc, #52]	@ (800423c <HAL_MspInit+0x4c>)
 8004208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800420e:	607b      	str	r3, [r7, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	603b      	str	r3, [r7, #0]
 8004216:	4b09      	ldr	r3, [pc, #36]	@ (800423c <HAL_MspInit+0x4c>)
 8004218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421a:	4a08      	ldr	r2, [pc, #32]	@ (800423c <HAL_MspInit+0x4c>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004220:	6413      	str	r3, [r2, #64]	@ 0x40
 8004222:	4b06      	ldr	r3, [pc, #24]	@ (800423c <HAL_MspInit+0x4c>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422a:	603b      	str	r3, [r7, #0]
 800422c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800422e:	2007      	movs	r0, #7
 8004230:	f000 fee2 	bl	8004ff8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004234:	bf00      	nop
 8004236:	3708      	adds	r7, #8
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40023800 	.word	0x40023800

08004240 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004248:	f107 0314 	add.w	r3, r7, #20
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	60da      	str	r2, [r3, #12]
 8004256:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a2f      	ldr	r2, [pc, #188]	@ (800431c <HAL_ADC_MspInit+0xdc>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d157      	bne.n	8004312 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
 8004266:	4b2e      	ldr	r3, [pc, #184]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	4a2d      	ldr	r2, [pc, #180]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 800426c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004270:	6453      	str	r3, [r2, #68]	@ 0x44
 8004272:	4b2b      	ldr	r3, [pc, #172]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 8004274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	4b27      	ldr	r3, [pc, #156]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 8004284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004286:	4a26      	ldr	r2, [pc, #152]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	6313      	str	r3, [r2, #48]	@ 0x30
 800428e:	4b24      	ldr	r3, [pc, #144]	@ (8004320 <HAL_ADC_MspInit+0xe0>)
 8004290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Hall_sensor_Pin;
 800429a:	2301      	movs	r3, #1
 800429c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800429e:	2303      	movs	r3, #3
 80042a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Hall_sensor_GPIO_Port, &GPIO_InitStruct);
 80042a6:	f107 0314 	add.w	r3, r7, #20
 80042aa:	4619      	mov	r1, r3
 80042ac:	481d      	ldr	r0, [pc, #116]	@ (8004324 <HAL_ADC_MspInit+0xe4>)
 80042ae:	f001 fa61 	bl	8005774 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80042b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042b4:	4a1d      	ldr	r2, [pc, #116]	@ (800432c <HAL_ADC_MspInit+0xec>)
 80042b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80042b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042be:	4b1a      	ldr	r3, [pc, #104]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80042c4:	4b18      	ldr	r3, [pc, #96]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80042ca:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80042d2:	4b15      	ldr	r3, [pc, #84]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80042da:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80042e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80042e2:	4b11      	ldr	r3, [pc, #68]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80042ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042f0:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80042f6:	480c      	ldr	r0, [pc, #48]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 80042f8:	f000 fec0 	bl	800507c <HAL_DMA_Init>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004302:	f7ff ff6f 	bl	80041e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a07      	ldr	r2, [pc, #28]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 800430a:	639a      	str	r2, [r3, #56]	@ 0x38
 800430c:	4a06      	ldr	r2, [pc, #24]	@ (8004328 <HAL_ADC_MspInit+0xe8>)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004312:	bf00      	nop
 8004314:	3728      	adds	r7, #40	@ 0x28
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40012000 	.word	0x40012000
 8004320:	40023800 	.word	0x40023800
 8004324:	40020000 	.word	0x40020000
 8004328:	20000384 	.word	0x20000384
 800432c:	40026410 	.word	0x40026410

08004330 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08a      	sub	sp, #40	@ 0x28
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004338:	f107 0314 	add.w	r3, r7, #20
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	605a      	str	r2, [r3, #4]
 8004342:	609a      	str	r2, [r3, #8]
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a19      	ldr	r2, [pc, #100]	@ (80043b4 <HAL_I2C_MspInit+0x84>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d12b      	bne.n	80043aa <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004352:	2300      	movs	r3, #0
 8004354:	613b      	str	r3, [r7, #16]
 8004356:	4b18      	ldr	r3, [pc, #96]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	4a17      	ldr	r2, [pc, #92]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 800435c:	f043 0302 	orr.w	r3, r3, #2
 8004360:	6313      	str	r3, [r2, #48]	@ 0x30
 8004362:	4b15      	ldr	r3, [pc, #84]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800436e:	23c0      	movs	r3, #192	@ 0xc0
 8004370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004372:	2312      	movs	r3, #18
 8004374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004376:	2300      	movs	r3, #0
 8004378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800437a:	2303      	movs	r3, #3
 800437c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800437e:	2304      	movs	r3, #4
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004382:	f107 0314 	add.w	r3, r7, #20
 8004386:	4619      	mov	r1, r3
 8004388:	480c      	ldr	r0, [pc, #48]	@ (80043bc <HAL_I2C_MspInit+0x8c>)
 800438a:	f001 f9f3 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	4b09      	ldr	r3, [pc, #36]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	4a08      	ldr	r2, [pc, #32]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 8004398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800439c:	6413      	str	r3, [r2, #64]	@ 0x40
 800439e:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <HAL_I2C_MspInit+0x88>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80043aa:	bf00      	nop
 80043ac:	3728      	adds	r7, #40	@ 0x28
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40005400 	.word	0x40005400
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40020400 	.word	0x40020400

080043c0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	@ 0x28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c8:	f107 0314 	add.w	r3, r7, #20
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	609a      	str	r2, [r3, #8]
 80043d4:	60da      	str	r2, [r3, #12]
 80043d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004454 <HAL_TIM_Encoder_MspInit+0x94>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d134      	bne.n	800444c <HAL_TIM_Encoder_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
 80043e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80043f2:	4b19      	ldr	r3, [pc, #100]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 80043f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	613b      	str	r3, [r7, #16]
 80043fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	4b15      	ldr	r3, [pc, #84]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 8004404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004406:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 8004408:	f043 0301 	orr.w	r3, r3, #1
 800440c:	6313      	str	r3, [r2, #48]	@ 0x30
 800440e:	4b12      	ldr	r3, [pc, #72]	@ (8004458 <HAL_TIM_Encoder_MspInit+0x98>)
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800441a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800441e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004420:	2302      	movs	r3, #2
 8004422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004424:	2300      	movs	r3, #0
 8004426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004428:	2300      	movs	r3, #0
 800442a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800442c:	2301      	movs	r3, #1
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	4619      	mov	r1, r3
 8004436:	4809      	ldr	r0, [pc, #36]	@ (800445c <HAL_TIM_Encoder_MspInit+0x9c>)
 8004438:	f001 f99c 	bl	8005774 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800443c:	2200      	movs	r2, #0
 800443e:	2100      	movs	r1, #0
 8004440:	2019      	movs	r0, #25
 8004442:	f000 fde4 	bl	800500e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004446:	2019      	movs	r0, #25
 8004448:	f000 fdfd 	bl	8005046 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800444c:	bf00      	nop
 800444e:	3728      	adds	r7, #40	@ 0x28
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40010000 	.word	0x40010000
 8004458:	40023800 	.word	0x40023800
 800445c:	40020000 	.word	0x40020000

08004460 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08c      	sub	sp, #48	@ 0x30
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004468:	f107 031c 	add.w	r3, r7, #28
 800446c:	2200      	movs	r2, #0
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	605a      	str	r2, [r3, #4]
 8004472:	609a      	str	r2, [r3, #8]
 8004474:	60da      	str	r2, [r3, #12]
 8004476:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a45      	ldr	r2, [pc, #276]	@ (8004594 <HAL_UART_MspInit+0x134>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d153      	bne.n	800452a <HAL_UART_MspInit+0xca>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	61bb      	str	r3, [r7, #24]
 8004486:	4b44      	ldr	r3, [pc, #272]	@ (8004598 <HAL_UART_MspInit+0x138>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	4a43      	ldr	r2, [pc, #268]	@ (8004598 <HAL_UART_MspInit+0x138>)
 800448c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004490:	6413      	str	r3, [r2, #64]	@ 0x40
 8004492:	4b41      	ldr	r3, [pc, #260]	@ (8004598 <HAL_UART_MspInit+0x138>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800449a:	61bb      	str	r3, [r7, #24]
 800449c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a6:	4a3c      	ldr	r2, [pc, #240]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	617b      	str	r3, [r7, #20]
 80044b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044ba:	2300      	movs	r3, #0
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	4b36      	ldr	r3, [pc, #216]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c2:	4a35      	ldr	r2, [pc, #212]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044c4:	f043 0304 	orr.w	r3, r3, #4
 80044c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044ca:	4b33      	ldr	r3, [pc, #204]	@ (8004598 <HAL_UART_MspInit+0x138>)
 80044cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80044d6:	2302      	movs	r3, #2
 80044d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044da:	2302      	movs	r3, #2
 80044dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044e2:	2303      	movs	r3, #3
 80044e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80044e6:	2308      	movs	r3, #8
 80044e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ea:	f107 031c 	add.w	r3, r7, #28
 80044ee:	4619      	mov	r1, r3
 80044f0:	482a      	ldr	r0, [pc, #168]	@ (800459c <HAL_UART_MspInit+0x13c>)
 80044f2:	f001 f93f 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80044f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fc:	2302      	movs	r3, #2
 80044fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004504:	2303      	movs	r3, #3
 8004506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004508:	2308      	movs	r3, #8
 800450a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800450c:	f107 031c 	add.w	r3, r7, #28
 8004510:	4619      	mov	r1, r3
 8004512:	4823      	ldr	r0, [pc, #140]	@ (80045a0 <HAL_UART_MspInit+0x140>)
 8004514:	f001 f92e 	bl	8005774 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004518:	2200      	movs	r2, #0
 800451a:	2100      	movs	r1, #0
 800451c:	2034      	movs	r0, #52	@ 0x34
 800451e:	f000 fd76 	bl	800500e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004522:	2034      	movs	r0, #52	@ 0x34
 8004524:	f000 fd8f 	bl	8005046 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004528:	e030      	b.n	800458c <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a1d      	ldr	r2, [pc, #116]	@ (80045a4 <HAL_UART_MspInit+0x144>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d12b      	bne.n	800458c <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004534:	2300      	movs	r3, #0
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	4b17      	ldr	r3, [pc, #92]	@ (8004598 <HAL_UART_MspInit+0x138>)
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	4a16      	ldr	r2, [pc, #88]	@ (8004598 <HAL_UART_MspInit+0x138>)
 800453e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004542:	6413      	str	r3, [r2, #64]	@ 0x40
 8004544:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <HAL_UART_MspInit+0x138>)
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004550:	2300      	movs	r3, #0
 8004552:	60bb      	str	r3, [r7, #8]
 8004554:	4b10      	ldr	r3, [pc, #64]	@ (8004598 <HAL_UART_MspInit+0x138>)
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	4a0f      	ldr	r2, [pc, #60]	@ (8004598 <HAL_UART_MspInit+0x138>)
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004560:	4b0d      	ldr	r3, [pc, #52]	@ (8004598 <HAL_UART_MspInit+0x138>)
 8004562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800456c:	230c      	movs	r3, #12
 800456e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004570:	2302      	movs	r3, #2
 8004572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004574:	2300      	movs	r3, #0
 8004576:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004578:	2303      	movs	r3, #3
 800457a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800457c:	2307      	movs	r3, #7
 800457e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004580:	f107 031c 	add.w	r3, r7, #28
 8004584:	4619      	mov	r1, r3
 8004586:	4805      	ldr	r0, [pc, #20]	@ (800459c <HAL_UART_MspInit+0x13c>)
 8004588:	f001 f8f4 	bl	8005774 <HAL_GPIO_Init>
}
 800458c:	bf00      	nop
 800458e:	3730      	adds	r7, #48	@ 0x30
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40004c00 	.word	0x40004c00
 8004598:	40023800 	.word	0x40023800
 800459c:	40020000 	.word	0x40020000
 80045a0:	40020800 	.word	0x40020800
 80045a4:	40004400 	.word	0x40004400

080045a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80045ac:	bf00      	nop
 80045ae:	e7fd      	b.n	80045ac <NMI_Handler+0x4>

080045b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045b4:	bf00      	nop
 80045b6:	e7fd      	b.n	80045b4 <HardFault_Handler+0x4>

080045b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045bc:	bf00      	nop
 80045be:	e7fd      	b.n	80045bc <MemManage_Handler+0x4>

080045c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045c4:	bf00      	nop
 80045c6:	e7fd      	b.n	80045c4 <BusFault_Handler+0x4>

080045c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045cc:	bf00      	nop
 80045ce:	e7fd      	b.n	80045cc <UsageFault_Handler+0x4>

080045d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045d4:	bf00      	nop
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045de:	b480      	push	{r7}
 80045e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045f0:	bf00      	nop
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045fe:	f000 f975 	bl	80048ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004602:	bf00      	nop
 8004604:	bd80      	pop	{r7, pc}
	...

08004608 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800460c:	4802      	ldr	r0, [pc, #8]	@ (8004618 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800460e:	f003 fd19 	bl	8008044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004612:	bf00      	nop
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20000438 	.word	0x20000438

0800461c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004620:	4802      	ldr	r0, [pc, #8]	@ (800462c <UART4_IRQHandler+0x10>)
 8004622:	f004 f803 	bl	800862c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004626:	bf00      	nop
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000480 	.word	0x20000480

08004630 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004634:	4802      	ldr	r0, [pc, #8]	@ (8004640 <DMA2_Stream0_IRQHandler+0x10>)
 8004636:	f000 fe61 	bl	80052fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800463a:	bf00      	nop
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000384 	.word	0x20000384

08004644 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004644:	b480      	push	{r7}
 8004646:	af00      	add	r7, sp, #0
  return 1;
 8004648:	2301      	movs	r3, #1
}
 800464a:	4618      	mov	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <_kill>:

int _kill(int pid, int sig)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800465e:	f005 fcb7 	bl	8009fd0 <__errno>
 8004662:	4603      	mov	r3, r0
 8004664:	2216      	movs	r2, #22
 8004666:	601a      	str	r2, [r3, #0]
  return -1;
 8004668:	f04f 33ff 	mov.w	r3, #4294967295
}
 800466c:	4618      	mov	r0, r3
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <_exit>:

void _exit (int status)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800467c:	f04f 31ff 	mov.w	r1, #4294967295
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7ff ffe7 	bl	8004654 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004686:	bf00      	nop
 8004688:	e7fd      	b.n	8004686 <_exit+0x12>

0800468a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b086      	sub	sp, #24
 800468e:	af00      	add	r7, sp, #0
 8004690:	60f8      	str	r0, [r7, #12]
 8004692:	60b9      	str	r1, [r7, #8]
 8004694:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004696:	2300      	movs	r3, #0
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	e00a      	b.n	80046b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800469c:	f3af 8000 	nop.w
 80046a0:	4601      	mov	r1, r0
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	1c5a      	adds	r2, r3, #1
 80046a6:	60ba      	str	r2, [r7, #8]
 80046a8:	b2ca      	uxtb	r2, r1
 80046aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	3301      	adds	r3, #1
 80046b0:	617b      	str	r3, [r7, #20]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	dbf0      	blt.n	800469c <_read+0x12>
  }

  return len;
 80046ba:	687b      	ldr	r3, [r7, #4]
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046d0:	2300      	movs	r3, #0
 80046d2:	617b      	str	r3, [r7, #20]
 80046d4:	e009      	b.n	80046ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	60ba      	str	r2, [r7, #8]
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7ff fd2c 	bl	800413c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	3301      	adds	r3, #1
 80046e8:	617b      	str	r3, [r7, #20]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	dbf1      	blt.n	80046d6 <_write+0x12>
  }
  return len;
 80046f2:	687b      	ldr	r3, [r7, #4]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <_close>:

int _close(int file)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004704:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004708:	4618      	mov	r0, r3
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004724:	605a      	str	r2, [r3, #4]
  return 0;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <_isatty>:

int _isatty(int file)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800473c:	2301      	movs	r3, #1
}
 800473e:	4618      	mov	r0, r3
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800474a:	b480      	push	{r7}
 800474c:	b085      	sub	sp, #20
 800474e:	af00      	add	r7, sp, #0
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800476c:	4a14      	ldr	r2, [pc, #80]	@ (80047c0 <_sbrk+0x5c>)
 800476e:	4b15      	ldr	r3, [pc, #84]	@ (80047c4 <_sbrk+0x60>)
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004778:	4b13      	ldr	r3, [pc, #76]	@ (80047c8 <_sbrk+0x64>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d102      	bne.n	8004786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004780:	4b11      	ldr	r3, [pc, #68]	@ (80047c8 <_sbrk+0x64>)
 8004782:	4a12      	ldr	r2, [pc, #72]	@ (80047cc <_sbrk+0x68>)
 8004784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004786:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <_sbrk+0x64>)
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4413      	add	r3, r2
 800478e:	693a      	ldr	r2, [r7, #16]
 8004790:	429a      	cmp	r2, r3
 8004792:	d207      	bcs.n	80047a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004794:	f005 fc1c 	bl	8009fd0 <__errno>
 8004798:	4603      	mov	r3, r0
 800479a:	220c      	movs	r2, #12
 800479c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800479e:	f04f 33ff 	mov.w	r3, #4294967295
 80047a2:	e009      	b.n	80047b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047a4:	4b08      	ldr	r3, [pc, #32]	@ (80047c8 <_sbrk+0x64>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047aa:	4b07      	ldr	r3, [pc, #28]	@ (80047c8 <_sbrk+0x64>)
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4413      	add	r3, r2
 80047b2:	4a05      	ldr	r2, [pc, #20]	@ (80047c8 <_sbrk+0x64>)
 80047b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80047b6:	68fb      	ldr	r3, [r7, #12]
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	20020000 	.word	0x20020000
 80047c4:	00000400 	.word	0x00000400
 80047c8:	200005cc 	.word	0x200005cc
 80047cc:	20000720 	.word	0x20000720

080047d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80047d4:	4b06      	ldr	r3, [pc, #24]	@ (80047f0 <SystemInit+0x20>)
 80047d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047da:	4a05      	ldr	r2, [pc, #20]	@ (80047f0 <SystemInit+0x20>)
 80047dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80047e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80047e4:	bf00      	nop
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	e000ed00 	.word	0xe000ed00

080047f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80047f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800482c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80047f8:	f7ff ffea 	bl	80047d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80047fc:	480c      	ldr	r0, [pc, #48]	@ (8004830 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80047fe:	490d      	ldr	r1, [pc, #52]	@ (8004834 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004800:	4a0d      	ldr	r2, [pc, #52]	@ (8004838 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004804:	e002      	b.n	800480c <LoopCopyDataInit>

08004806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800480a:	3304      	adds	r3, #4

0800480c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800480c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800480e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004810:	d3f9      	bcc.n	8004806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004812:	4a0a      	ldr	r2, [pc, #40]	@ (800483c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004814:	4c0a      	ldr	r4, [pc, #40]	@ (8004840 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004818:	e001      	b.n	800481e <LoopFillZerobss>

0800481a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800481a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800481c:	3204      	adds	r2, #4

0800481e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800481e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004820:	d3fb      	bcc.n	800481a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004822:	f005 fbdb 	bl	8009fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004826:	f7ff f9e7 	bl	8003bf8 <main>
  bx  lr    
 800482a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800482c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004834:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 8004838:	0800c40c 	.word	0x0800c40c
  ldr r2, =_sbss
 800483c:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8004840:	20000720 	.word	0x20000720

08004844 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004844:	e7fe      	b.n	8004844 <ADC_IRQHandler>
	...

08004848 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800484c:	4b0e      	ldr	r3, [pc, #56]	@ (8004888 <HAL_Init+0x40>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a0d      	ldr	r2, [pc, #52]	@ (8004888 <HAL_Init+0x40>)
 8004852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004856:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004858:	4b0b      	ldr	r3, [pc, #44]	@ (8004888 <HAL_Init+0x40>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a0a      	ldr	r2, [pc, #40]	@ (8004888 <HAL_Init+0x40>)
 800485e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004862:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004864:	4b08      	ldr	r3, [pc, #32]	@ (8004888 <HAL_Init+0x40>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a07      	ldr	r2, [pc, #28]	@ (8004888 <HAL_Init+0x40>)
 800486a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800486e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004870:	2003      	movs	r0, #3
 8004872:	f000 fbc1 	bl	8004ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004876:	2000      	movs	r0, #0
 8004878:	f000 f808 	bl	800488c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800487c:	f7ff fcb8 	bl	80041f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	40023c00 	.word	0x40023c00

0800488c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004894:	4b12      	ldr	r3, [pc, #72]	@ (80048e0 <HAL_InitTick+0x54>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4b12      	ldr	r3, [pc, #72]	@ (80048e4 <HAL_InitTick+0x58>)
 800489a:	781b      	ldrb	r3, [r3, #0]
 800489c:	4619      	mov	r1, r3
 800489e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80048a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 fbd9 	bl	8005062 <HAL_SYSTICK_Config>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e00e      	b.n	80048d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b0f      	cmp	r3, #15
 80048be:	d80a      	bhi.n	80048d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048c0:	2200      	movs	r2, #0
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	f04f 30ff 	mov.w	r0, #4294967295
 80048c8:	f000 fba1 	bl	800500e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80048cc:	4a06      	ldr	r2, [pc, #24]	@ (80048e8 <HAL_InitTick+0x5c>)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
 80048d4:	e000      	b.n	80048d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	2000014c 	.word	0x2000014c
 80048e4:	20000154 	.word	0x20000154
 80048e8:	20000150 	.word	0x20000150

080048ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80048f0:	4b06      	ldr	r3, [pc, #24]	@ (800490c <HAL_IncTick+0x20>)
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <HAL_IncTick+0x24>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4413      	add	r3, r2
 80048fc:	4a04      	ldr	r2, [pc, #16]	@ (8004910 <HAL_IncTick+0x24>)
 80048fe:	6013      	str	r3, [r2, #0]
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	20000154 	.word	0x20000154
 8004910:	200005d0 	.word	0x200005d0

08004914 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0
  return uwTick;
 8004918:	4b03      	ldr	r3, [pc, #12]	@ (8004928 <HAL_GetTick+0x14>)
 800491a:	681b      	ldr	r3, [r3, #0]
}
 800491c:	4618      	mov	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	200005d0 	.word	0x200005d0

0800492c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004934:	f7ff ffee 	bl	8004914 <HAL_GetTick>
 8004938:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004944:	d005      	beq.n	8004952 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004946:	4b0a      	ldr	r3, [pc, #40]	@ (8004970 <HAL_Delay+0x44>)
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	461a      	mov	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	4413      	add	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004952:	bf00      	nop
 8004954:	f7ff ffde 	bl	8004914 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	429a      	cmp	r2, r3
 8004962:	d8f7      	bhi.n	8004954 <HAL_Delay+0x28>
  {
  }
}
 8004964:	bf00      	nop
 8004966:	bf00      	nop
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000154 	.word	0x20000154

08004974 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800497c:	2300      	movs	r3, #0
 800497e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e033      	b.n	80049f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7ff fc54 	bl	8004240 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	f003 0310 	and.w	r3, r3, #16
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d118      	bne.n	80049e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80049ba:	f023 0302 	bic.w	r3, r3, #2
 80049be:	f043 0202 	orr.w	r2, r3, #2
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f94a 	bl	8004c60 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	f023 0303 	bic.w	r3, r3, #3
 80049da:	f043 0201 	orr.w	r2, r3, #1
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80049e2:	e001      	b.n	80049e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x1c>
 8004a14:	2302      	movs	r3, #2
 8004a16:	e113      	b.n	8004c40 <HAL_ADC_ConfigChannel+0x244>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b09      	cmp	r3, #9
 8004a26:	d925      	bls.n	8004a74 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68d9      	ldr	r1, [r3, #12]
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	4613      	mov	r3, r2
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	4413      	add	r3, r2
 8004a3c:	3b1e      	subs	r3, #30
 8004a3e:	2207      	movs	r2, #7
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	43da      	mvns	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	400a      	ands	r2, r1
 8004a4c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68d9      	ldr	r1, [r3, #12]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	4618      	mov	r0, r3
 8004a60:	4603      	mov	r3, r0
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	4403      	add	r3, r0
 8004a66:	3b1e      	subs	r3, #30
 8004a68:	409a      	lsls	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	60da      	str	r2, [r3, #12]
 8004a72:	e022      	b.n	8004aba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6919      	ldr	r1, [r3, #16]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	461a      	mov	r2, r3
 8004a82:	4613      	mov	r3, r2
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	4413      	add	r3, r2
 8004a88:	2207      	movs	r2, #7
 8004a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8e:	43da      	mvns	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	400a      	ands	r2, r1
 8004a96:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6919      	ldr	r1, [r3, #16]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	4603      	mov	r3, r0
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	4403      	add	r3, r0
 8004ab0:	409a      	lsls	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2b06      	cmp	r3, #6
 8004ac0:	d824      	bhi.n	8004b0c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	3b05      	subs	r3, #5
 8004ad4:	221f      	movs	r2, #31
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	43da      	mvns	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	400a      	ands	r2, r1
 8004ae2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	4618      	mov	r0, r3
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	3b05      	subs	r3, #5
 8004afe:	fa00 f203 	lsl.w	r2, r0, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	430a      	orrs	r2, r1
 8004b08:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b0a:	e04c      	b.n	8004ba6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2b0c      	cmp	r3, #12
 8004b12:	d824      	bhi.n	8004b5e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	3b23      	subs	r3, #35	@ 0x23
 8004b26:	221f      	movs	r2, #31
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	43da      	mvns	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	400a      	ands	r2, r1
 8004b34:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	4618      	mov	r0, r3
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	3b23      	subs	r3, #35	@ 0x23
 8004b50:	fa00 f203 	lsl.w	r2, r0, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b5c:	e023      	b.n	8004ba6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4413      	add	r3, r2
 8004b6e:	3b41      	subs	r3, #65	@ 0x41
 8004b70:	221f      	movs	r2, #31
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43da      	mvns	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	400a      	ands	r2, r1
 8004b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	3b41      	subs	r3, #65	@ 0x41
 8004b9a:	fa00 f203 	lsl.w	r2, r0, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ba6:	4b29      	ldr	r3, [pc, #164]	@ (8004c4c <HAL_ADC_ConfigChannel+0x250>)
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a28      	ldr	r2, [pc, #160]	@ (8004c50 <HAL_ADC_ConfigChannel+0x254>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d10f      	bne.n	8004bd4 <HAL_ADC_ConfigChannel+0x1d8>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2b12      	cmp	r3, #18
 8004bba:	d10b      	bne.n	8004bd4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c50 <HAL_ADC_ConfigChannel+0x254>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d12b      	bne.n	8004c36 <HAL_ADC_ConfigChannel+0x23a>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c54 <HAL_ADC_ConfigChannel+0x258>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d003      	beq.n	8004bf0 <HAL_ADC_ConfigChannel+0x1f4>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2b11      	cmp	r3, #17
 8004bee:	d122      	bne.n	8004c36 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a11      	ldr	r2, [pc, #68]	@ (8004c54 <HAL_ADC_ConfigChannel+0x258>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d111      	bne.n	8004c36 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004c12:	4b11      	ldr	r3, [pc, #68]	@ (8004c58 <HAL_ADC_ConfigChannel+0x25c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a11      	ldr	r2, [pc, #68]	@ (8004c5c <HAL_ADC_ConfigChannel+0x260>)
 8004c18:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1c:	0c9a      	lsrs	r2, r3, #18
 8004c1e:	4613      	mov	r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004c28:	e002      	b.n	8004c30 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1f9      	bne.n	8004c2a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	40012300 	.word	0x40012300
 8004c50:	40012000 	.word	0x40012000
 8004c54:	10000012 	.word	0x10000012
 8004c58:	2000014c 	.word	0x2000014c
 8004c5c:	431bde83 	.word	0x431bde83

08004c60 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c68:	4b79      	ldr	r3, [pc, #484]	@ (8004e50 <ADC_Init+0x1f0>)
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	431a      	orrs	r2, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	021a      	lsls	r2, r3, #8
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004cb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6859      	ldr	r1, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6899      	ldr	r1, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf2:	4a58      	ldr	r2, [pc, #352]	@ (8004e54 <ADC_Init+0x1f4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d022      	beq.n	8004d3e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004d06:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6899      	ldr	r1, [r3, #8]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004d28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6899      	ldr	r1, [r3, #8]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	609a      	str	r2, [r3, #8]
 8004d3c:	e00f      	b.n	8004d5e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004d4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004d5c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 0202 	bic.w	r2, r2, #2
 8004d6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6899      	ldr	r1, [r3, #8]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	7e1b      	ldrb	r3, [r3, #24]
 8004d78:	005a      	lsls	r2, r3, #1
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d01b      	beq.n	8004dc4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d9a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004daa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6859      	ldr	r1, [r3, #4]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db6:	3b01      	subs	r3, #1
 8004db8:	035a      	lsls	r2, r3, #13
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	605a      	str	r2, [r3, #4]
 8004dc2:	e007      	b.n	8004dd4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dd2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004de2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	3b01      	subs	r3, #1
 8004df0:	051a      	lsls	r2, r3, #20
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004e08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6899      	ldr	r1, [r3, #8]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e16:	025a      	lsls	r2, r3, #9
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6899      	ldr	r1, [r3, #8]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	029a      	lsls	r2, r3, #10
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	609a      	str	r2, [r3, #8]
}
 8004e44:	bf00      	nop
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	40012300 	.word	0x40012300
 8004e54:	0f000001 	.word	0x0f000001

08004e58 <__NVIC_SetPriorityGrouping>:
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e68:	4b0c      	ldr	r3, [pc, #48]	@ (8004e9c <__NVIC_SetPriorityGrouping+0x44>)
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e74:	4013      	ands	r3, r2
 8004e76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e8a:	4a04      	ldr	r2, [pc, #16]	@ (8004e9c <__NVIC_SetPriorityGrouping+0x44>)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	60d3      	str	r3, [r2, #12]
}
 8004e90:	bf00      	nop
 8004e92:	3714      	adds	r7, #20
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	e000ed00 	.word	0xe000ed00

08004ea0 <__NVIC_GetPriorityGrouping>:
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ea4:	4b04      	ldr	r3, [pc, #16]	@ (8004eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	0a1b      	lsrs	r3, r3, #8
 8004eaa:	f003 0307 	and.w	r3, r3, #7
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr
 8004eb8:	e000ed00 	.word	0xe000ed00

08004ebc <__NVIC_EnableIRQ>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	db0b      	blt.n	8004ee6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	f003 021f 	and.w	r2, r3, #31
 8004ed4:	4907      	ldr	r1, [pc, #28]	@ (8004ef4 <__NVIC_EnableIRQ+0x38>)
 8004ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	2001      	movs	r0, #1
 8004ede:	fa00 f202 	lsl.w	r2, r0, r2
 8004ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	e000e100 	.word	0xe000e100

08004ef8 <__NVIC_SetPriority>:
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	4603      	mov	r3, r0
 8004f00:	6039      	str	r1, [r7, #0]
 8004f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	db0a      	blt.n	8004f22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	490c      	ldr	r1, [pc, #48]	@ (8004f44 <__NVIC_SetPriority+0x4c>)
 8004f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f16:	0112      	lsls	r2, r2, #4
 8004f18:	b2d2      	uxtb	r2, r2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004f20:	e00a      	b.n	8004f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	4908      	ldr	r1, [pc, #32]	@ (8004f48 <__NVIC_SetPriority+0x50>)
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	f003 030f 	and.w	r3, r3, #15
 8004f2e:	3b04      	subs	r3, #4
 8004f30:	0112      	lsls	r2, r2, #4
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	440b      	add	r3, r1
 8004f36:	761a      	strb	r2, [r3, #24]
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	e000e100 	.word	0xe000e100
 8004f48:	e000ed00 	.word	0xe000ed00

08004f4c <NVIC_EncodePriority>:
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b089      	sub	sp, #36	@ 0x24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f003 0307 	and.w	r3, r3, #7
 8004f5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f1c3 0307 	rsb	r3, r3, #7
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	bf28      	it	cs
 8004f6a:	2304      	movcs	r3, #4
 8004f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	3304      	adds	r3, #4
 8004f72:	2b06      	cmp	r3, #6
 8004f74:	d902      	bls.n	8004f7c <NVIC_EncodePriority+0x30>
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	3b03      	subs	r3, #3
 8004f7a:	e000      	b.n	8004f7e <NVIC_EncodePriority+0x32>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f80:	f04f 32ff 	mov.w	r2, #4294967295
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8a:	43da      	mvns	r2, r3
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	401a      	ands	r2, r3
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f94:	f04f 31ff 	mov.w	r1, #4294967295
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9e:	43d9      	mvns	r1, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fa4:	4313      	orrs	r3, r2
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3724      	adds	r7, #36	@ 0x24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
	...

08004fb4 <SysTick_Config>:
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fc4:	d301      	bcc.n	8004fca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e00f      	b.n	8004fea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004fca:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff4 <SysTick_Config+0x40>)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004fd2:	210f      	movs	r1, #15
 8004fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd8:	f7ff ff8e 	bl	8004ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004fdc:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <SysTick_Config+0x40>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004fe2:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <SysTick_Config+0x40>)
 8004fe4:	2207      	movs	r2, #7
 8004fe6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3708      	adds	r7, #8
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	e000e010 	.word	0xe000e010

08004ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7ff ff29 	bl	8004e58 <__NVIC_SetPriorityGrouping>
}
 8005006:	bf00      	nop
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800500e:	b580      	push	{r7, lr}
 8005010:	b086      	sub	sp, #24
 8005012:	af00      	add	r7, sp, #0
 8005014:	4603      	mov	r3, r0
 8005016:	60b9      	str	r1, [r7, #8]
 8005018:	607a      	str	r2, [r7, #4]
 800501a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800501c:	2300      	movs	r3, #0
 800501e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005020:	f7ff ff3e 	bl	8004ea0 <__NVIC_GetPriorityGrouping>
 8005024:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	6978      	ldr	r0, [r7, #20]
 800502c:	f7ff ff8e 	bl	8004f4c <NVIC_EncodePriority>
 8005030:	4602      	mov	r2, r0
 8005032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005036:	4611      	mov	r1, r2
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff ff5d 	bl	8004ef8 <__NVIC_SetPriority>
}
 800503e:	bf00      	nop
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b082      	sub	sp, #8
 800504a:	af00      	add	r7, sp, #0
 800504c:	4603      	mov	r3, r0
 800504e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005054:	4618      	mov	r0, r3
 8005056:	f7ff ff31 	bl	8004ebc <__NVIC_EnableIRQ>
}
 800505a:	bf00      	nop
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b082      	sub	sp, #8
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7ff ffa2 	bl	8004fb4 <SysTick_Config>
 8005070:	4603      	mov	r3, r0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
	...

0800507c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005088:	f7ff fc44 	bl	8004914 <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e099      	b.n	80051cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2202      	movs	r2, #2
 800509c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0201 	bic.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050b8:	e00f      	b.n	80050da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050ba:	f7ff fc2b 	bl	8004914 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b05      	cmp	r3, #5
 80050c6:	d908      	bls.n	80050da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2220      	movs	r2, #32
 80050cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2203      	movs	r2, #3
 80050d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e078      	b.n	80051cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1e8      	bne.n	80050ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	4b38      	ldr	r3, [pc, #224]	@ (80051d4 <HAL_DMA_Init+0x158>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685a      	ldr	r2, [r3, #4]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005106:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005112:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800511e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	4313      	orrs	r3, r2
 800512a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005130:	2b04      	cmp	r3, #4
 8005132:	d107      	bne.n	8005144 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513c:	4313      	orrs	r3, r2
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	f023 0307 	bic.w	r3, r3, #7
 800515a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4313      	orrs	r3, r2
 8005164:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516a:	2b04      	cmp	r3, #4
 800516c:	d117      	bne.n	800519e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	4313      	orrs	r3, r2
 8005176:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00e      	beq.n	800519e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 fa7b 	bl	800567c <DMA_CheckFifoParam>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2240      	movs	r2, #64	@ 0x40
 8005190:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800519a:	2301      	movs	r3, #1
 800519c:	e016      	b.n	80051cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fa32 	bl	8005610 <DMA_CalcBaseAndBitshift>
 80051ac:	4603      	mov	r3, r0
 80051ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b4:	223f      	movs	r2, #63	@ 0x3f
 80051b6:	409a      	lsls	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3718      	adds	r7, #24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	f010803f 	.word	0xf010803f

080051d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80051e6:	f7ff fb95 	bl	8004914 <HAL_GetTick>
 80051ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d008      	beq.n	800520a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2280      	movs	r2, #128	@ 0x80
 80051fc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e052      	b.n	80052b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0216 	bic.w	r2, r2, #22
 8005218:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695a      	ldr	r2, [r3, #20]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005228:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	2b00      	cmp	r3, #0
 8005230:	d103      	bne.n	800523a <HAL_DMA_Abort+0x62>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005236:	2b00      	cmp	r3, #0
 8005238:	d007      	beq.n	800524a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0208 	bic.w	r2, r2, #8
 8005248:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0201 	bic.w	r2, r2, #1
 8005258:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800525a:	e013      	b.n	8005284 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800525c:	f7ff fb5a 	bl	8004914 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b05      	cmp	r3, #5
 8005268:	d90c      	bls.n	8005284 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2203      	movs	r2, #3
 8005274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e015      	b.n	80052b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e4      	bne.n	800525c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005296:	223f      	movs	r2, #63	@ 0x3f
 8005298:	409a      	lsls	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d004      	beq.n	80052d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2280      	movs	r2, #128	@ 0x80
 80052d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e00c      	b.n	80052f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2205      	movs	r2, #5
 80052da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0201 	bic.w	r2, r2, #1
 80052ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005308:	4b8e      	ldr	r3, [pc, #568]	@ (8005544 <HAL_DMA_IRQHandler+0x248>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a8e      	ldr	r2, [pc, #568]	@ (8005548 <HAL_DMA_IRQHandler+0x24c>)
 800530e:	fba2 2303 	umull	r2, r3, r2, r3
 8005312:	0a9b      	lsrs	r3, r3, #10
 8005314:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005326:	2208      	movs	r2, #8
 8005328:	409a      	lsls	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	4013      	ands	r3, r2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d01a      	beq.n	8005368 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b00      	cmp	r3, #0
 800533e:	d013      	beq.n	8005368 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0204 	bic.w	r2, r2, #4
 800534e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005354:	2208      	movs	r2, #8
 8005356:	409a      	lsls	r2, r3
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005360:	f043 0201 	orr.w	r2, r3, #1
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800536c:	2201      	movs	r2, #1
 800536e:	409a      	lsls	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	4013      	ands	r3, r2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d012      	beq.n	800539e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538a:	2201      	movs	r2, #1
 800538c:	409a      	lsls	r2, r3
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005396:	f043 0202 	orr.w	r2, r3, #2
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053a2:	2204      	movs	r2, #4
 80053a4:	409a      	lsls	r2, r3
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4013      	ands	r3, r2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d012      	beq.n	80053d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00b      	beq.n	80053d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c0:	2204      	movs	r2, #4
 80053c2:	409a      	lsls	r2, r3
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053cc:	f043 0204 	orr.w	r2, r3, #4
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053d8:	2210      	movs	r2, #16
 80053da:	409a      	lsls	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4013      	ands	r3, r2
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d043      	beq.n	800546c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0308 	and.w	r3, r3, #8
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d03c      	beq.n	800546c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f6:	2210      	movs	r2, #16
 80053f8:	409a      	lsls	r2, r3
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d018      	beq.n	800543e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d108      	bne.n	800542c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d024      	beq.n	800546c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	4798      	blx	r3
 800542a:	e01f      	b.n	800546c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005430:	2b00      	cmp	r3, #0
 8005432:	d01b      	beq.n	800546c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	4798      	blx	r3
 800543c:	e016      	b.n	800546c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005448:	2b00      	cmp	r3, #0
 800544a:	d107      	bne.n	800545c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f022 0208 	bic.w	r2, r2, #8
 800545a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005460:	2b00      	cmp	r3, #0
 8005462:	d003      	beq.n	800546c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005470:	2220      	movs	r2, #32
 8005472:	409a      	lsls	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	4013      	ands	r3, r2
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 808f 	beq.w	800559c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 8087 	beq.w	800559c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005492:	2220      	movs	r2, #32
 8005494:	409a      	lsls	r2, r3
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b05      	cmp	r3, #5
 80054a4:	d136      	bne.n	8005514 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0216 	bic.w	r2, r2, #22
 80054b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695a      	ldr	r2, [r3, #20]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d103      	bne.n	80054d6 <HAL_DMA_IRQHandler+0x1da>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 0208 	bic.w	r2, r2, #8
 80054e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054ea:	223f      	movs	r2, #63	@ 0x3f
 80054ec:	409a      	lsls	r2, r3
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005506:	2b00      	cmp	r3, #0
 8005508:	d07e      	beq.n	8005608 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	4798      	blx	r3
        }
        return;
 8005512:	e079      	b.n	8005608 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d01d      	beq.n	800555e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10d      	bne.n	800554c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005534:	2b00      	cmp	r3, #0
 8005536:	d031      	beq.n	800559c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	4798      	blx	r3
 8005540:	e02c      	b.n	800559c <HAL_DMA_IRQHandler+0x2a0>
 8005542:	bf00      	nop
 8005544:	2000014c 	.word	0x2000014c
 8005548:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005550:	2b00      	cmp	r3, #0
 8005552:	d023      	beq.n	800559c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	4798      	blx	r3
 800555c:	e01e      	b.n	800559c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10f      	bne.n	800558c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0210 	bic.w	r2, r2, #16
 800557a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005590:	2b00      	cmp	r3, #0
 8005592:	d003      	beq.n	800559c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d032      	beq.n	800560a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d022      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2205      	movs	r2, #5
 80055b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0201 	bic.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	3301      	adds	r3, #1
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d307      	bcc.n	80055e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1f2      	bne.n	80055c8 <HAL_DMA_IRQHandler+0x2cc>
 80055e2:	e000      	b.n	80055e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80055e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d005      	beq.n	800560a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
 8005606:	e000      	b.n	800560a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005608:	bf00      	nop
    }
  }
}
 800560a:	3718      	adds	r7, #24
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	3b10      	subs	r3, #16
 8005620:	4a14      	ldr	r2, [pc, #80]	@ (8005674 <DMA_CalcBaseAndBitshift+0x64>)
 8005622:	fba2 2303 	umull	r2, r3, r2, r3
 8005626:	091b      	lsrs	r3, r3, #4
 8005628:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800562a:	4a13      	ldr	r2, [pc, #76]	@ (8005678 <DMA_CalcBaseAndBitshift+0x68>)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	461a      	mov	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b03      	cmp	r3, #3
 800563c:	d909      	bls.n	8005652 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005646:	f023 0303 	bic.w	r3, r3, #3
 800564a:	1d1a      	adds	r2, r3, #4
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005650:	e007      	b.n	8005662 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800565a:	f023 0303 	bic.w	r3, r3, #3
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005666:	4618      	mov	r0, r3
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	aaaaaaab 	.word	0xaaaaaaab
 8005678:	0800c07c 	.word	0x0800c07c

0800567c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d11f      	bne.n	80056d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2b03      	cmp	r3, #3
 800569a:	d856      	bhi.n	800574a <DMA_CheckFifoParam+0xce>
 800569c:	a201      	add	r2, pc, #4	@ (adr r2, 80056a4 <DMA_CheckFifoParam+0x28>)
 800569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a2:	bf00      	nop
 80056a4:	080056b5 	.word	0x080056b5
 80056a8:	080056c7 	.word	0x080056c7
 80056ac:	080056b5 	.word	0x080056b5
 80056b0:	0800574b 	.word	0x0800574b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d046      	beq.n	800574e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056c4:	e043      	b.n	800574e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80056ce:	d140      	bne.n	8005752 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056d4:	e03d      	b.n	8005752 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056de:	d121      	bne.n	8005724 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2b03      	cmp	r3, #3
 80056e4:	d837      	bhi.n	8005756 <DMA_CheckFifoParam+0xda>
 80056e6:	a201      	add	r2, pc, #4	@ (adr r2, 80056ec <DMA_CheckFifoParam+0x70>)
 80056e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ec:	080056fd 	.word	0x080056fd
 80056f0:	08005703 	.word	0x08005703
 80056f4:	080056fd 	.word	0x080056fd
 80056f8:	08005715 	.word	0x08005715
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005700:	e030      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005706:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d025      	beq.n	800575a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005712:	e022      	b.n	800575a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800571c:	d11f      	bne.n	800575e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005722:	e01c      	b.n	800575e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b02      	cmp	r3, #2
 8005728:	d903      	bls.n	8005732 <DMA_CheckFifoParam+0xb6>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b03      	cmp	r3, #3
 800572e:	d003      	beq.n	8005738 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005730:	e018      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
      break;
 8005736:	e015      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00e      	beq.n	8005762 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	73fb      	strb	r3, [r7, #15]
      break;
 8005748:	e00b      	b.n	8005762 <DMA_CheckFifoParam+0xe6>
      break;
 800574a:	bf00      	nop
 800574c:	e00a      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;
 800574e:	bf00      	nop
 8005750:	e008      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;
 8005752:	bf00      	nop
 8005754:	e006      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;
 8005756:	bf00      	nop
 8005758:	e004      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;
 800575a:	bf00      	nop
 800575c:	e002      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;   
 800575e:	bf00      	nop
 8005760:	e000      	b.n	8005764 <DMA_CheckFifoParam+0xe8>
      break;
 8005762:	bf00      	nop
    }
  } 
  
  return status; 
 8005764:	7bfb      	ldrb	r3, [r7, #15]
}
 8005766:	4618      	mov	r0, r3
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop

08005774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005774:	b480      	push	{r7}
 8005776:	b089      	sub	sp, #36	@ 0x24
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800577e:	2300      	movs	r3, #0
 8005780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005786:	2300      	movs	r3, #0
 8005788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800578a:	2300      	movs	r3, #0
 800578c:	61fb      	str	r3, [r7, #28]
 800578e:	e165      	b.n	8005a5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005790:	2201      	movs	r2, #1
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	f040 8154 	bne.w	8005a56 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d005      	beq.n	80057c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d130      	bne.n	8005828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	2203      	movs	r2, #3
 80057d2:	fa02 f303 	lsl.w	r3, r2, r3
 80057d6:	43db      	mvns	r3, r3
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	4013      	ands	r3, r2
 80057dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68da      	ldr	r2, [r3, #12]
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057fc:	2201      	movs	r2, #1
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	4013      	ands	r3, r2
 800580a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	091b      	lsrs	r3, r3, #4
 8005812:	f003 0201 	and.w	r2, r3, #1
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	fa02 f303 	lsl.w	r3, r2, r3
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	4313      	orrs	r3, r2
 8005820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f003 0303 	and.w	r3, r3, #3
 8005830:	2b03      	cmp	r3, #3
 8005832:	d017      	beq.n	8005864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	2203      	movs	r2, #3
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	43db      	mvns	r3, r3
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	4013      	ands	r3, r2
 800584a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	fa02 f303 	lsl.w	r3, r2, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4313      	orrs	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d123      	bne.n	80058b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	08da      	lsrs	r2, r3, #3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	3208      	adds	r2, #8
 8005878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800587c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	f003 0307 	and.w	r3, r3, #7
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	220f      	movs	r2, #15
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	43db      	mvns	r3, r3
 800588e:	69ba      	ldr	r2, [r7, #24]
 8005890:	4013      	ands	r3, r2
 8005892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	691a      	ldr	r2, [r3, #16]
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	fa02 f303 	lsl.w	r3, r2, r3
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	08da      	lsrs	r2, r3, #3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3208      	adds	r2, #8
 80058b2:	69b9      	ldr	r1, [r7, #24]
 80058b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	2203      	movs	r2, #3
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 0203 	and.w	r2, r3, #3
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 80ae 	beq.w	8005a56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	4b5d      	ldr	r3, [pc, #372]	@ (8005a74 <HAL_GPIO_Init+0x300>)
 8005900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005902:	4a5c      	ldr	r2, [pc, #368]	@ (8005a74 <HAL_GPIO_Init+0x300>)
 8005904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005908:	6453      	str	r3, [r2, #68]	@ 0x44
 800590a:	4b5a      	ldr	r3, [pc, #360]	@ (8005a74 <HAL_GPIO_Init+0x300>)
 800590c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005916:	4a58      	ldr	r2, [pc, #352]	@ (8005a78 <HAL_GPIO_Init+0x304>)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	089b      	lsrs	r3, r3, #2
 800591c:	3302      	adds	r3, #2
 800591e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	220f      	movs	r2, #15
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	4013      	ands	r3, r2
 8005938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a4f      	ldr	r2, [pc, #316]	@ (8005a7c <HAL_GPIO_Init+0x308>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d025      	beq.n	800598e <HAL_GPIO_Init+0x21a>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a4e      	ldr	r2, [pc, #312]	@ (8005a80 <HAL_GPIO_Init+0x30c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d01f      	beq.n	800598a <HAL_GPIO_Init+0x216>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a4d      	ldr	r2, [pc, #308]	@ (8005a84 <HAL_GPIO_Init+0x310>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d019      	beq.n	8005986 <HAL_GPIO_Init+0x212>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a4c      	ldr	r2, [pc, #304]	@ (8005a88 <HAL_GPIO_Init+0x314>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d013      	beq.n	8005982 <HAL_GPIO_Init+0x20e>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a4b      	ldr	r2, [pc, #300]	@ (8005a8c <HAL_GPIO_Init+0x318>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00d      	beq.n	800597e <HAL_GPIO_Init+0x20a>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a4a      	ldr	r2, [pc, #296]	@ (8005a90 <HAL_GPIO_Init+0x31c>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d007      	beq.n	800597a <HAL_GPIO_Init+0x206>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a49      	ldr	r2, [pc, #292]	@ (8005a94 <HAL_GPIO_Init+0x320>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d101      	bne.n	8005976 <HAL_GPIO_Init+0x202>
 8005972:	2306      	movs	r3, #6
 8005974:	e00c      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 8005976:	2307      	movs	r3, #7
 8005978:	e00a      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 800597a:	2305      	movs	r3, #5
 800597c:	e008      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 800597e:	2304      	movs	r3, #4
 8005980:	e006      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 8005982:	2303      	movs	r3, #3
 8005984:	e004      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 8005986:	2302      	movs	r3, #2
 8005988:	e002      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 800598a:	2301      	movs	r3, #1
 800598c:	e000      	b.n	8005990 <HAL_GPIO_Init+0x21c>
 800598e:	2300      	movs	r3, #0
 8005990:	69fa      	ldr	r2, [r7, #28]
 8005992:	f002 0203 	and.w	r2, r2, #3
 8005996:	0092      	lsls	r2, r2, #2
 8005998:	4093      	lsls	r3, r2
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	4313      	orrs	r3, r2
 800599e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059a0:	4935      	ldr	r1, [pc, #212]	@ (8005a78 <HAL_GPIO_Init+0x304>)
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	089b      	lsrs	r3, r3, #2
 80059a6:	3302      	adds	r3, #2
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059ae:	4b3a      	ldr	r3, [pc, #232]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	43db      	mvns	r3, r3
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	4013      	ands	r3, r2
 80059bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d003      	beq.n	80059d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80059ca:	69ba      	ldr	r2, [r7, #24]
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059d2:	4a31      	ldr	r2, [pc, #196]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80059d8:	4b2f      	ldr	r3, [pc, #188]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	43db      	mvns	r3, r3
 80059e2:	69ba      	ldr	r2, [r7, #24]
 80059e4:	4013      	ands	r3, r2
 80059e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059fc:	4a26      	ldr	r2, [pc, #152]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a02:	4b25      	ldr	r3, [pc, #148]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	43db      	mvns	r3, r3
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	4013      	ands	r3, r2
 8005a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a26:	4a1c      	ldr	r2, [pc, #112]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	43db      	mvns	r3, r3
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	4013      	ands	r3, r2
 8005a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a50:	4a11      	ldr	r2, [pc, #68]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	61fb      	str	r3, [r7, #28]
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2b0f      	cmp	r3, #15
 8005a60:	f67f ae96 	bls.w	8005790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	3724      	adds	r7, #36	@ 0x24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40023800 	.word	0x40023800
 8005a78:	40013800 	.word	0x40013800
 8005a7c:	40020000 	.word	0x40020000
 8005a80:	40020400 	.word	0x40020400
 8005a84:	40020800 	.word	0x40020800
 8005a88:	40020c00 	.word	0x40020c00
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	40021400 	.word	0x40021400
 8005a94:	40021800 	.word	0x40021800
 8005a98:	40013c00 	.word	0x40013c00

08005a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005aac:	787b      	ldrb	r3, [r7, #1]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ab2:	887a      	ldrh	r2, [r7, #2]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ab8:	e003      	b.n	8005ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005aba:	887b      	ldrh	r3, [r7, #2]
 8005abc:	041a      	lsls	r2, r3, #16
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	619a      	str	r2, [r3, #24]
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
	...

08005ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d101      	bne.n	8005ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e12b      	b.n	8005d3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d106      	bne.n	8005afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7fe fc1a 	bl	8004330 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2224      	movs	r2, #36	@ 0x24
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005b34:	f001 f932 	bl	8006d9c <HAL_RCC_GetPCLK1Freq>
 8005b38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	4a81      	ldr	r2, [pc, #516]	@ (8005d44 <HAL_I2C_Init+0x274>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d807      	bhi.n	8005b54 <HAL_I2C_Init+0x84>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4a80      	ldr	r2, [pc, #512]	@ (8005d48 <HAL_I2C_Init+0x278>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	bf94      	ite	ls
 8005b4c:	2301      	movls	r3, #1
 8005b4e:	2300      	movhi	r3, #0
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	e006      	b.n	8005b62 <HAL_I2C_Init+0x92>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4a7d      	ldr	r2, [pc, #500]	@ (8005d4c <HAL_I2C_Init+0x27c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	bf94      	ite	ls
 8005b5c:	2301      	movls	r3, #1
 8005b5e:	2300      	movhi	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d001      	beq.n	8005b6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e0e7      	b.n	8005d3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	4a78      	ldr	r2, [pc, #480]	@ (8005d50 <HAL_I2C_Init+0x280>)
 8005b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b72:	0c9b      	lsrs	r3, r3, #18
 8005b74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	4a6a      	ldr	r2, [pc, #424]	@ (8005d44 <HAL_I2C_Init+0x274>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d802      	bhi.n	8005ba4 <HAL_I2C_Init+0xd4>
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	e009      	b.n	8005bb8 <HAL_I2C_Init+0xe8>
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005baa:	fb02 f303 	mul.w	r3, r2, r3
 8005bae:	4a69      	ldr	r2, [pc, #420]	@ (8005d54 <HAL_I2C_Init+0x284>)
 8005bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb4:	099b      	lsrs	r3, r3, #6
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6812      	ldr	r2, [r2, #0]
 8005bbc:	430b      	orrs	r3, r1
 8005bbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005bca:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	495c      	ldr	r1, [pc, #368]	@ (8005d44 <HAL_I2C_Init+0x274>)
 8005bd4:	428b      	cmp	r3, r1
 8005bd6:	d819      	bhi.n	8005c0c <HAL_I2C_Init+0x13c>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	1e59      	subs	r1, r3, #1
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	005b      	lsls	r3, r3, #1
 8005be2:	fbb1 f3f3 	udiv	r3, r1, r3
 8005be6:	1c59      	adds	r1, r3, #1
 8005be8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005bec:	400b      	ands	r3, r1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d00a      	beq.n	8005c08 <HAL_I2C_Init+0x138>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	1e59      	subs	r1, r3, #1
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c00:	3301      	adds	r3, #1
 8005c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c06:	e051      	b.n	8005cac <HAL_I2C_Init+0x1dc>
 8005c08:	2304      	movs	r3, #4
 8005c0a:	e04f      	b.n	8005cac <HAL_I2C_Init+0x1dc>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d111      	bne.n	8005c38 <HAL_I2C_Init+0x168>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	1e58      	subs	r0, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6859      	ldr	r1, [r3, #4]
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	440b      	add	r3, r1
 8005c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c26:	3301      	adds	r3, #1
 8005c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bf0c      	ite	eq
 8005c30:	2301      	moveq	r3, #1
 8005c32:	2300      	movne	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	e012      	b.n	8005c5e <HAL_I2C_Init+0x18e>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	1e58      	subs	r0, r3, #1
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6859      	ldr	r1, [r3, #4]
 8005c40:	460b      	mov	r3, r1
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	440b      	add	r3, r1
 8005c46:	0099      	lsls	r1, r3, #2
 8005c48:	440b      	add	r3, r1
 8005c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c4e:	3301      	adds	r3, #1
 8005c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	bf0c      	ite	eq
 8005c58:	2301      	moveq	r3, #1
 8005c5a:	2300      	movne	r3, #0
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <HAL_I2C_Init+0x196>
 8005c62:	2301      	movs	r3, #1
 8005c64:	e022      	b.n	8005cac <HAL_I2C_Init+0x1dc>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10e      	bne.n	8005c8c <HAL_I2C_Init+0x1bc>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	1e58      	subs	r0, r3, #1
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6859      	ldr	r1, [r3, #4]
 8005c76:	460b      	mov	r3, r1
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	440b      	add	r3, r1
 8005c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c80:	3301      	adds	r3, #1
 8005c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c8a:	e00f      	b.n	8005cac <HAL_I2C_Init+0x1dc>
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	1e58      	subs	r0, r3, #1
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6859      	ldr	r1, [r3, #4]
 8005c94:	460b      	mov	r3, r1
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	440b      	add	r3, r1
 8005c9a:	0099      	lsls	r1, r3, #2
 8005c9c:	440b      	add	r3, r1
 8005c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ca8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005cac:	6879      	ldr	r1, [r7, #4]
 8005cae:	6809      	ldr	r1, [r1, #0]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69da      	ldr	r2, [r3, #28]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005cda:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6911      	ldr	r1, [r2, #16]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	68d2      	ldr	r2, [r2, #12]
 8005ce6:	4311      	orrs	r1, r2
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6812      	ldr	r2, [r2, #0]
 8005cec:	430b      	orrs	r3, r1
 8005cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	695a      	ldr	r2, [r3, #20]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0201 	orr.w	r2, r2, #1
 8005d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	000186a0 	.word	0x000186a0
 8005d48:	001e847f 	.word	0x001e847f
 8005d4c:	003d08ff 	.word	0x003d08ff
 8005d50:	431bde83 	.word	0x431bde83
 8005d54:	10624dd3 	.word	0x10624dd3

08005d58 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b088      	sub	sp, #32
 8005d5c:	af02      	add	r7, sp, #8
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	461a      	mov	r2, r3
 8005d66:	4603      	mov	r3, r0
 8005d68:	817b      	strh	r3, [r7, #10]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	813b      	strh	r3, [r7, #8]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d72:	f7fe fdcf 	bl	8004914 <HAL_GetTick>
 8005d76:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b20      	cmp	r3, #32
 8005d82:	f040 80d9 	bne.w	8005f38 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	2319      	movs	r3, #25
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	496d      	ldr	r1, [pc, #436]	@ (8005f44 <HAL_I2C_Mem_Write+0x1ec>)
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fc8b 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	e0cc      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d101      	bne.n	8005dae <HAL_I2C_Mem_Write+0x56>
 8005daa:	2302      	movs	r3, #2
 8005dac:	e0c5      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d007      	beq.n	8005dd4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0201 	orr.w	r2, r2, #1
 8005dd2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005de2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2221      	movs	r2, #33	@ 0x21
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2240      	movs	r2, #64	@ 0x40
 8005df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2200      	movs	r2, #0
 8005df8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6a3a      	ldr	r2, [r7, #32]
 8005dfe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a4d      	ldr	r2, [pc, #308]	@ (8005f48 <HAL_I2C_Mem_Write+0x1f0>)
 8005e14:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e16:	88f8      	ldrh	r0, [r7, #6]
 8005e18:	893a      	ldrh	r2, [r7, #8]
 8005e1a:	8979      	ldrh	r1, [r7, #10]
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	4603      	mov	r3, r0
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f000 fac2 	bl	80063b0 <I2C_RequestMemoryWrite>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d052      	beq.n	8005ed8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e081      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 fd50 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00d      	beq.n	8005e62 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d107      	bne.n	8005e5e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e06b      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e66:	781a      	ldrb	r2, [r3, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0304 	and.w	r3, r3, #4
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d11b      	bne.n	8005ed8 <HAL_I2C_Mem_Write+0x180>
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d017      	beq.n	8005ed8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	781a      	ldrb	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1aa      	bne.n	8005e36 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 fd43 	bl	8006970 <I2C_WaitOnBTFFlagUntilTimeout>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d00d      	beq.n	8005f0c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	d107      	bne.n	8005f08 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f06:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e016      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2220      	movs	r2, #32
 8005f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005f34:	2300      	movs	r3, #0
 8005f36:	e000      	b.n	8005f3a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005f38:	2302      	movs	r3, #2
  }
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3718      	adds	r7, #24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	00100002 	.word	0x00100002
 8005f48:	ffff0000 	.word	0xffff0000

08005f4c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b08c      	sub	sp, #48	@ 0x30
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	4608      	mov	r0, r1
 8005f56:	4611      	mov	r1, r2
 8005f58:	461a      	mov	r2, r3
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	817b      	strh	r3, [r7, #10]
 8005f5e:	460b      	mov	r3, r1
 8005f60:	813b      	strh	r3, [r7, #8]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f66:	f7fe fcd5 	bl	8004914 <HAL_GetTick>
 8005f6a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b20      	cmp	r3, #32
 8005f76:	f040 8214 	bne.w	80063a2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	2319      	movs	r3, #25
 8005f80:	2201      	movs	r2, #1
 8005f82:	497b      	ldr	r1, [pc, #492]	@ (8006170 <HAL_I2C_Mem_Read+0x224>)
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f000 fb91 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005f90:	2302      	movs	r3, #2
 8005f92:	e207      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_I2C_Mem_Read+0x56>
 8005f9e:	2302      	movs	r3, #2
 8005fa0:	e200      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d007      	beq.n	8005fc8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0201 	orr.w	r2, r2, #1
 8005fc6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fd6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2222      	movs	r2, #34	@ 0x22
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2240      	movs	r2, #64	@ 0x40
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ff2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4a5b      	ldr	r2, [pc, #364]	@ (8006174 <HAL_I2C_Mem_Read+0x228>)
 8006008:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800600a:	88f8      	ldrh	r0, [r7, #6]
 800600c:	893a      	ldrh	r2, [r7, #8]
 800600e:	8979      	ldrh	r1, [r7, #10]
 8006010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006012:	9301      	str	r3, [sp, #4]
 8006014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	4603      	mov	r3, r0
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fa5e 	bl	80064dc <I2C_RequestMemoryRead>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e1bc      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800602e:	2b00      	cmp	r3, #0
 8006030:	d113      	bne.n	800605a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006032:	2300      	movs	r3, #0
 8006034:	623b      	str	r3, [r7, #32]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	623b      	str	r3, [r7, #32]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	623b      	str	r3, [r7, #32]
 8006046:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006056:	601a      	str	r2, [r3, #0]
 8006058:	e190      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800605e:	2b01      	cmp	r3, #1
 8006060:	d11b      	bne.n	800609a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006070:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	61fb      	str	r3, [r7, #28]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	61fb      	str	r3, [r7, #28]
 8006086:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e170      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d11b      	bne.n	80060da <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060c2:	2300      	movs	r3, #0
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	61bb      	str	r3, [r7, #24]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	61bb      	str	r3, [r7, #24]
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	e150      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060da:	2300      	movs	r3, #0
 80060dc:	617b      	str	r3, [r7, #20]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	617b      	str	r3, [r7, #20]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	617b      	str	r3, [r7, #20]
 80060ee:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80060f0:	e144      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	f200 80f1 	bhi.w	80062de <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006100:	2b01      	cmp	r3, #1
 8006102:	d123      	bne.n	800614c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006106:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 fc79 	bl	8006a00 <I2C_WaitOnRXNEFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e145      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	691a      	ldr	r2, [r3, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006122:	b2d2      	uxtb	r2, r2
 8006124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006134:	3b01      	subs	r3, #1
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006140:	b29b      	uxth	r3, r3
 8006142:	3b01      	subs	r3, #1
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800614a:	e117      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006150:	2b02      	cmp	r3, #2
 8006152:	d14e      	bne.n	80061f2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006156:	9300      	str	r3, [sp, #0]
 8006158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800615a:	2200      	movs	r2, #0
 800615c:	4906      	ldr	r1, [pc, #24]	@ (8006178 <HAL_I2C_Mem_Read+0x22c>)
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 faa4 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d008      	beq.n	800617c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e11a      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
 800616e:	bf00      	nop
 8006170:	00100002 	.word	0x00100002
 8006174:	ffff0000 	.word	0xffff0000
 8006178:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800618a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691a      	ldr	r2, [r3, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619e:	1c5a      	adds	r2, r3, #1
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061a8:	3b01      	subs	r3, #1
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29a      	uxth	r2, r3
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80061f0:	e0c4      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80061f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f8:	2200      	movs	r2, #0
 80061fa:	496c      	ldr	r1, [pc, #432]	@ (80063ac <HAL_I2C_Mem_Read+0x460>)
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 fa55 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e0cb      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800621a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	691a      	ldr	r2, [r3, #16]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006238:	3b01      	subs	r3, #1
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006244:	b29b      	uxth	r3, r3
 8006246:	3b01      	subs	r3, #1
 8006248:	b29a      	uxth	r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	9300      	str	r3, [sp, #0]
 8006252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006254:	2200      	movs	r2, #0
 8006256:	4955      	ldr	r1, [pc, #340]	@ (80063ac <HAL_I2C_Mem_Read+0x460>)
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 fa27 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d001      	beq.n	8006268 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e09d      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006276:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006294:	3b01      	subs	r3, #1
 8006296:	b29a      	uxth	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	691a      	ldr	r2, [r3, #16]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b4:	b2d2      	uxtb	r2, r2
 80062b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	1c5a      	adds	r2, r3, #1
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c6:	3b01      	subs	r3, #1
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	3b01      	subs	r3, #1
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062dc:	e04e      	b.n	800637c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 fb8c 	bl	8006a00 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d001      	beq.n	80062f2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e058      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	691a      	ldr	r2, [r3, #16]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fc:	b2d2      	uxtb	r2, r2
 80062fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006304:	1c5a      	adds	r2, r3, #1
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630e:	3b01      	subs	r3, #1
 8006310:	b29a      	uxth	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	f003 0304 	and.w	r3, r3, #4
 800632e:	2b04      	cmp	r3, #4
 8006330:	d124      	bne.n	800637c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006336:	2b03      	cmp	r3, #3
 8006338:	d107      	bne.n	800634a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006348:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	691a      	ldr	r2, [r3, #16]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	1c5a      	adds	r2, r3, #1
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006366:	3b01      	subs	r3, #1
 8006368:	b29a      	uxth	r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006372:	b29b      	uxth	r3, r3
 8006374:	3b01      	subs	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006380:	2b00      	cmp	r3, #0
 8006382:	f47f aeb6 	bne.w	80060f2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2220      	movs	r2, #32
 800638a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800639e:	2300      	movs	r3, #0
 80063a0:	e000      	b.n	80063a4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80063a2:	2302      	movs	r3, #2
  }
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3728      	adds	r7, #40	@ 0x28
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	00010004 	.word	0x00010004

080063b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b088      	sub	sp, #32
 80063b4:	af02      	add	r7, sp, #8
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	461a      	mov	r2, r3
 80063be:	4603      	mov	r3, r0
 80063c0:	817b      	strh	r3, [r7, #10]
 80063c2:	460b      	mov	r3, r1
 80063c4:	813b      	strh	r3, [r7, #8]
 80063c6:	4613      	mov	r3, r2
 80063c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 f960 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00d      	beq.n	800640e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006400:	d103      	bne.n	800640a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006408:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e05f      	b.n	80064ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800640e:	897b      	ldrh	r3, [r7, #10]
 8006410:	b2db      	uxtb	r3, r3
 8006412:	461a      	mov	r2, r3
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800641c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800641e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006420:	6a3a      	ldr	r2, [r7, #32]
 8006422:	492d      	ldr	r1, [pc, #180]	@ (80064d8 <I2C_RequestMemoryWrite+0x128>)
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 f9bb 	bl	80067a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e04c      	b.n	80064ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006434:	2300      	movs	r3, #0
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	617b      	str	r3, [r7, #20]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	617b      	str	r3, [r7, #20]
 8006448:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800644a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800644c:	6a39      	ldr	r1, [r7, #32]
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f000 fa46 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00d      	beq.n	8006476 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645e:	2b04      	cmp	r3, #4
 8006460:	d107      	bne.n	8006472 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006470:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e02b      	b.n	80064ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006476:	88fb      	ldrh	r3, [r7, #6]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d105      	bne.n	8006488 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800647c:	893b      	ldrh	r3, [r7, #8]
 800647e:	b2da      	uxtb	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	611a      	str	r2, [r3, #16]
 8006486:	e021      	b.n	80064cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006488:	893b      	ldrh	r3, [r7, #8]
 800648a:	0a1b      	lsrs	r3, r3, #8
 800648c:	b29b      	uxth	r3, r3
 800648e:	b2da      	uxtb	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006498:	6a39      	ldr	r1, [r7, #32]
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 fa20 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00d      	beq.n	80064c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d107      	bne.n	80064be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e005      	b.n	80064ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064c2:	893b      	ldrh	r3, [r7, #8]
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3718      	adds	r7, #24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	00010002 	.word	0x00010002

080064dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b088      	sub	sp, #32
 80064e0:	af02      	add	r7, sp, #8
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	4608      	mov	r0, r1
 80064e6:	4611      	mov	r1, r2
 80064e8:	461a      	mov	r2, r3
 80064ea:	4603      	mov	r3, r0
 80064ec:	817b      	strh	r3, [r7, #10]
 80064ee:	460b      	mov	r3, r1
 80064f0:	813b      	strh	r3, [r7, #8]
 80064f2:	4613      	mov	r3, r2
 80064f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006504:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006514:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	2200      	movs	r2, #0
 800651e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 f8c2 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00d      	beq.n	800654a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006538:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800653c:	d103      	bne.n	8006546 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006544:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e0aa      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800654a:	897b      	ldrh	r3, [r7, #10]
 800654c:	b2db      	uxtb	r3, r3
 800654e:	461a      	mov	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006558:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	6a3a      	ldr	r2, [r7, #32]
 800655e:	4952      	ldr	r1, [pc, #328]	@ (80066a8 <I2C_RequestMemoryRead+0x1cc>)
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 f91d 	bl	80067a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e097      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	617b      	str	r3, [r7, #20]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	617b      	str	r3, [r7, #20]
 8006584:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006588:	6a39      	ldr	r1, [r7, #32]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f9a8 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00d      	beq.n	80065b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659a:	2b04      	cmp	r3, #4
 800659c:	d107      	bne.n	80065ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e076      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065b2:	88fb      	ldrh	r3, [r7, #6]
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d105      	bne.n	80065c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065b8:	893b      	ldrh	r3, [r7, #8]
 80065ba:	b2da      	uxtb	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	611a      	str	r2, [r3, #16]
 80065c2:	e021      	b.n	8006608 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065c4:	893b      	ldrh	r3, [r7, #8]
 80065c6:	0a1b      	lsrs	r3, r3, #8
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d4:	6a39      	ldr	r1, [r7, #32]
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 f982 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00d      	beq.n	80065fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d107      	bne.n	80065fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e050      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065fe:	893b      	ldrh	r3, [r7, #8]
 8006600:	b2da      	uxtb	r2, r3
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800660a:	6a39      	ldr	r1, [r7, #32]
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 f967 	bl	80068e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00d      	beq.n	8006634 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800661c:	2b04      	cmp	r3, #4
 800661e:	d107      	bne.n	8006630 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800662e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e035      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006642:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	2200      	movs	r2, #0
 800664c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f000 f82b 	bl	80066ac <I2C_WaitOnFlagUntilTimeout>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00d      	beq.n	8006678 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800666a:	d103      	bne.n	8006674 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006672:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006674:	2303      	movs	r3, #3
 8006676:	e013      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006678:	897b      	ldrh	r3, [r7, #10]
 800667a:	b2db      	uxtb	r3, r3
 800667c:	f043 0301 	orr.w	r3, r3, #1
 8006680:	b2da      	uxtb	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668a:	6a3a      	ldr	r2, [r7, #32]
 800668c:	4906      	ldr	r1, [pc, #24]	@ (80066a8 <I2C_RequestMemoryRead+0x1cc>)
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f000 f886 	bl	80067a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d001      	beq.n	800669e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e000      	b.n	80066a0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3718      	adds	r7, #24
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	00010002 	.word	0x00010002

080066ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	4613      	mov	r3, r2
 80066ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066bc:	e048      	b.n	8006750 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c4:	d044      	beq.n	8006750 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066c6:	f7fe f925 	bl	8004914 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d302      	bcc.n	80066dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d139      	bne.n	8006750 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	0c1b      	lsrs	r3, r3, #16
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d10d      	bne.n	8006702 <I2C_WaitOnFlagUntilTimeout+0x56>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	43da      	mvns	r2, r3
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	4013      	ands	r3, r2
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bf0c      	ite	eq
 80066f8:	2301      	moveq	r3, #1
 80066fa:	2300      	movne	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	461a      	mov	r2, r3
 8006700:	e00c      	b.n	800671c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	43da      	mvns	r2, r3
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	4013      	ands	r3, r2
 800670e:	b29b      	uxth	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	bf0c      	ite	eq
 8006714:	2301      	moveq	r3, #1
 8006716:	2300      	movne	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	461a      	mov	r2, r3
 800671c:	79fb      	ldrb	r3, [r7, #7]
 800671e:	429a      	cmp	r2, r3
 8006720:	d116      	bne.n	8006750 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2220      	movs	r2, #32
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673c:	f043 0220 	orr.w	r2, r3, #32
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e023      	b.n	8006798 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	0c1b      	lsrs	r3, r3, #16
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b01      	cmp	r3, #1
 8006758:	d10d      	bne.n	8006776 <I2C_WaitOnFlagUntilTimeout+0xca>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	695b      	ldr	r3, [r3, #20]
 8006760:	43da      	mvns	r2, r3
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	4013      	ands	r3, r2
 8006766:	b29b      	uxth	r3, r3
 8006768:	2b00      	cmp	r3, #0
 800676a:	bf0c      	ite	eq
 800676c:	2301      	moveq	r3, #1
 800676e:	2300      	movne	r3, #0
 8006770:	b2db      	uxtb	r3, r3
 8006772:	461a      	mov	r2, r3
 8006774:	e00c      	b.n	8006790 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	43da      	mvns	r2, r3
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	4013      	ands	r3, r2
 8006782:	b29b      	uxth	r3, r3
 8006784:	2b00      	cmp	r3, #0
 8006786:	bf0c      	ite	eq
 8006788:	2301      	moveq	r3, #1
 800678a:	2300      	movne	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	461a      	mov	r2, r3
 8006790:	79fb      	ldrb	r3, [r7, #7]
 8006792:	429a      	cmp	r2, r3
 8006794:	d093      	beq.n	80066be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80067ae:	e071      	b.n	8006894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067be:	d123      	bne.n	8006808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f4:	f043 0204 	orr.w	r2, r3, #4
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e067      	b.n	80068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680e:	d041      	beq.n	8006894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006810:	f7fe f880 	bl	8004914 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	429a      	cmp	r2, r3
 800681e:	d302      	bcc.n	8006826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d136      	bne.n	8006894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	0c1b      	lsrs	r3, r3, #16
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b01      	cmp	r3, #1
 800682e:	d10c      	bne.n	800684a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	43da      	mvns	r2, r3
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	4013      	ands	r3, r2
 800683c:	b29b      	uxth	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	bf14      	ite	ne
 8006842:	2301      	movne	r3, #1
 8006844:	2300      	moveq	r3, #0
 8006846:	b2db      	uxtb	r3, r3
 8006848:	e00b      	b.n	8006862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	43da      	mvns	r2, r3
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	4013      	ands	r3, r2
 8006856:	b29b      	uxth	r3, r3
 8006858:	2b00      	cmp	r3, #0
 800685a:	bf14      	ite	ne
 800685c:	2301      	movne	r3, #1
 800685e:	2300      	moveq	r3, #0
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d016      	beq.n	8006894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006880:	f043 0220 	orr.w	r2, r3, #32
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e021      	b.n	80068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	0c1b      	lsrs	r3, r3, #16
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b01      	cmp	r3, #1
 800689c:	d10c      	bne.n	80068b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	695b      	ldr	r3, [r3, #20]
 80068a4:	43da      	mvns	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	4013      	ands	r3, r2
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	bf14      	ite	ne
 80068b0:	2301      	movne	r3, #1
 80068b2:	2300      	moveq	r3, #0
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	e00b      	b.n	80068d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	43da      	mvns	r2, r3
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	4013      	ands	r3, r2
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	bf14      	ite	ne
 80068ca:	2301      	movne	r3, #1
 80068cc:	2300      	moveq	r3, #0
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f47f af6d 	bne.w	80067b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068ec:	e034      	b.n	8006958 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068ee:	68f8      	ldr	r0, [r7, #12]
 80068f0:	f000 f8e3 	bl	8006aba <I2C_IsAcknowledgeFailed>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d001      	beq.n	80068fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e034      	b.n	8006968 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006904:	d028      	beq.n	8006958 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006906:	f7fe f805 	bl	8004914 <HAL_GetTick>
 800690a:	4602      	mov	r2, r0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	1ad3      	subs	r3, r2, r3
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	429a      	cmp	r2, r3
 8006914:	d302      	bcc.n	800691c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d11d      	bne.n	8006958 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006926:	2b80      	cmp	r3, #128	@ 0x80
 8006928:	d016      	beq.n	8006958 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2220      	movs	r2, #32
 8006934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006944:	f043 0220 	orr.w	r2, r3, #32
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e007      	b.n	8006968 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006962:	2b80      	cmp	r3, #128	@ 0x80
 8006964:	d1c3      	bne.n	80068ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3710      	adds	r7, #16
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	60b9      	str	r1, [r7, #8]
 800697a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800697c:	e034      	b.n	80069e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f000 f89b 	bl	8006aba <I2C_IsAcknowledgeFailed>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e034      	b.n	80069f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006994:	d028      	beq.n	80069e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006996:	f7fd ffbd 	bl	8004914 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d302      	bcc.n	80069ac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d11d      	bne.n	80069e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	f003 0304 	and.w	r3, r3, #4
 80069b6:	2b04      	cmp	r3, #4
 80069b8:	d016      	beq.n	80069e8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d4:	f043 0220 	orr.w	r2, r3, #32
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e007      	b.n	80069f8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	f003 0304 	and.w	r3, r3, #4
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d1c3      	bne.n	800697e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a0c:	e049      	b.n	8006aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	695b      	ldr	r3, [r3, #20]
 8006a14:	f003 0310 	and.w	r3, r3, #16
 8006a18:	2b10      	cmp	r3, #16
 8006a1a:	d119      	bne.n	8006a50 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f06f 0210 	mvn.w	r2, #16
 8006a24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e030      	b.n	8006ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a50:	f7fd ff60 	bl	8004914 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d302      	bcc.n	8006a66 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d11d      	bne.n	8006aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a70:	2b40      	cmp	r3, #64	@ 0x40
 8006a72:	d016      	beq.n	8006aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a8e:	f043 0220 	orr.w	r2, r3, #32
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e007      	b.n	8006ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	695b      	ldr	r3, [r3, #20]
 8006aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	d1ae      	bne.n	8006a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3710      	adds	r7, #16
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad0:	d11b      	bne.n	8006b0a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ada:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af6:	f043 0204 	orr.w	r2, r3, #4
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e000      	b.n	8006b0c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006b22:	2300      	movs	r3, #0
 8006b24:	603b      	str	r3, [r7, #0]
 8006b26:	4b20      	ldr	r3, [pc, #128]	@ (8006ba8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ba8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b32:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba8 <HAL_PWREx_EnableOverDrive+0x90>)
 8006b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b3a:	603b      	str	r3, [r7, #0]
 8006b3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8006bac <HAL_PWREx_EnableOverDrive+0x94>)
 8006b40:	2201      	movs	r2, #1
 8006b42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b44:	f7fd fee6 	bl	8004914 <HAL_GetTick>
 8006b48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006b4a:	e009      	b.n	8006b60 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006b4c:	f7fd fee2 	bl	8004914 <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006b5a:	d901      	bls.n	8006b60 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e01f      	b.n	8006ba0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006b60:	4b13      	ldr	r3, [pc, #76]	@ (8006bb0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b6c:	d1ee      	bne.n	8006b4c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006b6e:	4b11      	ldr	r3, [pc, #68]	@ (8006bb4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006b70:	2201      	movs	r2, #1
 8006b72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b74:	f7fd fece 	bl	8004914 <HAL_GetTick>
 8006b78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006b7a:	e009      	b.n	8006b90 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006b7c:	f7fd feca 	bl	8004914 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006b8a:	d901      	bls.n	8006b90 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e007      	b.n	8006ba0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006b90:	4b07      	ldr	r3, [pc, #28]	@ (8006bb0 <HAL_PWREx_EnableOverDrive+0x98>)
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b9c:	d1ee      	bne.n	8006b7c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	40023800 	.word	0x40023800
 8006bac:	420e0040 	.word	0x420e0040
 8006bb0:	40007000 	.word	0x40007000
 8006bb4:	420e0044 	.word	0x420e0044

08006bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e0cc      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bcc:	4b68      	ldr	r3, [pc, #416]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 030f 	and.w	r3, r3, #15
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d90c      	bls.n	8006bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bda:	4b65      	ldr	r3, [pc, #404]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	b2d2      	uxtb	r2, r2
 8006be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006be2:	4b63      	ldr	r3, [pc, #396]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 030f 	and.w	r3, r3, #15
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d001      	beq.n	8006bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e0b8      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0302 	and.w	r3, r3, #2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d020      	beq.n	8006c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d005      	beq.n	8006c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c0c:	4b59      	ldr	r3, [pc, #356]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	4a58      	ldr	r2, [pc, #352]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0308 	and.w	r3, r3, #8
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d005      	beq.n	8006c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c24:	4b53      	ldr	r3, [pc, #332]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	4a52      	ldr	r2, [pc, #328]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c30:	4b50      	ldr	r3, [pc, #320]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	494d      	ldr	r1, [pc, #308]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d044      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d107      	bne.n	8006c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c56:	4b47      	ldr	r3, [pc, #284]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d119      	bne.n	8006c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e07f      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d003      	beq.n	8006c76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c72:	2b03      	cmp	r3, #3
 8006c74:	d107      	bne.n	8006c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c76:	4b3f      	ldr	r3, [pc, #252]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d109      	bne.n	8006c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e06f      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c86:	4b3b      	ldr	r3, [pc, #236]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0302 	and.w	r3, r3, #2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e067      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c96:	4b37      	ldr	r3, [pc, #220]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f023 0203 	bic.w	r2, r3, #3
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	4934      	ldr	r1, [pc, #208]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ca8:	f7fd fe34 	bl	8004914 <HAL_GetTick>
 8006cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cae:	e00a      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cb0:	f7fd fe30 	bl	8004914 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e04f      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cc6:	4b2b      	ldr	r3, [pc, #172]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f003 020c 	and.w	r2, r3, #12
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d1eb      	bne.n	8006cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cd8:	4b25      	ldr	r3, [pc, #148]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d20c      	bcs.n	8006d00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ce6:	4b22      	ldr	r3, [pc, #136]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ce8:	683a      	ldr	r2, [r7, #0]
 8006cea:	b2d2      	uxtb	r2, r2
 8006cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cee:	4b20      	ldr	r3, [pc, #128]	@ (8006d70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 030f 	and.w	r3, r3, #15
 8006cf6:	683a      	ldr	r2, [r7, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d001      	beq.n	8006d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e032      	b.n	8006d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d008      	beq.n	8006d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d0c:	4b19      	ldr	r3, [pc, #100]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	4916      	ldr	r1, [pc, #88]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0308 	and.w	r3, r3, #8
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d009      	beq.n	8006d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d2a:	4b12      	ldr	r3, [pc, #72]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	00db      	lsls	r3, r3, #3
 8006d38:	490e      	ldr	r1, [pc, #56]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d3e:	f000 fb7f 	bl	8007440 <HAL_RCC_GetSysClockFreq>
 8006d42:	4602      	mov	r2, r0
 8006d44:	4b0b      	ldr	r3, [pc, #44]	@ (8006d74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	091b      	lsrs	r3, r3, #4
 8006d4a:	f003 030f 	and.w	r3, r3, #15
 8006d4e:	490a      	ldr	r1, [pc, #40]	@ (8006d78 <HAL_RCC_ClockConfig+0x1c0>)
 8006d50:	5ccb      	ldrb	r3, [r1, r3]
 8006d52:	fa22 f303 	lsr.w	r3, r2, r3
 8006d56:	4a09      	ldr	r2, [pc, #36]	@ (8006d7c <HAL_RCC_ClockConfig+0x1c4>)
 8006d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006d5a:	4b09      	ldr	r3, [pc, #36]	@ (8006d80 <HAL_RCC_ClockConfig+0x1c8>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fd fd94 	bl	800488c <HAL_InitTick>

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	40023c00 	.word	0x40023c00
 8006d74:	40023800 	.word	0x40023800
 8006d78:	0800c064 	.word	0x0800c064
 8006d7c:	2000014c 	.word	0x2000014c
 8006d80:	20000150 	.word	0x20000150

08006d84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d88:	4b03      	ldr	r3, [pc, #12]	@ (8006d98 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	2000014c 	.word	0x2000014c

08006d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006da0:	f7ff fff0 	bl	8006d84 <HAL_RCC_GetHCLKFreq>
 8006da4:	4602      	mov	r2, r0
 8006da6:	4b05      	ldr	r3, [pc, #20]	@ (8006dbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	0a9b      	lsrs	r3, r3, #10
 8006dac:	f003 0307 	and.w	r3, r3, #7
 8006db0:	4903      	ldr	r1, [pc, #12]	@ (8006dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006db2:	5ccb      	ldrb	r3, [r1, r3]
 8006db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	40023800 	.word	0x40023800
 8006dc0:	0800c074 	.word	0x0800c074

08006dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006dc8:	f7ff ffdc 	bl	8006d84 <HAL_RCC_GetHCLKFreq>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	4b05      	ldr	r3, [pc, #20]	@ (8006de4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	0b5b      	lsrs	r3, r3, #13
 8006dd4:	f003 0307 	and.w	r3, r3, #7
 8006dd8:	4903      	ldr	r1, [pc, #12]	@ (8006de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dda:	5ccb      	ldrb	r3, [r1, r3]
 8006ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	40023800 	.word	0x40023800
 8006de8:	0800c074 	.word	0x0800c074

08006dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08c      	sub	sp, #48	@ 0x30
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0301 	and.w	r3, r3, #1
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d010      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006e24:	4b6f      	ldr	r3, [pc, #444]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e2a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e32:	496c      	ldr	r1, [pc, #432]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e34:	4313      	orrs	r3, r2
 8006e36:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006e42:	2301      	movs	r3, #1
 8006e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d010      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006e52:	4b64      	ldr	r3, [pc, #400]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e58:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e60:	4960      	ldr	r1, [pc, #384]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e62:	4313      	orrs	r3, r2
 8006e64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d101      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8006e70:	2301      	movs	r3, #1
 8006e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d017      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e80:	4b58      	ldr	r3, [pc, #352]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8e:	4955      	ldr	r1, [pc, #340]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006e90:	4313      	orrs	r3, r2
 8006e92:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e9e:	d101      	bne.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006eac:	2301      	movs	r3, #1
 8006eae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f003 0308 	and.w	r3, r3, #8
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d017      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ebc:	4b49      	ldr	r3, [pc, #292]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ec2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eca:	4946      	ldr	r1, [pc, #280]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006eda:	d101      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006edc:	2301      	movs	r3, #1
 8006ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0320 	and.w	r3, r3, #32
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f000 808a 	beq.w	800700e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006efa:	2300      	movs	r3, #0
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	4b39      	ldr	r3, [pc, #228]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f02:	4a38      	ldr	r2, [pc, #224]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f0a:	4b36      	ldr	r3, [pc, #216]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f12:	60bb      	str	r3, [r7, #8]
 8006f14:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f16:	4b34      	ldr	r3, [pc, #208]	@ (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a33      	ldr	r2, [pc, #204]	@ (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f22:	f7fd fcf7 	bl	8004914 <HAL_GetTick>
 8006f26:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006f28:	e008      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f2a:	f7fd fcf3 	bl	8004914 <HAL_GetTick>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f32:	1ad3      	subs	r3, r2, r3
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d901      	bls.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e278      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d0f0      	beq.n	8006f2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f48:	4b26      	ldr	r3, [pc, #152]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f50:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f52:	6a3b      	ldr	r3, [r7, #32]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d02f      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f60:	6a3a      	ldr	r2, [r7, #32]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d028      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f66:	4b1f      	ldr	r3, [pc, #124]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f6e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f70:	4b1e      	ldr	r3, [pc, #120]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006f72:	2201      	movs	r2, #1
 8006f74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f76:	4b1d      	ldr	r3, [pc, #116]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006f78:	2200      	movs	r2, #0
 8006f7a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006f7c:	4a19      	ldr	r2, [pc, #100]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f82:	4b18      	ldr	r3, [pc, #96]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d114      	bne.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f8e:	f7fd fcc1 	bl	8004914 <HAL_GetTick>
 8006f92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f94:	e00a      	b.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f96:	f7fd fcbd 	bl	8004914 <HAL_GetTick>
 8006f9a:	4602      	mov	r2, r0
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d901      	bls.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8006fa8:	2303      	movs	r3, #3
 8006faa:	e240      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fac:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d0ee      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fc4:	d114      	bne.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8006fc6:	4b07      	ldr	r3, [pc, #28]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006fd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fda:	4902      	ldr	r1, [pc, #8]	@ (8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	608b      	str	r3, [r1, #8]
 8006fe0:	e00c      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006fe2:	bf00      	nop
 8006fe4:	40023800 	.word	0x40023800
 8006fe8:	40007000 	.word	0x40007000
 8006fec:	42470e40 	.word	0x42470e40
 8006ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	4a49      	ldr	r2, [pc, #292]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ff6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006ffa:	6093      	str	r3, [r2, #8]
 8006ffc:	4b47      	ldr	r3, [pc, #284]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006ffe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007008:	4944      	ldr	r1, [pc, #272]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800700a:	4313      	orrs	r3, r2
 800700c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0310 	and.w	r3, r3, #16
 8007016:	2b00      	cmp	r3, #0
 8007018:	d004      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007020:	4b3f      	ldr	r3, [pc, #252]	@ (8007120 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007022:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00a      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007030:	4b3a      	ldr	r3, [pc, #232]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007036:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800703e:	4937      	ldr	r1, [pc, #220]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007040:	4313      	orrs	r3, r2
 8007042:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00a      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007052:	4b32      	ldr	r3, [pc, #200]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007054:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007058:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007060:	492e      	ldr	r1, [pc, #184]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007062:	4313      	orrs	r3, r2
 8007064:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007070:	2b00      	cmp	r3, #0
 8007072:	d011      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007074:	4b29      	ldr	r3, [pc, #164]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800707a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007082:	4926      	ldr	r1, [pc, #152]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007084:	4313      	orrs	r3, r2
 8007086:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800708e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007092:	d101      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007094:	2301      	movs	r3, #1
 8007096:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00a      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80070a4:	4b1d      	ldr	r3, [pc, #116]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80070a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070aa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b2:	491a      	ldr	r1, [pc, #104]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d011      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80070c6:	4b15      	ldr	r3, [pc, #84]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80070c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070cc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070d4:	4911      	ldr	r1, [pc, #68]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070e4:	d101      	bne.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80070e6:	2301      	movs	r3, #1
 80070e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80070ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d005      	beq.n	80070fc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070f8:	f040 80ff 	bne.w	80072fa <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80070fc:	4b09      	ldr	r3, [pc, #36]	@ (8007124 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007102:	f7fd fc07 	bl	8004914 <HAL_GetTick>
 8007106:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007108:	e00e      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800710a:	f7fd fc03 	bl	8004914 <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d907      	bls.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e188      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800711c:	40023800 	.word	0x40023800
 8007120:	424711e0 	.word	0x424711e0
 8007124:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007128:	4b7e      	ldr	r3, [pc, #504]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1ea      	bne.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007144:	2b00      	cmp	r3, #0
 8007146:	d009      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007150:	2b00      	cmp	r3, #0
 8007152:	d028      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007158:	2b00      	cmp	r3, #0
 800715a:	d124      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800715c:	4b71      	ldr	r3, [pc, #452]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800715e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007162:	0c1b      	lsrs	r3, r3, #16
 8007164:	f003 0303 	and.w	r3, r3, #3
 8007168:	3301      	adds	r3, #1
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800716e:	4b6d      	ldr	r3, [pc, #436]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007170:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007174:	0e1b      	lsrs	r3, r3, #24
 8007176:	f003 030f 	and.w	r3, r3, #15
 800717a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	019b      	lsls	r3, r3, #6
 8007186:	431a      	orrs	r2, r3
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	085b      	lsrs	r3, r3, #1
 800718c:	3b01      	subs	r3, #1
 800718e:	041b      	lsls	r3, r3, #16
 8007190:	431a      	orrs	r2, r3
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	061b      	lsls	r3, r3, #24
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	071b      	lsls	r3, r3, #28
 800719e:	4961      	ldr	r1, [pc, #388]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0304 	and.w	r3, r3, #4
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d004      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071ba:	d00a      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d035      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071d0:	d130      	bne.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80071d2:	4b54      	ldr	r3, [pc, #336]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80071d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071d8:	0c1b      	lsrs	r3, r3, #16
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	3301      	adds	r3, #1
 80071e0:	005b      	lsls	r3, r3, #1
 80071e2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80071e4:	4b4f      	ldr	r3, [pc, #316]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80071e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ea:	0f1b      	lsrs	r3, r3, #28
 80071ec:	f003 0307 	and.w	r3, r3, #7
 80071f0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685a      	ldr	r2, [r3, #4]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	019b      	lsls	r3, r3, #6
 80071fc:	431a      	orrs	r2, r3
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	085b      	lsrs	r3, r3, #1
 8007202:	3b01      	subs	r3, #1
 8007204:	041b      	lsls	r3, r3, #16
 8007206:	431a      	orrs	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	691b      	ldr	r3, [r3, #16]
 800720c:	061b      	lsls	r3, r3, #24
 800720e:	431a      	orrs	r2, r3
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	071b      	lsls	r3, r3, #28
 8007214:	4943      	ldr	r1, [pc, #268]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007216:	4313      	orrs	r3, r2
 8007218:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800721c:	4b41      	ldr	r3, [pc, #260]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800721e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007222:	f023 021f 	bic.w	r2, r3, #31
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800722a:	3b01      	subs	r3, #1
 800722c:	493d      	ldr	r1, [pc, #244]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800722e:	4313      	orrs	r3, r2
 8007230:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800723c:	2b00      	cmp	r3, #0
 800723e:	d029      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007248:	d124      	bne.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800724a:	4b36      	ldr	r3, [pc, #216]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800724c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007250:	0c1b      	lsrs	r3, r3, #16
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	3301      	adds	r3, #1
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800725c:	4b31      	ldr	r3, [pc, #196]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800725e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007262:	0f1b      	lsrs	r3, r3, #28
 8007264:	f003 0307 	and.w	r3, r3, #7
 8007268:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	019b      	lsls	r3, r3, #6
 8007274:	431a      	orrs	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	085b      	lsrs	r3, r3, #1
 800727c:	3b01      	subs	r3, #1
 800727e:	041b      	lsls	r3, r3, #16
 8007280:	431a      	orrs	r2, r3
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	061b      	lsls	r3, r3, #24
 8007286:	431a      	orrs	r2, r3
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	071b      	lsls	r3, r3, #28
 800728c:	4925      	ldr	r1, [pc, #148]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800728e:	4313      	orrs	r3, r2
 8007290:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800729c:	2b00      	cmp	r3, #0
 800729e:	d016      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	019b      	lsls	r3, r3, #6
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	085b      	lsrs	r3, r3, #1
 80072b2:	3b01      	subs	r3, #1
 80072b4:	041b      	lsls	r3, r3, #16
 80072b6:	431a      	orrs	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	061b      	lsls	r3, r3, #24
 80072be:	431a      	orrs	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	071b      	lsls	r3, r3, #28
 80072c6:	4917      	ldr	r1, [pc, #92]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80072ce:	4b16      	ldr	r3, [pc, #88]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80072d0:	2201      	movs	r2, #1
 80072d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80072d4:	f7fd fb1e 	bl	8004914 <HAL_GetTick>
 80072d8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80072da:	e008      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80072dc:	f7fd fb1a 	bl	8004914 <HAL_GetTick>
 80072e0:	4602      	mov	r2, r0
 80072e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e4:	1ad3      	subs	r3, r2, r3
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d901      	bls.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072ea:	2303      	movs	r3, #3
 80072ec:	e09f      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80072ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d0f0      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80072fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	f040 8095 	bne.w	800742c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007302:	4b0a      	ldr	r3, [pc, #40]	@ (800732c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007304:	2200      	movs	r2, #0
 8007306:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007308:	f7fd fb04 	bl	8004914 <HAL_GetTick>
 800730c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800730e:	e00f      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007310:	f7fd fb00 	bl	8004914 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b02      	cmp	r3, #2
 800731c:	d908      	bls.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e085      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007322:	bf00      	nop
 8007324:	40023800 	.word	0x40023800
 8007328:	42470068 	.word	0x42470068
 800732c:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007330:	4b41      	ldr	r3, [pc, #260]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007338:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800733c:	d0e8      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0304 	and.w	r3, r3, #4
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734e:	2b00      	cmp	r3, #0
 8007350:	d009      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800735a:	2b00      	cmp	r3, #0
 800735c:	d02b      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007362:	2b00      	cmp	r3, #0
 8007364:	d127      	bne.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007366:	4b34      	ldr	r3, [pc, #208]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800736c:	0c1b      	lsrs	r3, r3, #16
 800736e:	f003 0303 	and.w	r3, r3, #3
 8007372:	3301      	adds	r3, #1
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	699a      	ldr	r2, [r3, #24]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	019b      	lsls	r3, r3, #6
 8007382:	431a      	orrs	r2, r3
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	085b      	lsrs	r3, r3, #1
 8007388:	3b01      	subs	r3, #1
 800738a:	041b      	lsls	r3, r3, #16
 800738c:	431a      	orrs	r2, r3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007392:	061b      	lsls	r3, r3, #24
 8007394:	4928      	ldr	r1, [pc, #160]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007396:	4313      	orrs	r3, r2
 8007398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800739c:	4b26      	ldr	r3, [pc, #152]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800739e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073a2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073aa:	3b01      	subs	r3, #1
 80073ac:	021b      	lsls	r3, r3, #8
 80073ae:	4922      	ldr	r1, [pc, #136]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80073b0:	4313      	orrs	r3, r2
 80073b2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d01d      	beq.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ca:	d118      	bne.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80073cc:	4b1a      	ldr	r3, [pc, #104]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80073ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d2:	0e1b      	lsrs	r3, r3, #24
 80073d4:	f003 030f 	and.w	r3, r3, #15
 80073d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	699a      	ldr	r2, [r3, #24]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	019b      	lsls	r3, r3, #6
 80073e4:	431a      	orrs	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a1b      	ldr	r3, [r3, #32]
 80073ea:	085b      	lsrs	r3, r3, #1
 80073ec:	3b01      	subs	r3, #1
 80073ee:	041b      	lsls	r3, r3, #16
 80073f0:	431a      	orrs	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	061b      	lsls	r3, r3, #24
 80073f6:	4910      	ldr	r1, [pc, #64]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80073f8:	4313      	orrs	r3, r2
 80073fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80073fe:	4b0f      	ldr	r3, [pc, #60]	@ (800743c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007400:	2201      	movs	r2, #1
 8007402:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007404:	f7fd fa86 	bl	8004914 <HAL_GetTick>
 8007408:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800740a:	e008      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800740c:	f7fd fa82 	bl	8004914 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	1ad3      	subs	r3, r2, r3
 8007416:	2b02      	cmp	r3, #2
 8007418:	d901      	bls.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e007      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800741e:	4b06      	ldr	r3, [pc, #24]	@ (8007438 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007426:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800742a:	d1ef      	bne.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800742c:	2300      	movs	r3, #0
}
 800742e:	4618      	mov	r0, r3
 8007430:	3730      	adds	r7, #48	@ 0x30
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	40023800 	.word	0x40023800
 800743c:	42470070 	.word	0x42470070

08007440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007444:	b0ae      	sub	sp, #184	@ 0xb8
 8007446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800744e:	2300      	movs	r3, #0
 8007450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007460:	2300      	movs	r3, #0
 8007462:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007466:	4bcb      	ldr	r3, [pc, #812]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f003 030c 	and.w	r3, r3, #12
 800746e:	2b0c      	cmp	r3, #12
 8007470:	f200 8206 	bhi.w	8007880 <HAL_RCC_GetSysClockFreq+0x440>
 8007474:	a201      	add	r2, pc, #4	@ (adr r2, 800747c <HAL_RCC_GetSysClockFreq+0x3c>)
 8007476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747a:	bf00      	nop
 800747c:	080074b1 	.word	0x080074b1
 8007480:	08007881 	.word	0x08007881
 8007484:	08007881 	.word	0x08007881
 8007488:	08007881 	.word	0x08007881
 800748c:	080074b9 	.word	0x080074b9
 8007490:	08007881 	.word	0x08007881
 8007494:	08007881 	.word	0x08007881
 8007498:	08007881 	.word	0x08007881
 800749c:	080074c1 	.word	0x080074c1
 80074a0:	08007881 	.word	0x08007881
 80074a4:	08007881 	.word	0x08007881
 80074a8:	08007881 	.word	0x08007881
 80074ac:	080076b1 	.word	0x080076b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80074b0:	4bb9      	ldr	r3, [pc, #740]	@ (8007798 <HAL_RCC_GetSysClockFreq+0x358>)
 80074b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80074b6:	e1e7      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80074b8:	4bb8      	ldr	r3, [pc, #736]	@ (800779c <HAL_RCC_GetSysClockFreq+0x35c>)
 80074ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80074be:	e1e3      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074c0:	4bb4      	ldr	r3, [pc, #720]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80074cc:	4bb1      	ldr	r3, [pc, #708]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d071      	beq.n	80075bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074d8:	4bae      	ldr	r3, [pc, #696]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	099b      	lsrs	r3, r3, #6
 80074de:	2200      	movs	r2, #0
 80074e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80074e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80074ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074f4:	2300      	movs	r3, #0
 80074f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80074fe:	4622      	mov	r2, r4
 8007500:	462b      	mov	r3, r5
 8007502:	f04f 0000 	mov.w	r0, #0
 8007506:	f04f 0100 	mov.w	r1, #0
 800750a:	0159      	lsls	r1, r3, #5
 800750c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007510:	0150      	lsls	r0, r2, #5
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4621      	mov	r1, r4
 8007518:	1a51      	subs	r1, r2, r1
 800751a:	6439      	str	r1, [r7, #64]	@ 0x40
 800751c:	4629      	mov	r1, r5
 800751e:	eb63 0301 	sbc.w	r3, r3, r1
 8007522:	647b      	str	r3, [r7, #68]	@ 0x44
 8007524:	f04f 0200 	mov.w	r2, #0
 8007528:	f04f 0300 	mov.w	r3, #0
 800752c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007530:	4649      	mov	r1, r9
 8007532:	018b      	lsls	r3, r1, #6
 8007534:	4641      	mov	r1, r8
 8007536:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800753a:	4641      	mov	r1, r8
 800753c:	018a      	lsls	r2, r1, #6
 800753e:	4641      	mov	r1, r8
 8007540:	1a51      	subs	r1, r2, r1
 8007542:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007544:	4649      	mov	r1, r9
 8007546:	eb63 0301 	sbc.w	r3, r3, r1
 800754a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800754c:	f04f 0200 	mov.w	r2, #0
 8007550:	f04f 0300 	mov.w	r3, #0
 8007554:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007558:	4649      	mov	r1, r9
 800755a:	00cb      	lsls	r3, r1, #3
 800755c:	4641      	mov	r1, r8
 800755e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007562:	4641      	mov	r1, r8
 8007564:	00ca      	lsls	r2, r1, #3
 8007566:	4610      	mov	r0, r2
 8007568:	4619      	mov	r1, r3
 800756a:	4603      	mov	r3, r0
 800756c:	4622      	mov	r2, r4
 800756e:	189b      	adds	r3, r3, r2
 8007570:	633b      	str	r3, [r7, #48]	@ 0x30
 8007572:	462b      	mov	r3, r5
 8007574:	460a      	mov	r2, r1
 8007576:	eb42 0303 	adc.w	r3, r2, r3
 800757a:	637b      	str	r3, [r7, #52]	@ 0x34
 800757c:	f04f 0200 	mov.w	r2, #0
 8007580:	f04f 0300 	mov.w	r3, #0
 8007584:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007588:	4629      	mov	r1, r5
 800758a:	024b      	lsls	r3, r1, #9
 800758c:	4621      	mov	r1, r4
 800758e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007592:	4621      	mov	r1, r4
 8007594:	024a      	lsls	r2, r1, #9
 8007596:	4610      	mov	r0, r2
 8007598:	4619      	mov	r1, r3
 800759a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80075a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80075a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80075ac:	f7f9 fb1c 	bl	8000be8 <__aeabi_uldivmod>
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	4613      	mov	r3, r2
 80075b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075ba:	e067      	b.n	800768c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075bc:	4b75      	ldr	r3, [pc, #468]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	099b      	lsrs	r3, r3, #6
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80075cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80075d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80075d6:	2300      	movs	r3, #0
 80075d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80075de:	4622      	mov	r2, r4
 80075e0:	462b      	mov	r3, r5
 80075e2:	f04f 0000 	mov.w	r0, #0
 80075e6:	f04f 0100 	mov.w	r1, #0
 80075ea:	0159      	lsls	r1, r3, #5
 80075ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075f0:	0150      	lsls	r0, r2, #5
 80075f2:	4602      	mov	r2, r0
 80075f4:	460b      	mov	r3, r1
 80075f6:	4621      	mov	r1, r4
 80075f8:	1a51      	subs	r1, r2, r1
 80075fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80075fc:	4629      	mov	r1, r5
 80075fe:	eb63 0301 	sbc.w	r3, r3, r1
 8007602:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007604:	f04f 0200 	mov.w	r2, #0
 8007608:	f04f 0300 	mov.w	r3, #0
 800760c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007610:	4649      	mov	r1, r9
 8007612:	018b      	lsls	r3, r1, #6
 8007614:	4641      	mov	r1, r8
 8007616:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800761a:	4641      	mov	r1, r8
 800761c:	018a      	lsls	r2, r1, #6
 800761e:	4641      	mov	r1, r8
 8007620:	ebb2 0a01 	subs.w	sl, r2, r1
 8007624:	4649      	mov	r1, r9
 8007626:	eb63 0b01 	sbc.w	fp, r3, r1
 800762a:	f04f 0200 	mov.w	r2, #0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007636:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800763a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800763e:	4692      	mov	sl, r2
 8007640:	469b      	mov	fp, r3
 8007642:	4623      	mov	r3, r4
 8007644:	eb1a 0303 	adds.w	r3, sl, r3
 8007648:	623b      	str	r3, [r7, #32]
 800764a:	462b      	mov	r3, r5
 800764c:	eb4b 0303 	adc.w	r3, fp, r3
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24
 8007652:	f04f 0200 	mov.w	r2, #0
 8007656:	f04f 0300 	mov.w	r3, #0
 800765a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800765e:	4629      	mov	r1, r5
 8007660:	028b      	lsls	r3, r1, #10
 8007662:	4621      	mov	r1, r4
 8007664:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007668:	4621      	mov	r1, r4
 800766a:	028a      	lsls	r2, r1, #10
 800766c:	4610      	mov	r0, r2
 800766e:	4619      	mov	r1, r3
 8007670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007674:	2200      	movs	r2, #0
 8007676:	673b      	str	r3, [r7, #112]	@ 0x70
 8007678:	677a      	str	r2, [r7, #116]	@ 0x74
 800767a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800767e:	f7f9 fab3 	bl	8000be8 <__aeabi_uldivmod>
 8007682:	4602      	mov	r2, r0
 8007684:	460b      	mov	r3, r1
 8007686:	4613      	mov	r3, r2
 8007688:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800768c:	4b41      	ldr	r3, [pc, #260]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	0c1b      	lsrs	r3, r3, #16
 8007692:	f003 0303 	and.w	r3, r3, #3
 8007696:	3301      	adds	r3, #1
 8007698:	005b      	lsls	r3, r3, #1
 800769a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800769e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80076a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80076aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80076ae:	e0eb      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80076b0:	4b38      	ldr	r3, [pc, #224]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80076bc:	4b35      	ldr	r3, [pc, #212]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d06b      	beq.n	80077a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076c8:	4b32      	ldr	r3, [pc, #200]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x354>)
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	099b      	lsrs	r3, r3, #6
 80076ce:	2200      	movs	r2, #0
 80076d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076da:	663b      	str	r3, [r7, #96]	@ 0x60
 80076dc:	2300      	movs	r3, #0
 80076de:	667b      	str	r3, [r7, #100]	@ 0x64
 80076e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80076e4:	4622      	mov	r2, r4
 80076e6:	462b      	mov	r3, r5
 80076e8:	f04f 0000 	mov.w	r0, #0
 80076ec:	f04f 0100 	mov.w	r1, #0
 80076f0:	0159      	lsls	r1, r3, #5
 80076f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076f6:	0150      	lsls	r0, r2, #5
 80076f8:	4602      	mov	r2, r0
 80076fa:	460b      	mov	r3, r1
 80076fc:	4621      	mov	r1, r4
 80076fe:	1a51      	subs	r1, r2, r1
 8007700:	61b9      	str	r1, [r7, #24]
 8007702:	4629      	mov	r1, r5
 8007704:	eb63 0301 	sbc.w	r3, r3, r1
 8007708:	61fb      	str	r3, [r7, #28]
 800770a:	f04f 0200 	mov.w	r2, #0
 800770e:	f04f 0300 	mov.w	r3, #0
 8007712:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007716:	4659      	mov	r1, fp
 8007718:	018b      	lsls	r3, r1, #6
 800771a:	4651      	mov	r1, sl
 800771c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007720:	4651      	mov	r1, sl
 8007722:	018a      	lsls	r2, r1, #6
 8007724:	4651      	mov	r1, sl
 8007726:	ebb2 0801 	subs.w	r8, r2, r1
 800772a:	4659      	mov	r1, fp
 800772c:	eb63 0901 	sbc.w	r9, r3, r1
 8007730:	f04f 0200 	mov.w	r2, #0
 8007734:	f04f 0300 	mov.w	r3, #0
 8007738:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800773c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007740:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007744:	4690      	mov	r8, r2
 8007746:	4699      	mov	r9, r3
 8007748:	4623      	mov	r3, r4
 800774a:	eb18 0303 	adds.w	r3, r8, r3
 800774e:	613b      	str	r3, [r7, #16]
 8007750:	462b      	mov	r3, r5
 8007752:	eb49 0303 	adc.w	r3, r9, r3
 8007756:	617b      	str	r3, [r7, #20]
 8007758:	f04f 0200 	mov.w	r2, #0
 800775c:	f04f 0300 	mov.w	r3, #0
 8007760:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007764:	4629      	mov	r1, r5
 8007766:	024b      	lsls	r3, r1, #9
 8007768:	4621      	mov	r1, r4
 800776a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800776e:	4621      	mov	r1, r4
 8007770:	024a      	lsls	r2, r1, #9
 8007772:	4610      	mov	r0, r2
 8007774:	4619      	mov	r1, r3
 8007776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800777a:	2200      	movs	r2, #0
 800777c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800777e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007780:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007784:	f7f9 fa30 	bl	8000be8 <__aeabi_uldivmod>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4613      	mov	r3, r2
 800778e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007792:	e065      	b.n	8007860 <HAL_RCC_GetSysClockFreq+0x420>
 8007794:	40023800 	.word	0x40023800
 8007798:	00f42400 	.word	0x00f42400
 800779c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077a0:	4b3d      	ldr	r3, [pc, #244]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x458>)
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	099b      	lsrs	r3, r3, #6
 80077a6:	2200      	movs	r2, #0
 80077a8:	4618      	mov	r0, r3
 80077aa:	4611      	mov	r1, r2
 80077ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80077b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80077b2:	2300      	movs	r3, #0
 80077b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80077b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80077ba:	4642      	mov	r2, r8
 80077bc:	464b      	mov	r3, r9
 80077be:	f04f 0000 	mov.w	r0, #0
 80077c2:	f04f 0100 	mov.w	r1, #0
 80077c6:	0159      	lsls	r1, r3, #5
 80077c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077cc:	0150      	lsls	r0, r2, #5
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4641      	mov	r1, r8
 80077d4:	1a51      	subs	r1, r2, r1
 80077d6:	60b9      	str	r1, [r7, #8]
 80077d8:	4649      	mov	r1, r9
 80077da:	eb63 0301 	sbc.w	r3, r3, r1
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	f04f 0200 	mov.w	r2, #0
 80077e4:	f04f 0300 	mov.w	r3, #0
 80077e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80077ec:	4659      	mov	r1, fp
 80077ee:	018b      	lsls	r3, r1, #6
 80077f0:	4651      	mov	r1, sl
 80077f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80077f6:	4651      	mov	r1, sl
 80077f8:	018a      	lsls	r2, r1, #6
 80077fa:	4651      	mov	r1, sl
 80077fc:	1a54      	subs	r4, r2, r1
 80077fe:	4659      	mov	r1, fp
 8007800:	eb63 0501 	sbc.w	r5, r3, r1
 8007804:	f04f 0200 	mov.w	r2, #0
 8007808:	f04f 0300 	mov.w	r3, #0
 800780c:	00eb      	lsls	r3, r5, #3
 800780e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007812:	00e2      	lsls	r2, r4, #3
 8007814:	4614      	mov	r4, r2
 8007816:	461d      	mov	r5, r3
 8007818:	4643      	mov	r3, r8
 800781a:	18e3      	adds	r3, r4, r3
 800781c:	603b      	str	r3, [r7, #0]
 800781e:	464b      	mov	r3, r9
 8007820:	eb45 0303 	adc.w	r3, r5, r3
 8007824:	607b      	str	r3, [r7, #4]
 8007826:	f04f 0200 	mov.w	r2, #0
 800782a:	f04f 0300 	mov.w	r3, #0
 800782e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007832:	4629      	mov	r1, r5
 8007834:	028b      	lsls	r3, r1, #10
 8007836:	4621      	mov	r1, r4
 8007838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800783c:	4621      	mov	r1, r4
 800783e:	028a      	lsls	r2, r1, #10
 8007840:	4610      	mov	r0, r2
 8007842:	4619      	mov	r1, r3
 8007844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007848:	2200      	movs	r2, #0
 800784a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800784c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800784e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007852:	f7f9 f9c9 	bl	8000be8 <__aeabi_uldivmod>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	4613      	mov	r3, r2
 800785c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007860:	4b0d      	ldr	r3, [pc, #52]	@ (8007898 <HAL_RCC_GetSysClockFreq+0x458>)
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	0f1b      	lsrs	r3, r3, #28
 8007866:	f003 0307 	and.w	r3, r3, #7
 800786a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800786e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007872:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007876:	fbb2 f3f3 	udiv	r3, r2, r3
 800787a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800787e:	e003      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007880:	4b06      	ldr	r3, [pc, #24]	@ (800789c <HAL_RCC_GetSysClockFreq+0x45c>)
 8007882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007886:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007888:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800788c:	4618      	mov	r0, r3
 800788e:	37b8      	adds	r7, #184	@ 0xb8
 8007890:	46bd      	mov	sp, r7
 8007892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007896:	bf00      	nop
 8007898:	40023800 	.word	0x40023800
 800789c:	00f42400 	.word	0x00f42400

080078a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b086      	sub	sp, #24
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e28d      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f000 8083 	beq.w	80079c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80078c0:	4b94      	ldr	r3, [pc, #592]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	f003 030c 	and.w	r3, r3, #12
 80078c8:	2b04      	cmp	r3, #4
 80078ca:	d019      	beq.n	8007900 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80078cc:	4b91      	ldr	r3, [pc, #580]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80078d4:	2b08      	cmp	r3, #8
 80078d6:	d106      	bne.n	80078e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80078d8:	4b8e      	ldr	r3, [pc, #568]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078e4:	d00c      	beq.n	8007900 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078e6:	4b8b      	ldr	r3, [pc, #556]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80078ee:	2b0c      	cmp	r3, #12
 80078f0:	d112      	bne.n	8007918 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078f2:	4b88      	ldr	r3, [pc, #544]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80078fe:	d10b      	bne.n	8007918 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007900:	4b84      	ldr	r3, [pc, #528]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d05b      	beq.n	80079c4 <HAL_RCC_OscConfig+0x124>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d157      	bne.n	80079c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e25a      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007920:	d106      	bne.n	8007930 <HAL_RCC_OscConfig+0x90>
 8007922:	4b7c      	ldr	r3, [pc, #496]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a7b      	ldr	r2, [pc, #492]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800792c:	6013      	str	r3, [r2, #0]
 800792e:	e01d      	b.n	800796c <HAL_RCC_OscConfig+0xcc>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007938:	d10c      	bne.n	8007954 <HAL_RCC_OscConfig+0xb4>
 800793a:	4b76      	ldr	r3, [pc, #472]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a75      	ldr	r2, [pc, #468]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007940:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	4b73      	ldr	r3, [pc, #460]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a72      	ldr	r2, [pc, #456]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 800794c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007950:	6013      	str	r3, [r2, #0]
 8007952:	e00b      	b.n	800796c <HAL_RCC_OscConfig+0xcc>
 8007954:	4b6f      	ldr	r3, [pc, #444]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a6e      	ldr	r2, [pc, #440]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 800795a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	4b6c      	ldr	r3, [pc, #432]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a6b      	ldr	r2, [pc, #428]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800796a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d013      	beq.n	800799c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007974:	f7fc ffce 	bl	8004914 <HAL_GetTick>
 8007978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800797a:	e008      	b.n	800798e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800797c:	f7fc ffca 	bl	8004914 <HAL_GetTick>
 8007980:	4602      	mov	r2, r0
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	2b64      	cmp	r3, #100	@ 0x64
 8007988:	d901      	bls.n	800798e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800798a:	2303      	movs	r3, #3
 800798c:	e21f      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800798e:	4b61      	ldr	r3, [pc, #388]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007996:	2b00      	cmp	r3, #0
 8007998:	d0f0      	beq.n	800797c <HAL_RCC_OscConfig+0xdc>
 800799a:	e014      	b.n	80079c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800799c:	f7fc ffba 	bl	8004914 <HAL_GetTick>
 80079a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079a2:	e008      	b.n	80079b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079a4:	f7fc ffb6 	bl	8004914 <HAL_GetTick>
 80079a8:	4602      	mov	r2, r0
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	1ad3      	subs	r3, r2, r3
 80079ae:	2b64      	cmp	r3, #100	@ 0x64
 80079b0:	d901      	bls.n	80079b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e20b      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079b6:	4b57      	ldr	r3, [pc, #348]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1f0      	bne.n	80079a4 <HAL_RCC_OscConfig+0x104>
 80079c2:	e000      	b.n	80079c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 0302 	and.w	r3, r3, #2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d06f      	beq.n	8007ab2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80079d2:	4b50      	ldr	r3, [pc, #320]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f003 030c 	and.w	r3, r3, #12
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d017      	beq.n	8007a0e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80079de:	4b4d      	ldr	r3, [pc, #308]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80079e6:	2b08      	cmp	r3, #8
 80079e8:	d105      	bne.n	80079f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80079ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00b      	beq.n	8007a0e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80079f6:	4b47      	ldr	r3, [pc, #284]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80079fe:	2b0c      	cmp	r3, #12
 8007a00:	d11c      	bne.n	8007a3c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a02:	4b44      	ldr	r3, [pc, #272]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d116      	bne.n	8007a3c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a0e:	4b41      	ldr	r3, [pc, #260]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0302 	and.w	r3, r3, #2
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d005      	beq.n	8007a26 <HAL_RCC_OscConfig+0x186>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d001      	beq.n	8007a26 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e1d3      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a26:	4b3b      	ldr	r3, [pc, #236]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	00db      	lsls	r3, r3, #3
 8007a34:	4937      	ldr	r1, [pc, #220]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a36:	4313      	orrs	r3, r2
 8007a38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a3a:	e03a      	b.n	8007ab2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d020      	beq.n	8007a86 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a44:	4b34      	ldr	r3, [pc, #208]	@ (8007b18 <HAL_RCC_OscConfig+0x278>)
 8007a46:	2201      	movs	r2, #1
 8007a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a4a:	f7fc ff63 	bl	8004914 <HAL_GetTick>
 8007a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a50:	e008      	b.n	8007a64 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a52:	f7fc ff5f 	bl	8004914 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d901      	bls.n	8007a64 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e1b4      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a64:	4b2b      	ldr	r3, [pc, #172]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0f0      	beq.n	8007a52 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a70:	4b28      	ldr	r3, [pc, #160]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	4925      	ldr	r1, [pc, #148]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007a80:	4313      	orrs	r3, r2
 8007a82:	600b      	str	r3, [r1, #0]
 8007a84:	e015      	b.n	8007ab2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a86:	4b24      	ldr	r3, [pc, #144]	@ (8007b18 <HAL_RCC_OscConfig+0x278>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a8c:	f7fc ff42 	bl	8004914 <HAL_GetTick>
 8007a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a92:	e008      	b.n	8007aa6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a94:	f7fc ff3e 	bl	8004914 <HAL_GetTick>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	1ad3      	subs	r3, r2, r3
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d901      	bls.n	8007aa6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	e193      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0302 	and.w	r3, r3, #2
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1f0      	bne.n	8007a94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0308 	and.w	r3, r3, #8
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d036      	beq.n	8007b2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	695b      	ldr	r3, [r3, #20]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d016      	beq.n	8007af4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ac6:	4b15      	ldr	r3, [pc, #84]	@ (8007b1c <HAL_RCC_OscConfig+0x27c>)
 8007ac8:	2201      	movs	r2, #1
 8007aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007acc:	f7fc ff22 	bl	8004914 <HAL_GetTick>
 8007ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ad2:	e008      	b.n	8007ae6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ad4:	f7fc ff1e 	bl	8004914 <HAL_GetTick>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d901      	bls.n	8007ae6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007ae2:	2303      	movs	r3, #3
 8007ae4:	e173      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b14 <HAL_RCC_OscConfig+0x274>)
 8007ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d0f0      	beq.n	8007ad4 <HAL_RCC_OscConfig+0x234>
 8007af2:	e01b      	b.n	8007b2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007af4:	4b09      	ldr	r3, [pc, #36]	@ (8007b1c <HAL_RCC_OscConfig+0x27c>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007afa:	f7fc ff0b 	bl	8004914 <HAL_GetTick>
 8007afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b00:	e00e      	b.n	8007b20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b02:	f7fc ff07 	bl	8004914 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d907      	bls.n	8007b20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e15c      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
 8007b14:	40023800 	.word	0x40023800
 8007b18:	42470000 	.word	0x42470000
 8007b1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b20:	4b8a      	ldr	r3, [pc, #552]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1ea      	bne.n	8007b02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0304 	and.w	r3, r3, #4
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f000 8097 	beq.w	8007c68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b3e:	4b83      	ldr	r3, [pc, #524]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10f      	bne.n	8007b6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60bb      	str	r3, [r7, #8]
 8007b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b52:	4a7e      	ldr	r2, [pc, #504]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b62:	60bb      	str	r3, [r7, #8]
 8007b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b66:	2301      	movs	r3, #1
 8007b68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b6a:	4b79      	ldr	r3, [pc, #484]	@ (8007d50 <HAL_RCC_OscConfig+0x4b0>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d118      	bne.n	8007ba8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b76:	4b76      	ldr	r3, [pc, #472]	@ (8007d50 <HAL_RCC_OscConfig+0x4b0>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a75      	ldr	r2, [pc, #468]	@ (8007d50 <HAL_RCC_OscConfig+0x4b0>)
 8007b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b82:	f7fc fec7 	bl	8004914 <HAL_GetTick>
 8007b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b88:	e008      	b.n	8007b9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b8a:	f7fc fec3 	bl	8004914 <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d901      	bls.n	8007b9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e118      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b9c:	4b6c      	ldr	r3, [pc, #432]	@ (8007d50 <HAL_RCC_OscConfig+0x4b0>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d0f0      	beq.n	8007b8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d106      	bne.n	8007bbe <HAL_RCC_OscConfig+0x31e>
 8007bb0:	4b66      	ldr	r3, [pc, #408]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bb4:	4a65      	ldr	r2, [pc, #404]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bb6:	f043 0301 	orr.w	r3, r3, #1
 8007bba:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bbc:	e01c      	b.n	8007bf8 <HAL_RCC_OscConfig+0x358>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	2b05      	cmp	r3, #5
 8007bc4:	d10c      	bne.n	8007be0 <HAL_RCC_OscConfig+0x340>
 8007bc6:	4b61      	ldr	r3, [pc, #388]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bca:	4a60      	ldr	r2, [pc, #384]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bcc:	f043 0304 	orr.w	r3, r3, #4
 8007bd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bd2:	4b5e      	ldr	r3, [pc, #376]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bd6:	4a5d      	ldr	r2, [pc, #372]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bd8:	f043 0301 	orr.w	r3, r3, #1
 8007bdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bde:	e00b      	b.n	8007bf8 <HAL_RCC_OscConfig+0x358>
 8007be0:	4b5a      	ldr	r3, [pc, #360]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be4:	4a59      	ldr	r2, [pc, #356]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007be6:	f023 0301 	bic.w	r3, r3, #1
 8007bea:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bec:	4b57      	ldr	r3, [pc, #348]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf0:	4a56      	ldr	r2, [pc, #344]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007bf2:	f023 0304 	bic.w	r3, r3, #4
 8007bf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d015      	beq.n	8007c2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c00:	f7fc fe88 	bl	8004914 <HAL_GetTick>
 8007c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c06:	e00a      	b.n	8007c1e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c08:	f7fc fe84 	bl	8004914 <HAL_GetTick>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d901      	bls.n	8007c1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e0d7      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d0ee      	beq.n	8007c08 <HAL_RCC_OscConfig+0x368>
 8007c2a:	e014      	b.n	8007c56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c2c:	f7fc fe72 	bl	8004914 <HAL_GetTick>
 8007c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c32:	e00a      	b.n	8007c4a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c34:	f7fc fe6e 	bl	8004914 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e0c1      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c4a:	4b40      	ldr	r3, [pc, #256]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c4e:	f003 0302 	and.w	r3, r3, #2
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1ee      	bne.n	8007c34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c56:	7dfb      	ldrb	r3, [r7, #23]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d105      	bne.n	8007c68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c60:	4a3a      	ldr	r2, [pc, #232]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007c62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	f000 80ad 	beq.w	8007dcc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c72:	4b36      	ldr	r3, [pc, #216]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f003 030c 	and.w	r3, r3, #12
 8007c7a:	2b08      	cmp	r3, #8
 8007c7c:	d060      	beq.n	8007d40 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	2b02      	cmp	r3, #2
 8007c84:	d145      	bne.n	8007d12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c86:	4b33      	ldr	r3, [pc, #204]	@ (8007d54 <HAL_RCC_OscConfig+0x4b4>)
 8007c88:	2200      	movs	r2, #0
 8007c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c8c:	f7fc fe42 	bl	8004914 <HAL_GetTick>
 8007c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c92:	e008      	b.n	8007ca6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c94:	f7fc fe3e 	bl	8004914 <HAL_GetTick>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	2b02      	cmp	r3, #2
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e093      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ca6:	4b29      	ldr	r3, [pc, #164]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1f0      	bne.n	8007c94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69da      	ldr	r2, [r3, #28]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a1b      	ldr	r3, [r3, #32]
 8007cba:	431a      	orrs	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc0:	019b      	lsls	r3, r3, #6
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc8:	085b      	lsrs	r3, r3, #1
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	041b      	lsls	r3, r3, #16
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd4:	061b      	lsls	r3, r3, #24
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cdc:	071b      	lsls	r3, r3, #28
 8007cde:	491b      	ldr	r1, [pc, #108]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d54 <HAL_RCC_OscConfig+0x4b4>)
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cea:	f7fc fe13 	bl	8004914 <HAL_GetTick>
 8007cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cf0:	e008      	b.n	8007d04 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cf2:	f7fc fe0f 	bl	8004914 <HAL_GetTick>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d901      	bls.n	8007d04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e064      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d04:	4b11      	ldr	r3, [pc, #68]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d0f0      	beq.n	8007cf2 <HAL_RCC_OscConfig+0x452>
 8007d10:	e05c      	b.n	8007dcc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d12:	4b10      	ldr	r3, [pc, #64]	@ (8007d54 <HAL_RCC_OscConfig+0x4b4>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d18:	f7fc fdfc 	bl	8004914 <HAL_GetTick>
 8007d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d1e:	e008      	b.n	8007d32 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d20:	f7fc fdf8 	bl	8004914 <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d901      	bls.n	8007d32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e04d      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d32:	4b06      	ldr	r3, [pc, #24]	@ (8007d4c <HAL_RCC_OscConfig+0x4ac>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1f0      	bne.n	8007d20 <HAL_RCC_OscConfig+0x480>
 8007d3e:	e045      	b.n	8007dcc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	699b      	ldr	r3, [r3, #24]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d107      	bne.n	8007d58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e040      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
 8007d4c:	40023800 	.word	0x40023800
 8007d50:	40007000 	.word	0x40007000
 8007d54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007d58:	4b1f      	ldr	r3, [pc, #124]	@ (8007dd8 <HAL_RCC_OscConfig+0x538>)
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d030      	beq.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d129      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d122      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007d88:	4013      	ands	r3, r2
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007d8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d119      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9e:	085b      	lsrs	r3, r3, #1
 8007da0:	3b01      	subs	r3, #1
 8007da2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d10f      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d107      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dc2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d001      	beq.n	8007dcc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e000      	b.n	8007dce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3718      	adds	r7, #24
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	40023800 	.word	0x40023800

08007ddc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d101      	bne.n	8007df0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e097      	b.n	8007f20 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d106      	bne.n	8007e0a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7fc fadb 	bl	80043c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2202      	movs	r2, #2
 8007e0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	6812      	ldr	r2, [r2, #0]
 8007e1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e20:	f023 0307 	bic.w	r3, r3, #7
 8007e24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	4619      	mov	r1, r3
 8007e30:	4610      	mov	r0, r2
 8007e32:	f000 fa29 	bl	8008288 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	6a1b      	ldr	r3, [r3, #32]
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e5e:	f023 0303 	bic.w	r3, r3, #3
 8007e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	689a      	ldr	r2, [r3, #8]
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	021b      	lsls	r3, r3, #8
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007e7c:	f023 030c 	bic.w	r3, r3, #12
 8007e80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	68da      	ldr	r2, [r3, #12]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	69db      	ldr	r3, [r3, #28]
 8007e96:	021b      	lsls	r3, r3, #8
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	011a      	lsls	r2, r3, #4
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	031b      	lsls	r3, r3, #12
 8007eac:	4313      	orrs	r3, r2
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007eba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007ec2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	695b      	ldr	r3, [r3, #20]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2201      	movs	r2, #1
 8007f02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2201      	movs	r2, #1
 8007f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3718      	adds	r7, #24
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f38:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f40:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f48:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007f50:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d110      	bne.n	8007f7a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d102      	bne.n	8007f64 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f5e:	7b7b      	ldrb	r3, [r7, #13]
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d001      	beq.n	8007f68 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e069      	b.n	800803c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2202      	movs	r2, #2
 8007f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f78:	e031      	b.n	8007fde <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d110      	bne.n	8007fa2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f80:	7bbb      	ldrb	r3, [r7, #14]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d102      	bne.n	8007f8c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f86:	7b3b      	ldrb	r3, [r7, #12]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d001      	beq.n	8007f90 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e055      	b.n	800803c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2202      	movs	r2, #2
 8007f94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007fa0:	e01d      	b.n	8007fde <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d108      	bne.n	8007fba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fa8:	7bbb      	ldrb	r3, [r7, #14]
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d105      	bne.n	8007fba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fae:	7b7b      	ldrb	r3, [r7, #13]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d102      	bne.n	8007fba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fb4:	7b3b      	ldrb	r3, [r7, #12]
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d001      	beq.n	8007fbe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e03e      	b.n	800803c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2202      	movs	r2, #2
 8007fda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d003      	beq.n	8007fec <HAL_TIM_Encoder_Start+0xc4>
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b04      	cmp	r3, #4
 8007fe8:	d008      	beq.n	8007ffc <HAL_TIM_Encoder_Start+0xd4>
 8007fea:	e00f      	b.n	800800c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	2100      	movs	r1, #0
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f000 f9ed 	bl	80083d4 <TIM_CCxChannelCmd>
      break;
 8007ffa:	e016      	b.n	800802a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2201      	movs	r2, #1
 8008002:	2104      	movs	r1, #4
 8008004:	4618      	mov	r0, r3
 8008006:	f000 f9e5 	bl	80083d4 <TIM_CCxChannelCmd>
      break;
 800800a:	e00e      	b.n	800802a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2201      	movs	r2, #1
 8008012:	2100      	movs	r1, #0
 8008014:	4618      	mov	r0, r3
 8008016:	f000 f9dd 	bl	80083d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2201      	movs	r2, #1
 8008020:	2104      	movs	r1, #4
 8008022:	4618      	mov	r0, r3
 8008024:	f000 f9d6 	bl	80083d4 <TIM_CCxChannelCmd>
      break;
 8008028:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0201 	orr.w	r2, r2, #1
 8008038:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d020      	beq.n	80080a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d01b      	beq.n	80080a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f06f 0202 	mvn.w	r2, #2
 8008078:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f000 f8dc 	bl	800824c <HAL_TIM_IC_CaptureCallback>
 8008094:	e005      	b.n	80080a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 f8ce 	bl	8008238 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f8df 	bl	8008260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d020      	beq.n	80080f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f003 0304 	and.w	r3, r3, #4
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d01b      	beq.n	80080f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f06f 0204 	mvn.w	r2, #4
 80080c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2202      	movs	r2, #2
 80080ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f8b6 	bl	800824c <HAL_TIM_IC_CaptureCallback>
 80080e0:	e005      	b.n	80080ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 f8a8 	bl	8008238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 f8b9 	bl	8008260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	f003 0308 	and.w	r3, r3, #8
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d020      	beq.n	8008140 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f003 0308 	and.w	r3, r3, #8
 8008104:	2b00      	cmp	r3, #0
 8008106:	d01b      	beq.n	8008140 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f06f 0208 	mvn.w	r2, #8
 8008110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2204      	movs	r2, #4
 8008116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	69db      	ldr	r3, [r3, #28]
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d003      	beq.n	800812e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f890 	bl	800824c <HAL_TIM_IC_CaptureCallback>
 800812c:	e005      	b.n	800813a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f882 	bl	8008238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f000 f893 	bl	8008260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f003 0310 	and.w	r3, r3, #16
 8008146:	2b00      	cmp	r3, #0
 8008148:	d020      	beq.n	800818c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f003 0310 	and.w	r3, r3, #16
 8008150:	2b00      	cmp	r3, #0
 8008152:	d01b      	beq.n	800818c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f06f 0210 	mvn.w	r2, #16
 800815c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2208      	movs	r2, #8
 8008162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	69db      	ldr	r3, [r3, #28]
 800816a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 f86a 	bl	800824c <HAL_TIM_IC_CaptureCallback>
 8008178:	e005      	b.n	8008186 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f85c 	bl	8008238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 f86d 	bl	8008260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00c      	beq.n	80081b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f003 0301 	and.w	r3, r3, #1
 800819c:	2b00      	cmp	r3, #0
 800819e:	d007      	beq.n	80081b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f06f 0201 	mvn.w	r2, #1
 80081a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f83a 	bl	8008224 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00c      	beq.n	80081d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d007      	beq.n	80081d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 f9ac 	bl	800852c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00c      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d007      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80081f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f83e 	bl	8008274 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	f003 0320 	and.w	r3, r3, #32
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00c      	beq.n	800821c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f003 0320 	and.w	r3, r3, #32
 8008208:	2b00      	cmp	r3, #0
 800820a:	d007      	beq.n	800821c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0220 	mvn.w	r2, #32
 8008214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f97e 	bl	8008518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800821c:	bf00      	nop
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800822c:	bf00      	nop
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr

0800824c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a43      	ldr	r2, [pc, #268]	@ (80083a8 <TIM_Base_SetConfig+0x120>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d013      	beq.n	80082c8 <TIM_Base_SetConfig+0x40>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082a6:	d00f      	beq.n	80082c8 <TIM_Base_SetConfig+0x40>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	4a40      	ldr	r2, [pc, #256]	@ (80083ac <TIM_Base_SetConfig+0x124>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d00b      	beq.n	80082c8 <TIM_Base_SetConfig+0x40>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4a3f      	ldr	r2, [pc, #252]	@ (80083b0 <TIM_Base_SetConfig+0x128>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d007      	beq.n	80082c8 <TIM_Base_SetConfig+0x40>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	4a3e      	ldr	r2, [pc, #248]	@ (80083b4 <TIM_Base_SetConfig+0x12c>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d003      	beq.n	80082c8 <TIM_Base_SetConfig+0x40>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4a3d      	ldr	r2, [pc, #244]	@ (80083b8 <TIM_Base_SetConfig+0x130>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d108      	bne.n	80082da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	4a32      	ldr	r2, [pc, #200]	@ (80083a8 <TIM_Base_SetConfig+0x120>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d02b      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082e8:	d027      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a2f      	ldr	r2, [pc, #188]	@ (80083ac <TIM_Base_SetConfig+0x124>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d023      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4a2e      	ldr	r2, [pc, #184]	@ (80083b0 <TIM_Base_SetConfig+0x128>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d01f      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4a2d      	ldr	r2, [pc, #180]	@ (80083b4 <TIM_Base_SetConfig+0x12c>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d01b      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a2c      	ldr	r2, [pc, #176]	@ (80083b8 <TIM_Base_SetConfig+0x130>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d017      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a2b      	ldr	r2, [pc, #172]	@ (80083bc <TIM_Base_SetConfig+0x134>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d013      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a2a      	ldr	r2, [pc, #168]	@ (80083c0 <TIM_Base_SetConfig+0x138>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d00f      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	4a29      	ldr	r2, [pc, #164]	@ (80083c4 <TIM_Base_SetConfig+0x13c>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d00b      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4a28      	ldr	r2, [pc, #160]	@ (80083c8 <TIM_Base_SetConfig+0x140>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d007      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4a27      	ldr	r2, [pc, #156]	@ (80083cc <TIM_Base_SetConfig+0x144>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d003      	beq.n	800833a <TIM_Base_SetConfig+0xb2>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a26      	ldr	r2, [pc, #152]	@ (80083d0 <TIM_Base_SetConfig+0x148>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d108      	bne.n	800834c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	695b      	ldr	r3, [r3, #20]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a0e      	ldr	r2, [pc, #56]	@ (80083a8 <TIM_Base_SetConfig+0x120>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d003      	beq.n	800837a <TIM_Base_SetConfig+0xf2>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a10      	ldr	r2, [pc, #64]	@ (80083b8 <TIM_Base_SetConfig+0x130>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d103      	bne.n	8008382 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	691a      	ldr	r2, [r3, #16]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f043 0204 	orr.w	r2, r3, #4
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2201      	movs	r2, #1
 8008392:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	601a      	str	r2, [r3, #0]
}
 800839a:	bf00      	nop
 800839c:	3714      	adds	r7, #20
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	40010000 	.word	0x40010000
 80083ac:	40000400 	.word	0x40000400
 80083b0:	40000800 	.word	0x40000800
 80083b4:	40000c00 	.word	0x40000c00
 80083b8:	40010400 	.word	0x40010400
 80083bc:	40014000 	.word	0x40014000
 80083c0:	40014400 	.word	0x40014400
 80083c4:	40014800 	.word	0x40014800
 80083c8:	40001800 	.word	0x40001800
 80083cc:	40001c00 	.word	0x40001c00
 80083d0:	40002000 	.word	0x40002000

080083d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b087      	sub	sp, #28
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f003 031f 	and.w	r3, r3, #31
 80083e6:	2201      	movs	r2, #1
 80083e8:	fa02 f303 	lsl.w	r3, r2, r3
 80083ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6a1a      	ldr	r2, [r3, #32]
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	43db      	mvns	r3, r3
 80083f6:	401a      	ands	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6a1a      	ldr	r2, [r3, #32]
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	f003 031f 	and.w	r3, r3, #31
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	fa01 f303 	lsl.w	r3, r1, r3
 800840c:	431a      	orrs	r2, r3
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	621a      	str	r2, [r3, #32]
}
 8008412:	bf00      	nop
 8008414:	371c      	adds	r7, #28
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
	...

08008420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008430:	2b01      	cmp	r3, #1
 8008432:	d101      	bne.n	8008438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008434:	2302      	movs	r3, #2
 8008436:	e05a      	b.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2202      	movs	r2, #2
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800845e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68fa      	ldr	r2, [r7, #12]
 8008466:	4313      	orrs	r3, r2
 8008468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a21      	ldr	r2, [pc, #132]	@ (80084fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d022      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008484:	d01d      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a1d      	ldr	r2, [pc, #116]	@ (8008500 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d018      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a1b      	ldr	r2, [pc, #108]	@ (8008504 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d013      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a1a      	ldr	r2, [pc, #104]	@ (8008508 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d00e      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a18      	ldr	r2, [pc, #96]	@ (800850c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d009      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a17      	ldr	r2, [pc, #92]	@ (8008510 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d004      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a15      	ldr	r2, [pc, #84]	@ (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d10c      	bne.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	68ba      	ldr	r2, [r7, #8]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	40010000 	.word	0x40010000
 8008500:	40000400 	.word	0x40000400
 8008504:	40000800 	.word	0x40000800
 8008508:	40000c00 	.word	0x40000c00
 800850c:	40010400 	.word	0x40010400
 8008510:	40014000 	.word	0x40014000
 8008514:	40001800 	.word	0x40001800

08008518 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e042      	b.n	80085d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d106      	bne.n	800856c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7fb ff7a 	bl	8004460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2224      	movs	r2, #36	@ 0x24
 8008570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	68da      	ldr	r2, [r3, #12]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008582:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fcef 	bl	8008f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	691a      	ldr	r2, [r3, #16]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008598:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	695a      	ldr	r2, [r3, #20]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	68da      	ldr	r2, [r3, #12]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2220      	movs	r2, #32
 80085c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2220      	movs	r2, #32
 80085cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80085d6:	2300      	movs	r3, #0
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3708      	adds	r7, #8
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	4613      	mov	r3, r2
 80085ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b20      	cmp	r3, #32
 80085f8:	d112      	bne.n	8008620 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d002      	beq.n	8008606 <HAL_UART_Receive_IT+0x26>
 8008600:	88fb      	ldrh	r3, [r7, #6]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e00b      	b.n	8008622 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2200      	movs	r2, #0
 800860e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008610:	88fb      	ldrh	r3, [r7, #6]
 8008612:	461a      	mov	r2, r3
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f000 fad2 	bl	8008bc0 <UART_Start_Receive_IT>
 800861c:	4603      	mov	r3, r0
 800861e:	e000      	b.n	8008622 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008620:	2302      	movs	r3, #2
  }
}
 8008622:	4618      	mov	r0, r3
 8008624:	3710      	adds	r7, #16
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
	...

0800862c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b0ba      	sub	sp, #232	@ 0xe8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	695b      	ldr	r3, [r3, #20]
 800864e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008652:	2300      	movs	r3, #0
 8008654:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008658:	2300      	movs	r3, #0
 800865a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800865e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008662:	f003 030f 	and.w	r3, r3, #15
 8008666:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800866a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800866e:	2b00      	cmp	r3, #0
 8008670:	d10f      	bne.n	8008692 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008676:	f003 0320 	and.w	r3, r3, #32
 800867a:	2b00      	cmp	r3, #0
 800867c:	d009      	beq.n	8008692 <HAL_UART_IRQHandler+0x66>
 800867e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008682:	f003 0320 	and.w	r3, r3, #32
 8008686:	2b00      	cmp	r3, #0
 8008688:	d003      	beq.n	8008692 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fbae 	bl	8008dec <UART_Receive_IT>
      return;
 8008690:	e273      	b.n	8008b7a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008696:	2b00      	cmp	r3, #0
 8008698:	f000 80de 	beq.w	8008858 <HAL_UART_IRQHandler+0x22c>
 800869c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086a0:	f003 0301 	and.w	r3, r3, #1
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d106      	bne.n	80086b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 80d1 	beq.w	8008858 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ba:	f003 0301 	and.w	r3, r3, #1
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00b      	beq.n	80086da <HAL_UART_IRQHandler+0xae>
 80086c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d005      	beq.n	80086da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d2:	f043 0201 	orr.w	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086de:	f003 0304 	and.w	r3, r3, #4
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00b      	beq.n	80086fe <HAL_UART_IRQHandler+0xd2>
 80086e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ea:	f003 0301 	and.w	r3, r3, #1
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d005      	beq.n	80086fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086f6:	f043 0202 	orr.w	r2, r3, #2
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00b      	beq.n	8008722 <HAL_UART_IRQHandler+0xf6>
 800870a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800870e:	f003 0301 	and.w	r3, r3, #1
 8008712:	2b00      	cmp	r3, #0
 8008714:	d005      	beq.n	8008722 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800871a:	f043 0204 	orr.w	r2, r3, #4
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008726:	f003 0308 	and.w	r3, r3, #8
 800872a:	2b00      	cmp	r3, #0
 800872c:	d011      	beq.n	8008752 <HAL_UART_IRQHandler+0x126>
 800872e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008732:	f003 0320 	and.w	r3, r3, #32
 8008736:	2b00      	cmp	r3, #0
 8008738:	d105      	bne.n	8008746 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800873a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	2b00      	cmp	r3, #0
 8008744:	d005      	beq.n	8008752 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800874a:	f043 0208 	orr.w	r2, r3, #8
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008756:	2b00      	cmp	r3, #0
 8008758:	f000 820a 	beq.w	8008b70 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800875c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008760:	f003 0320 	and.w	r3, r3, #32
 8008764:	2b00      	cmp	r3, #0
 8008766:	d008      	beq.n	800877a <HAL_UART_IRQHandler+0x14e>
 8008768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876c:	f003 0320 	and.w	r3, r3, #32
 8008770:	2b00      	cmp	r3, #0
 8008772:	d002      	beq.n	800877a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 fb39 	bl	8008dec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008784:	2b40      	cmp	r3, #64	@ 0x40
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008796:	f003 0308 	and.w	r3, r3, #8
 800879a:	2b00      	cmp	r3, #0
 800879c:	d103      	bne.n	80087a6 <HAL_UART_IRQHandler+0x17a>
 800879e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d04f      	beq.n	8008846 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fa44 	bl	8008c34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b6:	2b40      	cmp	r3, #64	@ 0x40
 80087b8:	d141      	bne.n	800883e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3314      	adds	r3, #20
 80087c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087c8:	e853 3f00 	ldrex	r3, [r3]
 80087cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3314      	adds	r3, #20
 80087e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80087e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80087ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80087f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80087fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1d9      	bne.n	80087ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800880a:	2b00      	cmp	r3, #0
 800880c:	d013      	beq.n	8008836 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008812:	4a8a      	ldr	r2, [pc, #552]	@ (8008a3c <HAL_UART_IRQHandler+0x410>)
 8008814:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800881a:	4618      	mov	r0, r3
 800881c:	f7fc fd4c 	bl	80052b8 <HAL_DMA_Abort_IT>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d016      	beq.n	8008854 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800882a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008830:	4610      	mov	r0, r2
 8008832:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008834:	e00e      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f9ac 	bl	8008b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800883c:	e00a      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f9a8 	bl	8008b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008844:	e006      	b.n	8008854 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f9a4 	bl	8008b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008852:	e18d      	b.n	8008b70 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008854:	bf00      	nop
    return;
 8008856:	e18b      	b.n	8008b70 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885c:	2b01      	cmp	r3, #1
 800885e:	f040 8167 	bne.w	8008b30 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008866:	f003 0310 	and.w	r3, r3, #16
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 8160 	beq.w	8008b30 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008874:	f003 0310 	and.w	r3, r3, #16
 8008878:	2b00      	cmp	r3, #0
 800887a:	f000 8159 	beq.w	8008b30 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800887e:	2300      	movs	r3, #0
 8008880:	60bb      	str	r3, [r7, #8]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	60bb      	str	r3, [r7, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	60bb      	str	r3, [r7, #8]
 8008892:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800889e:	2b40      	cmp	r3, #64	@ 0x40
 80088a0:	f040 80ce 	bne.w	8008a40 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 80a9 	beq.w	8008a0c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088c2:	429a      	cmp	r2, r3
 80088c4:	f080 80a2 	bcs.w	8008a0c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088da:	f000 8088 	beq.w	80089ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	330c      	adds	r3, #12
 80088e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80088ec:	e853 3f00 	ldrex	r3, [r3]
 80088f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80088f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	330c      	adds	r3, #12
 8008906:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800890a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800890e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008912:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008916:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008922:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1d9      	bne.n	80088de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3314      	adds	r3, #20
 8008930:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008932:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008934:	e853 3f00 	ldrex	r3, [r3]
 8008938:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800893a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800893c:	f023 0301 	bic.w	r3, r3, #1
 8008940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	3314      	adds	r3, #20
 800894a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800894e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008952:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008956:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008960:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e1      	bne.n	800892a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3314      	adds	r3, #20
 800896c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008976:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800897c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	3314      	adds	r3, #20
 8008986:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800898a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800898c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008990:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008992:	e841 2300 	strex	r3, r2, [r1]
 8008996:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008998:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1e3      	bne.n	8008966 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2220      	movs	r2, #32
 80089a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	330c      	adds	r3, #12
 80089b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089b6:	e853 3f00 	ldrex	r3, [r3]
 80089ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089be:	f023 0310 	bic.w	r3, r3, #16
 80089c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	330c      	adds	r3, #12
 80089cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80089d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80089d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089d8:	e841 2300 	strex	r3, r2, [r1]
 80089dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80089de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1e3      	bne.n	80089ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7fc fbf5 	bl	80051d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2202      	movs	r2, #2
 80089f2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f8cf 	bl	8008ba8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a0a:	e0b3      	b.n	8008b74 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a14:	429a      	cmp	r2, r3
 8008a16:	f040 80ad 	bne.w	8008b74 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a1e:	69db      	ldr	r3, [r3, #28]
 8008a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a24:	f040 80a6 	bne.w	8008b74 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a32:	4619      	mov	r1, r3
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f8b7 	bl	8008ba8 <HAL_UARTEx_RxEventCallback>
      return;
 8008a3a:	e09b      	b.n	8008b74 <HAL_UART_IRQHandler+0x548>
 8008a3c:	08008cfb 	.word	0x08008cfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f000 808e 	beq.w	8008b78 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008a5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f000 8089 	beq.w	8008b78 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	330c      	adds	r3, #12
 8008a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a70:	e853 3f00 	ldrex	r3, [r3]
 8008a74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	330c      	adds	r3, #12
 8008a86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008a8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a92:	e841 2300 	strex	r3, r2, [r1]
 8008a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1e3      	bne.n	8008a66 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	3314      	adds	r3, #20
 8008aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa8:	e853 3f00 	ldrex	r3, [r3]
 8008aac:	623b      	str	r3, [r7, #32]
   return(result);
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	f023 0301 	bic.w	r3, r3, #1
 8008ab4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3314      	adds	r3, #20
 8008abe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008ac2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aca:	e841 2300 	strex	r3, r2, [r1]
 8008ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1e3      	bne.n	8008a9e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2220      	movs	r2, #32
 8008ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	330c      	adds	r3, #12
 8008aea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	e853 3f00 	ldrex	r3, [r3]
 8008af2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f023 0310 	bic.w	r3, r3, #16
 8008afa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	330c      	adds	r3, #12
 8008b04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b08:	61fa      	str	r2, [r7, #28]
 8008b0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0c:	69b9      	ldr	r1, [r7, #24]
 8008b0e:	69fa      	ldr	r2, [r7, #28]
 8008b10:	e841 2300 	strex	r3, r2, [r1]
 8008b14:	617b      	str	r3, [r7, #20]
   return(result);
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d1e3      	bne.n	8008ae4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2202      	movs	r2, #2
 8008b20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b26:	4619      	mov	r1, r3
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f83d 	bl	8008ba8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b2e:	e023      	b.n	8008b78 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d009      	beq.n	8008b50 <HAL_UART_IRQHandler+0x524>
 8008b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d003      	beq.n	8008b50 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f8e7 	bl	8008d1c <UART_Transmit_IT>
    return;
 8008b4e:	e014      	b.n	8008b7a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00e      	beq.n	8008b7a <HAL_UART_IRQHandler+0x54e>
 8008b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d008      	beq.n	8008b7a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f927 	bl	8008dbc <UART_EndTransmit_IT>
    return;
 8008b6e:	e004      	b.n	8008b7a <HAL_UART_IRQHandler+0x54e>
    return;
 8008b70:	bf00      	nop
 8008b72:	e002      	b.n	8008b7a <HAL_UART_IRQHandler+0x54e>
      return;
 8008b74:	bf00      	nop
 8008b76:	e000      	b.n	8008b7a <HAL_UART_IRQHandler+0x54e>
      return;
 8008b78:	bf00      	nop
  }
}
 8008b7a:	37e8      	adds	r7, #232	@ 0xe8
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b085      	sub	sp, #20
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	60f8      	str	r0, [r7, #12]
 8008bc8:	60b9      	str	r1, [r7, #8]
 8008bca:	4613      	mov	r3, r2
 8008bcc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	68ba      	ldr	r2, [r7, #8]
 8008bd2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	88fa      	ldrh	r2, [r7, #6]
 8008bd8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	88fa      	ldrh	r2, [r7, #6]
 8008bde:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2200      	movs	r2, #0
 8008be4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2222      	movs	r2, #34	@ 0x22
 8008bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d007      	beq.n	8008c06 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68da      	ldr	r2, [r3, #12]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	695a      	ldr	r2, [r3, #20]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f042 0201 	orr.w	r2, r2, #1
 8008c14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68da      	ldr	r2, [r3, #12]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f042 0220 	orr.w	r2, r2, #32
 8008c24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3714      	adds	r7, #20
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b095      	sub	sp, #84	@ 0x54
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	330c      	adds	r3, #12
 8008c42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c46:	e853 3f00 	ldrex	r3, [r3]
 8008c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	330c      	adds	r3, #12
 8008c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c64:	e841 2300 	strex	r3, r2, [r1]
 8008c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1e5      	bne.n	8008c3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	3314      	adds	r3, #20
 8008c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c78:	6a3b      	ldr	r3, [r7, #32]
 8008c7a:	e853 3f00 	ldrex	r3, [r3]
 8008c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	f023 0301 	bic.w	r3, r3, #1
 8008c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	3314      	adds	r3, #20
 8008c8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c98:	e841 2300 	strex	r3, r2, [r1]
 8008c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1e5      	bne.n	8008c70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d119      	bne.n	8008ce0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	330c      	adds	r3, #12
 8008cb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	e853 3f00 	ldrex	r3, [r3]
 8008cba:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	f023 0310 	bic.w	r3, r3, #16
 8008cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	330c      	adds	r3, #12
 8008cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ccc:	61ba      	str	r2, [r7, #24]
 8008cce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd0:	6979      	ldr	r1, [r7, #20]
 8008cd2:	69ba      	ldr	r2, [r7, #24]
 8008cd4:	e841 2300 	strex	r3, r2, [r1]
 8008cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d1e5      	bne.n	8008cac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008cee:	bf00      	nop
 8008cf0:	3754      	adds	r7, #84	@ 0x54
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b084      	sub	sp, #16
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d0e:	68f8      	ldr	r0, [r7, #12]
 8008d10:	f7ff ff40 	bl	8008b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d14:	bf00      	nop
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b085      	sub	sp, #20
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	2b21      	cmp	r3, #33	@ 0x21
 8008d2e:	d13e      	bne.n	8008dae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d38:	d114      	bne.n	8008d64 <UART_Transmit_IT+0x48>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d110      	bne.n	8008d64 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a1b      	ldr	r3, [r3, #32]
 8008d46:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	881b      	ldrh	r3, [r3, #0]
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d56:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a1b      	ldr	r3, [r3, #32]
 8008d5c:	1c9a      	adds	r2, r3, #2
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	621a      	str	r2, [r3, #32]
 8008d62:	e008      	b.n	8008d76 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a1b      	ldr	r3, [r3, #32]
 8008d68:	1c59      	adds	r1, r3, #1
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	6211      	str	r1, [r2, #32]
 8008d6e:	781a      	ldrb	r2, [r3, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	4619      	mov	r1, r3
 8008d84:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d10f      	bne.n	8008daa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68da      	ldr	r2, [r3, #12]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d98:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68da      	ldr	r2, [r3, #12]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008da8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008daa:	2300      	movs	r3, #0
 8008dac:	e000      	b.n	8008db0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dae:	2302      	movs	r3, #2
  }
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68da      	ldr	r2, [r3, #12]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dd2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2220      	movs	r2, #32
 8008dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f7ff fecf 	bl	8008b80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3708      	adds	r7, #8
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08c      	sub	sp, #48	@ 0x30
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008df4:	2300      	movs	r3, #0
 8008df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2b22      	cmp	r3, #34	@ 0x22
 8008e06:	f040 80aa 	bne.w	8008f5e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e12:	d115      	bne.n	8008e40 <UART_Receive_IT+0x54>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	691b      	ldr	r3, [r3, #16]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d111      	bne.n	8008e40 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e20:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e32:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e38:	1c9a      	adds	r2, r3, #2
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e3e:	e024      	b.n	8008e8a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e4e:	d007      	beq.n	8008e60 <UART_Receive_IT+0x74>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10a      	bne.n	8008e6e <UART_Receive_IT+0x82>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d106      	bne.n	8008e6e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e6a:	701a      	strb	r2, [r3, #0]
 8008e6c:	e008      	b.n	8008e80 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e7a:	b2da      	uxtb	r2, r3
 8008e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e7e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e84:	1c5a      	adds	r2, r3, #1
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	3b01      	subs	r3, #1
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	4619      	mov	r1, r3
 8008e98:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d15d      	bne.n	8008f5a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	68da      	ldr	r2, [r3, #12]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f022 0220 	bic.w	r2, r2, #32
 8008eac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ebc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	695a      	ldr	r2, [r3, #20]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f022 0201 	bic.w	r2, r2, #1
 8008ecc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2220      	movs	r2, #32
 8008ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d135      	bne.n	8008f50 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	330c      	adds	r3, #12
 8008ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	e853 3f00 	ldrex	r3, [r3]
 8008ef8:	613b      	str	r3, [r7, #16]
   return(result);
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	f023 0310 	bic.w	r3, r3, #16
 8008f00:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	330c      	adds	r3, #12
 8008f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f0a:	623a      	str	r2, [r7, #32]
 8008f0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	69f9      	ldr	r1, [r7, #28]
 8008f10:	6a3a      	ldr	r2, [r7, #32]
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f18:	69bb      	ldr	r3, [r7, #24]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e5      	bne.n	8008eea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f003 0310 	and.w	r3, r3, #16
 8008f28:	2b10      	cmp	r3, #16
 8008f2a:	d10a      	bne.n	8008f42 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60fb      	str	r3, [r7, #12]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	60fb      	str	r3, [r7, #12]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	60fb      	str	r3, [r7, #12]
 8008f40:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f46:	4619      	mov	r1, r3
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f7ff fe2d 	bl	8008ba8 <HAL_UARTEx_RxEventCallback>
 8008f4e:	e002      	b.n	8008f56 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f7fb f901 	bl	8004158 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	e002      	b.n	8008f60 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	e000      	b.n	8008f60 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008f5e:	2302      	movs	r3, #2
  }
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3730      	adds	r7, #48	@ 0x30
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f6c:	b0c0      	sub	sp, #256	@ 0x100
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f84:	68d9      	ldr	r1, [r3, #12]
 8008f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	ea40 0301 	orr.w	r3, r0, r1
 8008f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f96:	689a      	ldr	r2, [r3, #8]
 8008f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f9c:	691b      	ldr	r3, [r3, #16]
 8008f9e:	431a      	orrs	r2, r3
 8008fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fac:	69db      	ldr	r3, [r3, #28]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	68db      	ldr	r3, [r3, #12]
 8008fbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008fc0:	f021 010c 	bic.w	r1, r1, #12
 8008fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008fce:	430b      	orrs	r3, r1
 8008fd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	695b      	ldr	r3, [r3, #20]
 8008fda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe2:	6999      	ldr	r1, [r3, #24]
 8008fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	ea40 0301 	orr.w	r3, r0, r1
 8008fee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	4b8f      	ldr	r3, [pc, #572]	@ (8009234 <UART_SetConfig+0x2cc>)
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d005      	beq.n	8009008 <UART_SetConfig+0xa0>
 8008ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	4b8d      	ldr	r3, [pc, #564]	@ (8009238 <UART_SetConfig+0x2d0>)
 8009004:	429a      	cmp	r2, r3
 8009006:	d104      	bne.n	8009012 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009008:	f7fd fedc 	bl	8006dc4 <HAL_RCC_GetPCLK2Freq>
 800900c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009010:	e003      	b.n	800901a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009012:	f7fd fec3 	bl	8006d9c <HAL_RCC_GetPCLK1Freq>
 8009016:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800901a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009024:	f040 810c 	bne.w	8009240 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800902c:	2200      	movs	r2, #0
 800902e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009032:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009036:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800903a:	4622      	mov	r2, r4
 800903c:	462b      	mov	r3, r5
 800903e:	1891      	adds	r1, r2, r2
 8009040:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009042:	415b      	adcs	r3, r3
 8009044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009046:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800904a:	4621      	mov	r1, r4
 800904c:	eb12 0801 	adds.w	r8, r2, r1
 8009050:	4629      	mov	r1, r5
 8009052:	eb43 0901 	adc.w	r9, r3, r1
 8009056:	f04f 0200 	mov.w	r2, #0
 800905a:	f04f 0300 	mov.w	r3, #0
 800905e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800906a:	4690      	mov	r8, r2
 800906c:	4699      	mov	r9, r3
 800906e:	4623      	mov	r3, r4
 8009070:	eb18 0303 	adds.w	r3, r8, r3
 8009074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009078:	462b      	mov	r3, r5
 800907a:	eb49 0303 	adc.w	r3, r9, r3
 800907e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800908e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009096:	460b      	mov	r3, r1
 8009098:	18db      	adds	r3, r3, r3
 800909a:	653b      	str	r3, [r7, #80]	@ 0x50
 800909c:	4613      	mov	r3, r2
 800909e:	eb42 0303 	adc.w	r3, r2, r3
 80090a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80090a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80090ac:	f7f7 fd9c 	bl	8000be8 <__aeabi_uldivmod>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	4b61      	ldr	r3, [pc, #388]	@ (800923c <UART_SetConfig+0x2d4>)
 80090b6:	fba3 2302 	umull	r2, r3, r3, r2
 80090ba:	095b      	lsrs	r3, r3, #5
 80090bc:	011c      	lsls	r4, r3, #4
 80090be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80090cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80090d0:	4642      	mov	r2, r8
 80090d2:	464b      	mov	r3, r9
 80090d4:	1891      	adds	r1, r2, r2
 80090d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80090d8:	415b      	adcs	r3, r3
 80090da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80090e0:	4641      	mov	r1, r8
 80090e2:	eb12 0a01 	adds.w	sl, r2, r1
 80090e6:	4649      	mov	r1, r9
 80090e8:	eb43 0b01 	adc.w	fp, r3, r1
 80090ec:	f04f 0200 	mov.w	r2, #0
 80090f0:	f04f 0300 	mov.w	r3, #0
 80090f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009100:	4692      	mov	sl, r2
 8009102:	469b      	mov	fp, r3
 8009104:	4643      	mov	r3, r8
 8009106:	eb1a 0303 	adds.w	r3, sl, r3
 800910a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800910e:	464b      	mov	r3, r9
 8009110:	eb4b 0303 	adc.w	r3, fp, r3
 8009114:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009124:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009128:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800912c:	460b      	mov	r3, r1
 800912e:	18db      	adds	r3, r3, r3
 8009130:	643b      	str	r3, [r7, #64]	@ 0x40
 8009132:	4613      	mov	r3, r2
 8009134:	eb42 0303 	adc.w	r3, r2, r3
 8009138:	647b      	str	r3, [r7, #68]	@ 0x44
 800913a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800913e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009142:	f7f7 fd51 	bl	8000be8 <__aeabi_uldivmod>
 8009146:	4602      	mov	r2, r0
 8009148:	460b      	mov	r3, r1
 800914a:	4611      	mov	r1, r2
 800914c:	4b3b      	ldr	r3, [pc, #236]	@ (800923c <UART_SetConfig+0x2d4>)
 800914e:	fba3 2301 	umull	r2, r3, r3, r1
 8009152:	095b      	lsrs	r3, r3, #5
 8009154:	2264      	movs	r2, #100	@ 0x64
 8009156:	fb02 f303 	mul.w	r3, r2, r3
 800915a:	1acb      	subs	r3, r1, r3
 800915c:	00db      	lsls	r3, r3, #3
 800915e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009162:	4b36      	ldr	r3, [pc, #216]	@ (800923c <UART_SetConfig+0x2d4>)
 8009164:	fba3 2302 	umull	r2, r3, r3, r2
 8009168:	095b      	lsrs	r3, r3, #5
 800916a:	005b      	lsls	r3, r3, #1
 800916c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009170:	441c      	add	r4, r3
 8009172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009176:	2200      	movs	r2, #0
 8009178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800917c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009180:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009184:	4642      	mov	r2, r8
 8009186:	464b      	mov	r3, r9
 8009188:	1891      	adds	r1, r2, r2
 800918a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800918c:	415b      	adcs	r3, r3
 800918e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009194:	4641      	mov	r1, r8
 8009196:	1851      	adds	r1, r2, r1
 8009198:	6339      	str	r1, [r7, #48]	@ 0x30
 800919a:	4649      	mov	r1, r9
 800919c:	414b      	adcs	r3, r1
 800919e:	637b      	str	r3, [r7, #52]	@ 0x34
 80091a0:	f04f 0200 	mov.w	r2, #0
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80091ac:	4659      	mov	r1, fp
 80091ae:	00cb      	lsls	r3, r1, #3
 80091b0:	4651      	mov	r1, sl
 80091b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091b6:	4651      	mov	r1, sl
 80091b8:	00ca      	lsls	r2, r1, #3
 80091ba:	4610      	mov	r0, r2
 80091bc:	4619      	mov	r1, r3
 80091be:	4603      	mov	r3, r0
 80091c0:	4642      	mov	r2, r8
 80091c2:	189b      	adds	r3, r3, r2
 80091c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091c8:	464b      	mov	r3, r9
 80091ca:	460a      	mov	r2, r1
 80091cc:	eb42 0303 	adc.w	r3, r2, r3
 80091d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80091e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80091e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80091e8:	460b      	mov	r3, r1
 80091ea:	18db      	adds	r3, r3, r3
 80091ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091ee:	4613      	mov	r3, r2
 80091f0:	eb42 0303 	adc.w	r3, r2, r3
 80091f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80091fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80091fe:	f7f7 fcf3 	bl	8000be8 <__aeabi_uldivmod>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	4b0d      	ldr	r3, [pc, #52]	@ (800923c <UART_SetConfig+0x2d4>)
 8009208:	fba3 1302 	umull	r1, r3, r3, r2
 800920c:	095b      	lsrs	r3, r3, #5
 800920e:	2164      	movs	r1, #100	@ 0x64
 8009210:	fb01 f303 	mul.w	r3, r1, r3
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	3332      	adds	r3, #50	@ 0x32
 800921a:	4a08      	ldr	r2, [pc, #32]	@ (800923c <UART_SetConfig+0x2d4>)
 800921c:	fba2 2303 	umull	r2, r3, r2, r3
 8009220:	095b      	lsrs	r3, r3, #5
 8009222:	f003 0207 	and.w	r2, r3, #7
 8009226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4422      	add	r2, r4
 800922e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009230:	e106      	b.n	8009440 <UART_SetConfig+0x4d8>
 8009232:	bf00      	nop
 8009234:	40011000 	.word	0x40011000
 8009238:	40011400 	.word	0x40011400
 800923c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009244:	2200      	movs	r2, #0
 8009246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800924a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800924e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009252:	4642      	mov	r2, r8
 8009254:	464b      	mov	r3, r9
 8009256:	1891      	adds	r1, r2, r2
 8009258:	6239      	str	r1, [r7, #32]
 800925a:	415b      	adcs	r3, r3
 800925c:	627b      	str	r3, [r7, #36]	@ 0x24
 800925e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009262:	4641      	mov	r1, r8
 8009264:	1854      	adds	r4, r2, r1
 8009266:	4649      	mov	r1, r9
 8009268:	eb43 0501 	adc.w	r5, r3, r1
 800926c:	f04f 0200 	mov.w	r2, #0
 8009270:	f04f 0300 	mov.w	r3, #0
 8009274:	00eb      	lsls	r3, r5, #3
 8009276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800927a:	00e2      	lsls	r2, r4, #3
 800927c:	4614      	mov	r4, r2
 800927e:	461d      	mov	r5, r3
 8009280:	4643      	mov	r3, r8
 8009282:	18e3      	adds	r3, r4, r3
 8009284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009288:	464b      	mov	r3, r9
 800928a:	eb45 0303 	adc.w	r3, r5, r3
 800928e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800929e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092a2:	f04f 0200 	mov.w	r2, #0
 80092a6:	f04f 0300 	mov.w	r3, #0
 80092aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80092ae:	4629      	mov	r1, r5
 80092b0:	008b      	lsls	r3, r1, #2
 80092b2:	4621      	mov	r1, r4
 80092b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092b8:	4621      	mov	r1, r4
 80092ba:	008a      	lsls	r2, r1, #2
 80092bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80092c0:	f7f7 fc92 	bl	8000be8 <__aeabi_uldivmod>
 80092c4:	4602      	mov	r2, r0
 80092c6:	460b      	mov	r3, r1
 80092c8:	4b60      	ldr	r3, [pc, #384]	@ (800944c <UART_SetConfig+0x4e4>)
 80092ca:	fba3 2302 	umull	r2, r3, r3, r2
 80092ce:	095b      	lsrs	r3, r3, #5
 80092d0:	011c      	lsls	r4, r3, #4
 80092d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092d6:	2200      	movs	r2, #0
 80092d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80092e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80092e4:	4642      	mov	r2, r8
 80092e6:	464b      	mov	r3, r9
 80092e8:	1891      	adds	r1, r2, r2
 80092ea:	61b9      	str	r1, [r7, #24]
 80092ec:	415b      	adcs	r3, r3
 80092ee:	61fb      	str	r3, [r7, #28]
 80092f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092f4:	4641      	mov	r1, r8
 80092f6:	1851      	adds	r1, r2, r1
 80092f8:	6139      	str	r1, [r7, #16]
 80092fa:	4649      	mov	r1, r9
 80092fc:	414b      	adcs	r3, r1
 80092fe:	617b      	str	r3, [r7, #20]
 8009300:	f04f 0200 	mov.w	r2, #0
 8009304:	f04f 0300 	mov.w	r3, #0
 8009308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800930c:	4659      	mov	r1, fp
 800930e:	00cb      	lsls	r3, r1, #3
 8009310:	4651      	mov	r1, sl
 8009312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009316:	4651      	mov	r1, sl
 8009318:	00ca      	lsls	r2, r1, #3
 800931a:	4610      	mov	r0, r2
 800931c:	4619      	mov	r1, r3
 800931e:	4603      	mov	r3, r0
 8009320:	4642      	mov	r2, r8
 8009322:	189b      	adds	r3, r3, r2
 8009324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009328:	464b      	mov	r3, r9
 800932a:	460a      	mov	r2, r1
 800932c:	eb42 0303 	adc.w	r3, r2, r3
 8009330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800933e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009340:	f04f 0200 	mov.w	r2, #0
 8009344:	f04f 0300 	mov.w	r3, #0
 8009348:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800934c:	4649      	mov	r1, r9
 800934e:	008b      	lsls	r3, r1, #2
 8009350:	4641      	mov	r1, r8
 8009352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009356:	4641      	mov	r1, r8
 8009358:	008a      	lsls	r2, r1, #2
 800935a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800935e:	f7f7 fc43 	bl	8000be8 <__aeabi_uldivmod>
 8009362:	4602      	mov	r2, r0
 8009364:	460b      	mov	r3, r1
 8009366:	4611      	mov	r1, r2
 8009368:	4b38      	ldr	r3, [pc, #224]	@ (800944c <UART_SetConfig+0x4e4>)
 800936a:	fba3 2301 	umull	r2, r3, r3, r1
 800936e:	095b      	lsrs	r3, r3, #5
 8009370:	2264      	movs	r2, #100	@ 0x64
 8009372:	fb02 f303 	mul.w	r3, r2, r3
 8009376:	1acb      	subs	r3, r1, r3
 8009378:	011b      	lsls	r3, r3, #4
 800937a:	3332      	adds	r3, #50	@ 0x32
 800937c:	4a33      	ldr	r2, [pc, #204]	@ (800944c <UART_SetConfig+0x4e4>)
 800937e:	fba2 2303 	umull	r2, r3, r2, r3
 8009382:	095b      	lsrs	r3, r3, #5
 8009384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009388:	441c      	add	r4, r3
 800938a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800938e:	2200      	movs	r2, #0
 8009390:	673b      	str	r3, [r7, #112]	@ 0x70
 8009392:	677a      	str	r2, [r7, #116]	@ 0x74
 8009394:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009398:	4642      	mov	r2, r8
 800939a:	464b      	mov	r3, r9
 800939c:	1891      	adds	r1, r2, r2
 800939e:	60b9      	str	r1, [r7, #8]
 80093a0:	415b      	adcs	r3, r3
 80093a2:	60fb      	str	r3, [r7, #12]
 80093a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093a8:	4641      	mov	r1, r8
 80093aa:	1851      	adds	r1, r2, r1
 80093ac:	6039      	str	r1, [r7, #0]
 80093ae:	4649      	mov	r1, r9
 80093b0:	414b      	adcs	r3, r1
 80093b2:	607b      	str	r3, [r7, #4]
 80093b4:	f04f 0200 	mov.w	r2, #0
 80093b8:	f04f 0300 	mov.w	r3, #0
 80093bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093c0:	4659      	mov	r1, fp
 80093c2:	00cb      	lsls	r3, r1, #3
 80093c4:	4651      	mov	r1, sl
 80093c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093ca:	4651      	mov	r1, sl
 80093cc:	00ca      	lsls	r2, r1, #3
 80093ce:	4610      	mov	r0, r2
 80093d0:	4619      	mov	r1, r3
 80093d2:	4603      	mov	r3, r0
 80093d4:	4642      	mov	r2, r8
 80093d6:	189b      	adds	r3, r3, r2
 80093d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093da:	464b      	mov	r3, r9
 80093dc:	460a      	mov	r2, r1
 80093de:	eb42 0303 	adc.w	r3, r2, r3
 80093e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80093ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80093f0:	f04f 0200 	mov.w	r2, #0
 80093f4:	f04f 0300 	mov.w	r3, #0
 80093f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80093fc:	4649      	mov	r1, r9
 80093fe:	008b      	lsls	r3, r1, #2
 8009400:	4641      	mov	r1, r8
 8009402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009406:	4641      	mov	r1, r8
 8009408:	008a      	lsls	r2, r1, #2
 800940a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800940e:	f7f7 fbeb 	bl	8000be8 <__aeabi_uldivmod>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <UART_SetConfig+0x4e4>)
 8009418:	fba3 1302 	umull	r1, r3, r3, r2
 800941c:	095b      	lsrs	r3, r3, #5
 800941e:	2164      	movs	r1, #100	@ 0x64
 8009420:	fb01 f303 	mul.w	r3, r1, r3
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	011b      	lsls	r3, r3, #4
 8009428:	3332      	adds	r3, #50	@ 0x32
 800942a:	4a08      	ldr	r2, [pc, #32]	@ (800944c <UART_SetConfig+0x4e4>)
 800942c:	fba2 2303 	umull	r2, r3, r2, r3
 8009430:	095b      	lsrs	r3, r3, #5
 8009432:	f003 020f 	and.w	r2, r3, #15
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4422      	add	r2, r4
 800943e:	609a      	str	r2, [r3, #8]
}
 8009440:	bf00      	nop
 8009442:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009446:	46bd      	mov	sp, r7
 8009448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800944c:	51eb851f 	.word	0x51eb851f

08009450 <__cvt>:
 8009450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009454:	ec57 6b10 	vmov	r6, r7, d0
 8009458:	2f00      	cmp	r7, #0
 800945a:	460c      	mov	r4, r1
 800945c:	4619      	mov	r1, r3
 800945e:	463b      	mov	r3, r7
 8009460:	bfbb      	ittet	lt
 8009462:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009466:	461f      	movlt	r7, r3
 8009468:	2300      	movge	r3, #0
 800946a:	232d      	movlt	r3, #45	@ 0x2d
 800946c:	700b      	strb	r3, [r1, #0]
 800946e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009470:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009474:	4691      	mov	r9, r2
 8009476:	f023 0820 	bic.w	r8, r3, #32
 800947a:	bfbc      	itt	lt
 800947c:	4632      	movlt	r2, r6
 800947e:	4616      	movlt	r6, r2
 8009480:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009484:	d005      	beq.n	8009492 <__cvt+0x42>
 8009486:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800948a:	d100      	bne.n	800948e <__cvt+0x3e>
 800948c:	3401      	adds	r4, #1
 800948e:	2102      	movs	r1, #2
 8009490:	e000      	b.n	8009494 <__cvt+0x44>
 8009492:	2103      	movs	r1, #3
 8009494:	ab03      	add	r3, sp, #12
 8009496:	9301      	str	r3, [sp, #4]
 8009498:	ab02      	add	r3, sp, #8
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	ec47 6b10 	vmov	d0, r6, r7
 80094a0:	4653      	mov	r3, sl
 80094a2:	4622      	mov	r2, r4
 80094a4:	f000 fe4c 	bl	800a140 <_dtoa_r>
 80094a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80094ac:	4605      	mov	r5, r0
 80094ae:	d119      	bne.n	80094e4 <__cvt+0x94>
 80094b0:	f019 0f01 	tst.w	r9, #1
 80094b4:	d00e      	beq.n	80094d4 <__cvt+0x84>
 80094b6:	eb00 0904 	add.w	r9, r0, r4
 80094ba:	2200      	movs	r2, #0
 80094bc:	2300      	movs	r3, #0
 80094be:	4630      	mov	r0, r6
 80094c0:	4639      	mov	r1, r7
 80094c2:	f7f7 fb21 	bl	8000b08 <__aeabi_dcmpeq>
 80094c6:	b108      	cbz	r0, 80094cc <__cvt+0x7c>
 80094c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80094cc:	2230      	movs	r2, #48	@ 0x30
 80094ce:	9b03      	ldr	r3, [sp, #12]
 80094d0:	454b      	cmp	r3, r9
 80094d2:	d31e      	bcc.n	8009512 <__cvt+0xc2>
 80094d4:	9b03      	ldr	r3, [sp, #12]
 80094d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094d8:	1b5b      	subs	r3, r3, r5
 80094da:	4628      	mov	r0, r5
 80094dc:	6013      	str	r3, [r2, #0]
 80094de:	b004      	add	sp, #16
 80094e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80094e8:	eb00 0904 	add.w	r9, r0, r4
 80094ec:	d1e5      	bne.n	80094ba <__cvt+0x6a>
 80094ee:	7803      	ldrb	r3, [r0, #0]
 80094f0:	2b30      	cmp	r3, #48	@ 0x30
 80094f2:	d10a      	bne.n	800950a <__cvt+0xba>
 80094f4:	2200      	movs	r2, #0
 80094f6:	2300      	movs	r3, #0
 80094f8:	4630      	mov	r0, r6
 80094fa:	4639      	mov	r1, r7
 80094fc:	f7f7 fb04 	bl	8000b08 <__aeabi_dcmpeq>
 8009500:	b918      	cbnz	r0, 800950a <__cvt+0xba>
 8009502:	f1c4 0401 	rsb	r4, r4, #1
 8009506:	f8ca 4000 	str.w	r4, [sl]
 800950a:	f8da 3000 	ldr.w	r3, [sl]
 800950e:	4499      	add	r9, r3
 8009510:	e7d3      	b.n	80094ba <__cvt+0x6a>
 8009512:	1c59      	adds	r1, r3, #1
 8009514:	9103      	str	r1, [sp, #12]
 8009516:	701a      	strb	r2, [r3, #0]
 8009518:	e7d9      	b.n	80094ce <__cvt+0x7e>

0800951a <__exponent>:
 800951a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800951c:	2900      	cmp	r1, #0
 800951e:	bfba      	itte	lt
 8009520:	4249      	neglt	r1, r1
 8009522:	232d      	movlt	r3, #45	@ 0x2d
 8009524:	232b      	movge	r3, #43	@ 0x2b
 8009526:	2909      	cmp	r1, #9
 8009528:	7002      	strb	r2, [r0, #0]
 800952a:	7043      	strb	r3, [r0, #1]
 800952c:	dd29      	ble.n	8009582 <__exponent+0x68>
 800952e:	f10d 0307 	add.w	r3, sp, #7
 8009532:	461d      	mov	r5, r3
 8009534:	270a      	movs	r7, #10
 8009536:	461a      	mov	r2, r3
 8009538:	fbb1 f6f7 	udiv	r6, r1, r7
 800953c:	fb07 1416 	mls	r4, r7, r6, r1
 8009540:	3430      	adds	r4, #48	@ 0x30
 8009542:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009546:	460c      	mov	r4, r1
 8009548:	2c63      	cmp	r4, #99	@ 0x63
 800954a:	f103 33ff 	add.w	r3, r3, #4294967295
 800954e:	4631      	mov	r1, r6
 8009550:	dcf1      	bgt.n	8009536 <__exponent+0x1c>
 8009552:	3130      	adds	r1, #48	@ 0x30
 8009554:	1e94      	subs	r4, r2, #2
 8009556:	f803 1c01 	strb.w	r1, [r3, #-1]
 800955a:	1c41      	adds	r1, r0, #1
 800955c:	4623      	mov	r3, r4
 800955e:	42ab      	cmp	r3, r5
 8009560:	d30a      	bcc.n	8009578 <__exponent+0x5e>
 8009562:	f10d 0309 	add.w	r3, sp, #9
 8009566:	1a9b      	subs	r3, r3, r2
 8009568:	42ac      	cmp	r4, r5
 800956a:	bf88      	it	hi
 800956c:	2300      	movhi	r3, #0
 800956e:	3302      	adds	r3, #2
 8009570:	4403      	add	r3, r0
 8009572:	1a18      	subs	r0, r3, r0
 8009574:	b003      	add	sp, #12
 8009576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009578:	f813 6b01 	ldrb.w	r6, [r3], #1
 800957c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009580:	e7ed      	b.n	800955e <__exponent+0x44>
 8009582:	2330      	movs	r3, #48	@ 0x30
 8009584:	3130      	adds	r1, #48	@ 0x30
 8009586:	7083      	strb	r3, [r0, #2]
 8009588:	70c1      	strb	r1, [r0, #3]
 800958a:	1d03      	adds	r3, r0, #4
 800958c:	e7f1      	b.n	8009572 <__exponent+0x58>
	...

08009590 <_printf_float>:
 8009590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009594:	b08d      	sub	sp, #52	@ 0x34
 8009596:	460c      	mov	r4, r1
 8009598:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800959c:	4616      	mov	r6, r2
 800959e:	461f      	mov	r7, r3
 80095a0:	4605      	mov	r5, r0
 80095a2:	f000 fccb 	bl	8009f3c <_localeconv_r>
 80095a6:	6803      	ldr	r3, [r0, #0]
 80095a8:	9304      	str	r3, [sp, #16]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7f6 fe80 	bl	80002b0 <strlen>
 80095b0:	2300      	movs	r3, #0
 80095b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095b4:	f8d8 3000 	ldr.w	r3, [r8]
 80095b8:	9005      	str	r0, [sp, #20]
 80095ba:	3307      	adds	r3, #7
 80095bc:	f023 0307 	bic.w	r3, r3, #7
 80095c0:	f103 0208 	add.w	r2, r3, #8
 80095c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80095c8:	f8d4 b000 	ldr.w	fp, [r4]
 80095cc:	f8c8 2000 	str.w	r2, [r8]
 80095d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80095d8:	9307      	str	r3, [sp, #28]
 80095da:	f8cd 8018 	str.w	r8, [sp, #24]
 80095de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80095e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095e6:	4b9c      	ldr	r3, [pc, #624]	@ (8009858 <_printf_float+0x2c8>)
 80095e8:	f04f 32ff 	mov.w	r2, #4294967295
 80095ec:	f7f7 fabe 	bl	8000b6c <__aeabi_dcmpun>
 80095f0:	bb70      	cbnz	r0, 8009650 <_printf_float+0xc0>
 80095f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095f6:	4b98      	ldr	r3, [pc, #608]	@ (8009858 <_printf_float+0x2c8>)
 80095f8:	f04f 32ff 	mov.w	r2, #4294967295
 80095fc:	f7f7 fa98 	bl	8000b30 <__aeabi_dcmple>
 8009600:	bb30      	cbnz	r0, 8009650 <_printf_float+0xc0>
 8009602:	2200      	movs	r2, #0
 8009604:	2300      	movs	r3, #0
 8009606:	4640      	mov	r0, r8
 8009608:	4649      	mov	r1, r9
 800960a:	f7f7 fa87 	bl	8000b1c <__aeabi_dcmplt>
 800960e:	b110      	cbz	r0, 8009616 <_printf_float+0x86>
 8009610:	232d      	movs	r3, #45	@ 0x2d
 8009612:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009616:	4a91      	ldr	r2, [pc, #580]	@ (800985c <_printf_float+0x2cc>)
 8009618:	4b91      	ldr	r3, [pc, #580]	@ (8009860 <_printf_float+0x2d0>)
 800961a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800961e:	bf8c      	ite	hi
 8009620:	4690      	movhi	r8, r2
 8009622:	4698      	movls	r8, r3
 8009624:	2303      	movs	r3, #3
 8009626:	6123      	str	r3, [r4, #16]
 8009628:	f02b 0304 	bic.w	r3, fp, #4
 800962c:	6023      	str	r3, [r4, #0]
 800962e:	f04f 0900 	mov.w	r9, #0
 8009632:	9700      	str	r7, [sp, #0]
 8009634:	4633      	mov	r3, r6
 8009636:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009638:	4621      	mov	r1, r4
 800963a:	4628      	mov	r0, r5
 800963c:	f000 f9d2 	bl	80099e4 <_printf_common>
 8009640:	3001      	adds	r0, #1
 8009642:	f040 808d 	bne.w	8009760 <_printf_float+0x1d0>
 8009646:	f04f 30ff 	mov.w	r0, #4294967295
 800964a:	b00d      	add	sp, #52	@ 0x34
 800964c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009650:	4642      	mov	r2, r8
 8009652:	464b      	mov	r3, r9
 8009654:	4640      	mov	r0, r8
 8009656:	4649      	mov	r1, r9
 8009658:	f7f7 fa88 	bl	8000b6c <__aeabi_dcmpun>
 800965c:	b140      	cbz	r0, 8009670 <_printf_float+0xe0>
 800965e:	464b      	mov	r3, r9
 8009660:	2b00      	cmp	r3, #0
 8009662:	bfbc      	itt	lt
 8009664:	232d      	movlt	r3, #45	@ 0x2d
 8009666:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800966a:	4a7e      	ldr	r2, [pc, #504]	@ (8009864 <_printf_float+0x2d4>)
 800966c:	4b7e      	ldr	r3, [pc, #504]	@ (8009868 <_printf_float+0x2d8>)
 800966e:	e7d4      	b.n	800961a <_printf_float+0x8a>
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009676:	9206      	str	r2, [sp, #24]
 8009678:	1c5a      	adds	r2, r3, #1
 800967a:	d13b      	bne.n	80096f4 <_printf_float+0x164>
 800967c:	2306      	movs	r3, #6
 800967e:	6063      	str	r3, [r4, #4]
 8009680:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009684:	2300      	movs	r3, #0
 8009686:	6022      	str	r2, [r4, #0]
 8009688:	9303      	str	r3, [sp, #12]
 800968a:	ab0a      	add	r3, sp, #40	@ 0x28
 800968c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009690:	ab09      	add	r3, sp, #36	@ 0x24
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	6861      	ldr	r1, [r4, #4]
 8009696:	ec49 8b10 	vmov	d0, r8, r9
 800969a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800969e:	4628      	mov	r0, r5
 80096a0:	f7ff fed6 	bl	8009450 <__cvt>
 80096a4:	9b06      	ldr	r3, [sp, #24]
 80096a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096a8:	2b47      	cmp	r3, #71	@ 0x47
 80096aa:	4680      	mov	r8, r0
 80096ac:	d129      	bne.n	8009702 <_printf_float+0x172>
 80096ae:	1cc8      	adds	r0, r1, #3
 80096b0:	db02      	blt.n	80096b8 <_printf_float+0x128>
 80096b2:	6863      	ldr	r3, [r4, #4]
 80096b4:	4299      	cmp	r1, r3
 80096b6:	dd41      	ble.n	800973c <_printf_float+0x1ac>
 80096b8:	f1aa 0a02 	sub.w	sl, sl, #2
 80096bc:	fa5f fa8a 	uxtb.w	sl, sl
 80096c0:	3901      	subs	r1, #1
 80096c2:	4652      	mov	r2, sl
 80096c4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80096c8:	9109      	str	r1, [sp, #36]	@ 0x24
 80096ca:	f7ff ff26 	bl	800951a <__exponent>
 80096ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096d0:	1813      	adds	r3, r2, r0
 80096d2:	2a01      	cmp	r2, #1
 80096d4:	4681      	mov	r9, r0
 80096d6:	6123      	str	r3, [r4, #16]
 80096d8:	dc02      	bgt.n	80096e0 <_printf_float+0x150>
 80096da:	6822      	ldr	r2, [r4, #0]
 80096dc:	07d2      	lsls	r2, r2, #31
 80096de:	d501      	bpl.n	80096e4 <_printf_float+0x154>
 80096e0:	3301      	adds	r3, #1
 80096e2:	6123      	str	r3, [r4, #16]
 80096e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d0a2      	beq.n	8009632 <_printf_float+0xa2>
 80096ec:	232d      	movs	r3, #45	@ 0x2d
 80096ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096f2:	e79e      	b.n	8009632 <_printf_float+0xa2>
 80096f4:	9a06      	ldr	r2, [sp, #24]
 80096f6:	2a47      	cmp	r2, #71	@ 0x47
 80096f8:	d1c2      	bne.n	8009680 <_printf_float+0xf0>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1c0      	bne.n	8009680 <_printf_float+0xf0>
 80096fe:	2301      	movs	r3, #1
 8009700:	e7bd      	b.n	800967e <_printf_float+0xee>
 8009702:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009706:	d9db      	bls.n	80096c0 <_printf_float+0x130>
 8009708:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800970c:	d118      	bne.n	8009740 <_printf_float+0x1b0>
 800970e:	2900      	cmp	r1, #0
 8009710:	6863      	ldr	r3, [r4, #4]
 8009712:	dd0b      	ble.n	800972c <_printf_float+0x19c>
 8009714:	6121      	str	r1, [r4, #16]
 8009716:	b913      	cbnz	r3, 800971e <_printf_float+0x18e>
 8009718:	6822      	ldr	r2, [r4, #0]
 800971a:	07d0      	lsls	r0, r2, #31
 800971c:	d502      	bpl.n	8009724 <_printf_float+0x194>
 800971e:	3301      	adds	r3, #1
 8009720:	440b      	add	r3, r1
 8009722:	6123      	str	r3, [r4, #16]
 8009724:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009726:	f04f 0900 	mov.w	r9, #0
 800972a:	e7db      	b.n	80096e4 <_printf_float+0x154>
 800972c:	b913      	cbnz	r3, 8009734 <_printf_float+0x1a4>
 800972e:	6822      	ldr	r2, [r4, #0]
 8009730:	07d2      	lsls	r2, r2, #31
 8009732:	d501      	bpl.n	8009738 <_printf_float+0x1a8>
 8009734:	3302      	adds	r3, #2
 8009736:	e7f4      	b.n	8009722 <_printf_float+0x192>
 8009738:	2301      	movs	r3, #1
 800973a:	e7f2      	b.n	8009722 <_printf_float+0x192>
 800973c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009742:	4299      	cmp	r1, r3
 8009744:	db05      	blt.n	8009752 <_printf_float+0x1c2>
 8009746:	6823      	ldr	r3, [r4, #0]
 8009748:	6121      	str	r1, [r4, #16]
 800974a:	07d8      	lsls	r0, r3, #31
 800974c:	d5ea      	bpl.n	8009724 <_printf_float+0x194>
 800974e:	1c4b      	adds	r3, r1, #1
 8009750:	e7e7      	b.n	8009722 <_printf_float+0x192>
 8009752:	2900      	cmp	r1, #0
 8009754:	bfd4      	ite	le
 8009756:	f1c1 0202 	rsble	r2, r1, #2
 800975a:	2201      	movgt	r2, #1
 800975c:	4413      	add	r3, r2
 800975e:	e7e0      	b.n	8009722 <_printf_float+0x192>
 8009760:	6823      	ldr	r3, [r4, #0]
 8009762:	055a      	lsls	r2, r3, #21
 8009764:	d407      	bmi.n	8009776 <_printf_float+0x1e6>
 8009766:	6923      	ldr	r3, [r4, #16]
 8009768:	4642      	mov	r2, r8
 800976a:	4631      	mov	r1, r6
 800976c:	4628      	mov	r0, r5
 800976e:	47b8      	blx	r7
 8009770:	3001      	adds	r0, #1
 8009772:	d12b      	bne.n	80097cc <_printf_float+0x23c>
 8009774:	e767      	b.n	8009646 <_printf_float+0xb6>
 8009776:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800977a:	f240 80dd 	bls.w	8009938 <_printf_float+0x3a8>
 800977e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009782:	2200      	movs	r2, #0
 8009784:	2300      	movs	r3, #0
 8009786:	f7f7 f9bf 	bl	8000b08 <__aeabi_dcmpeq>
 800978a:	2800      	cmp	r0, #0
 800978c:	d033      	beq.n	80097f6 <_printf_float+0x266>
 800978e:	4a37      	ldr	r2, [pc, #220]	@ (800986c <_printf_float+0x2dc>)
 8009790:	2301      	movs	r3, #1
 8009792:	4631      	mov	r1, r6
 8009794:	4628      	mov	r0, r5
 8009796:	47b8      	blx	r7
 8009798:	3001      	adds	r0, #1
 800979a:	f43f af54 	beq.w	8009646 <_printf_float+0xb6>
 800979e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80097a2:	4543      	cmp	r3, r8
 80097a4:	db02      	blt.n	80097ac <_printf_float+0x21c>
 80097a6:	6823      	ldr	r3, [r4, #0]
 80097a8:	07d8      	lsls	r0, r3, #31
 80097aa:	d50f      	bpl.n	80097cc <_printf_float+0x23c>
 80097ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097b0:	4631      	mov	r1, r6
 80097b2:	4628      	mov	r0, r5
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f af45 	beq.w	8009646 <_printf_float+0xb6>
 80097bc:	f04f 0900 	mov.w	r9, #0
 80097c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80097c4:	f104 0a1a 	add.w	sl, r4, #26
 80097c8:	45c8      	cmp	r8, r9
 80097ca:	dc09      	bgt.n	80097e0 <_printf_float+0x250>
 80097cc:	6823      	ldr	r3, [r4, #0]
 80097ce:	079b      	lsls	r3, r3, #30
 80097d0:	f100 8103 	bmi.w	80099da <_printf_float+0x44a>
 80097d4:	68e0      	ldr	r0, [r4, #12]
 80097d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097d8:	4298      	cmp	r0, r3
 80097da:	bfb8      	it	lt
 80097dc:	4618      	movlt	r0, r3
 80097de:	e734      	b.n	800964a <_printf_float+0xba>
 80097e0:	2301      	movs	r3, #1
 80097e2:	4652      	mov	r2, sl
 80097e4:	4631      	mov	r1, r6
 80097e6:	4628      	mov	r0, r5
 80097e8:	47b8      	blx	r7
 80097ea:	3001      	adds	r0, #1
 80097ec:	f43f af2b 	beq.w	8009646 <_printf_float+0xb6>
 80097f0:	f109 0901 	add.w	r9, r9, #1
 80097f4:	e7e8      	b.n	80097c8 <_printf_float+0x238>
 80097f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	dc39      	bgt.n	8009870 <_printf_float+0x2e0>
 80097fc:	4a1b      	ldr	r2, [pc, #108]	@ (800986c <_printf_float+0x2dc>)
 80097fe:	2301      	movs	r3, #1
 8009800:	4631      	mov	r1, r6
 8009802:	4628      	mov	r0, r5
 8009804:	47b8      	blx	r7
 8009806:	3001      	adds	r0, #1
 8009808:	f43f af1d 	beq.w	8009646 <_printf_float+0xb6>
 800980c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009810:	ea59 0303 	orrs.w	r3, r9, r3
 8009814:	d102      	bne.n	800981c <_printf_float+0x28c>
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	07d9      	lsls	r1, r3, #31
 800981a:	d5d7      	bpl.n	80097cc <_printf_float+0x23c>
 800981c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009820:	4631      	mov	r1, r6
 8009822:	4628      	mov	r0, r5
 8009824:	47b8      	blx	r7
 8009826:	3001      	adds	r0, #1
 8009828:	f43f af0d 	beq.w	8009646 <_printf_float+0xb6>
 800982c:	f04f 0a00 	mov.w	sl, #0
 8009830:	f104 0b1a 	add.w	fp, r4, #26
 8009834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009836:	425b      	negs	r3, r3
 8009838:	4553      	cmp	r3, sl
 800983a:	dc01      	bgt.n	8009840 <_printf_float+0x2b0>
 800983c:	464b      	mov	r3, r9
 800983e:	e793      	b.n	8009768 <_printf_float+0x1d8>
 8009840:	2301      	movs	r3, #1
 8009842:	465a      	mov	r2, fp
 8009844:	4631      	mov	r1, r6
 8009846:	4628      	mov	r0, r5
 8009848:	47b8      	blx	r7
 800984a:	3001      	adds	r0, #1
 800984c:	f43f aefb 	beq.w	8009646 <_printf_float+0xb6>
 8009850:	f10a 0a01 	add.w	sl, sl, #1
 8009854:	e7ee      	b.n	8009834 <_printf_float+0x2a4>
 8009856:	bf00      	nop
 8009858:	7fefffff 	.word	0x7fefffff
 800985c:	0800c088 	.word	0x0800c088
 8009860:	0800c084 	.word	0x0800c084
 8009864:	0800c090 	.word	0x0800c090
 8009868:	0800c08c 	.word	0x0800c08c
 800986c:	0800c094 	.word	0x0800c094
 8009870:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009872:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009876:	4553      	cmp	r3, sl
 8009878:	bfa8      	it	ge
 800987a:	4653      	movge	r3, sl
 800987c:	2b00      	cmp	r3, #0
 800987e:	4699      	mov	r9, r3
 8009880:	dc36      	bgt.n	80098f0 <_printf_float+0x360>
 8009882:	f04f 0b00 	mov.w	fp, #0
 8009886:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800988a:	f104 021a 	add.w	r2, r4, #26
 800988e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009890:	9306      	str	r3, [sp, #24]
 8009892:	eba3 0309 	sub.w	r3, r3, r9
 8009896:	455b      	cmp	r3, fp
 8009898:	dc31      	bgt.n	80098fe <_printf_float+0x36e>
 800989a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800989c:	459a      	cmp	sl, r3
 800989e:	dc3a      	bgt.n	8009916 <_printf_float+0x386>
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	07da      	lsls	r2, r3, #31
 80098a4:	d437      	bmi.n	8009916 <_printf_float+0x386>
 80098a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a8:	ebaa 0903 	sub.w	r9, sl, r3
 80098ac:	9b06      	ldr	r3, [sp, #24]
 80098ae:	ebaa 0303 	sub.w	r3, sl, r3
 80098b2:	4599      	cmp	r9, r3
 80098b4:	bfa8      	it	ge
 80098b6:	4699      	movge	r9, r3
 80098b8:	f1b9 0f00 	cmp.w	r9, #0
 80098bc:	dc33      	bgt.n	8009926 <_printf_float+0x396>
 80098be:	f04f 0800 	mov.w	r8, #0
 80098c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098c6:	f104 0b1a 	add.w	fp, r4, #26
 80098ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098cc:	ebaa 0303 	sub.w	r3, sl, r3
 80098d0:	eba3 0309 	sub.w	r3, r3, r9
 80098d4:	4543      	cmp	r3, r8
 80098d6:	f77f af79 	ble.w	80097cc <_printf_float+0x23c>
 80098da:	2301      	movs	r3, #1
 80098dc:	465a      	mov	r2, fp
 80098de:	4631      	mov	r1, r6
 80098e0:	4628      	mov	r0, r5
 80098e2:	47b8      	blx	r7
 80098e4:	3001      	adds	r0, #1
 80098e6:	f43f aeae 	beq.w	8009646 <_printf_float+0xb6>
 80098ea:	f108 0801 	add.w	r8, r8, #1
 80098ee:	e7ec      	b.n	80098ca <_printf_float+0x33a>
 80098f0:	4642      	mov	r2, r8
 80098f2:	4631      	mov	r1, r6
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b8      	blx	r7
 80098f8:	3001      	adds	r0, #1
 80098fa:	d1c2      	bne.n	8009882 <_printf_float+0x2f2>
 80098fc:	e6a3      	b.n	8009646 <_printf_float+0xb6>
 80098fe:	2301      	movs	r3, #1
 8009900:	4631      	mov	r1, r6
 8009902:	4628      	mov	r0, r5
 8009904:	9206      	str	r2, [sp, #24]
 8009906:	47b8      	blx	r7
 8009908:	3001      	adds	r0, #1
 800990a:	f43f ae9c 	beq.w	8009646 <_printf_float+0xb6>
 800990e:	9a06      	ldr	r2, [sp, #24]
 8009910:	f10b 0b01 	add.w	fp, fp, #1
 8009914:	e7bb      	b.n	800988e <_printf_float+0x2fe>
 8009916:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800991a:	4631      	mov	r1, r6
 800991c:	4628      	mov	r0, r5
 800991e:	47b8      	blx	r7
 8009920:	3001      	adds	r0, #1
 8009922:	d1c0      	bne.n	80098a6 <_printf_float+0x316>
 8009924:	e68f      	b.n	8009646 <_printf_float+0xb6>
 8009926:	9a06      	ldr	r2, [sp, #24]
 8009928:	464b      	mov	r3, r9
 800992a:	4442      	add	r2, r8
 800992c:	4631      	mov	r1, r6
 800992e:	4628      	mov	r0, r5
 8009930:	47b8      	blx	r7
 8009932:	3001      	adds	r0, #1
 8009934:	d1c3      	bne.n	80098be <_printf_float+0x32e>
 8009936:	e686      	b.n	8009646 <_printf_float+0xb6>
 8009938:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800993c:	f1ba 0f01 	cmp.w	sl, #1
 8009940:	dc01      	bgt.n	8009946 <_printf_float+0x3b6>
 8009942:	07db      	lsls	r3, r3, #31
 8009944:	d536      	bpl.n	80099b4 <_printf_float+0x424>
 8009946:	2301      	movs	r3, #1
 8009948:	4642      	mov	r2, r8
 800994a:	4631      	mov	r1, r6
 800994c:	4628      	mov	r0, r5
 800994e:	47b8      	blx	r7
 8009950:	3001      	adds	r0, #1
 8009952:	f43f ae78 	beq.w	8009646 <_printf_float+0xb6>
 8009956:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800995a:	4631      	mov	r1, r6
 800995c:	4628      	mov	r0, r5
 800995e:	47b8      	blx	r7
 8009960:	3001      	adds	r0, #1
 8009962:	f43f ae70 	beq.w	8009646 <_printf_float+0xb6>
 8009966:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800996a:	2200      	movs	r2, #0
 800996c:	2300      	movs	r3, #0
 800996e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009972:	f7f7 f8c9 	bl	8000b08 <__aeabi_dcmpeq>
 8009976:	b9c0      	cbnz	r0, 80099aa <_printf_float+0x41a>
 8009978:	4653      	mov	r3, sl
 800997a:	f108 0201 	add.w	r2, r8, #1
 800997e:	4631      	mov	r1, r6
 8009980:	4628      	mov	r0, r5
 8009982:	47b8      	blx	r7
 8009984:	3001      	adds	r0, #1
 8009986:	d10c      	bne.n	80099a2 <_printf_float+0x412>
 8009988:	e65d      	b.n	8009646 <_printf_float+0xb6>
 800998a:	2301      	movs	r3, #1
 800998c:	465a      	mov	r2, fp
 800998e:	4631      	mov	r1, r6
 8009990:	4628      	mov	r0, r5
 8009992:	47b8      	blx	r7
 8009994:	3001      	adds	r0, #1
 8009996:	f43f ae56 	beq.w	8009646 <_printf_float+0xb6>
 800999a:	f108 0801 	add.w	r8, r8, #1
 800999e:	45d0      	cmp	r8, sl
 80099a0:	dbf3      	blt.n	800998a <_printf_float+0x3fa>
 80099a2:	464b      	mov	r3, r9
 80099a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80099a8:	e6df      	b.n	800976a <_printf_float+0x1da>
 80099aa:	f04f 0800 	mov.w	r8, #0
 80099ae:	f104 0b1a 	add.w	fp, r4, #26
 80099b2:	e7f4      	b.n	800999e <_printf_float+0x40e>
 80099b4:	2301      	movs	r3, #1
 80099b6:	4642      	mov	r2, r8
 80099b8:	e7e1      	b.n	800997e <_printf_float+0x3ee>
 80099ba:	2301      	movs	r3, #1
 80099bc:	464a      	mov	r2, r9
 80099be:	4631      	mov	r1, r6
 80099c0:	4628      	mov	r0, r5
 80099c2:	47b8      	blx	r7
 80099c4:	3001      	adds	r0, #1
 80099c6:	f43f ae3e 	beq.w	8009646 <_printf_float+0xb6>
 80099ca:	f108 0801 	add.w	r8, r8, #1
 80099ce:	68e3      	ldr	r3, [r4, #12]
 80099d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80099d2:	1a5b      	subs	r3, r3, r1
 80099d4:	4543      	cmp	r3, r8
 80099d6:	dcf0      	bgt.n	80099ba <_printf_float+0x42a>
 80099d8:	e6fc      	b.n	80097d4 <_printf_float+0x244>
 80099da:	f04f 0800 	mov.w	r8, #0
 80099de:	f104 0919 	add.w	r9, r4, #25
 80099e2:	e7f4      	b.n	80099ce <_printf_float+0x43e>

080099e4 <_printf_common>:
 80099e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099e8:	4616      	mov	r6, r2
 80099ea:	4698      	mov	r8, r3
 80099ec:	688a      	ldr	r2, [r1, #8]
 80099ee:	690b      	ldr	r3, [r1, #16]
 80099f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099f4:	4293      	cmp	r3, r2
 80099f6:	bfb8      	it	lt
 80099f8:	4613      	movlt	r3, r2
 80099fa:	6033      	str	r3, [r6, #0]
 80099fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a00:	4607      	mov	r7, r0
 8009a02:	460c      	mov	r4, r1
 8009a04:	b10a      	cbz	r2, 8009a0a <_printf_common+0x26>
 8009a06:	3301      	adds	r3, #1
 8009a08:	6033      	str	r3, [r6, #0]
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	0699      	lsls	r1, r3, #26
 8009a0e:	bf42      	ittt	mi
 8009a10:	6833      	ldrmi	r3, [r6, #0]
 8009a12:	3302      	addmi	r3, #2
 8009a14:	6033      	strmi	r3, [r6, #0]
 8009a16:	6825      	ldr	r5, [r4, #0]
 8009a18:	f015 0506 	ands.w	r5, r5, #6
 8009a1c:	d106      	bne.n	8009a2c <_printf_common+0x48>
 8009a1e:	f104 0a19 	add.w	sl, r4, #25
 8009a22:	68e3      	ldr	r3, [r4, #12]
 8009a24:	6832      	ldr	r2, [r6, #0]
 8009a26:	1a9b      	subs	r3, r3, r2
 8009a28:	42ab      	cmp	r3, r5
 8009a2a:	dc26      	bgt.n	8009a7a <_printf_common+0x96>
 8009a2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a30:	6822      	ldr	r2, [r4, #0]
 8009a32:	3b00      	subs	r3, #0
 8009a34:	bf18      	it	ne
 8009a36:	2301      	movne	r3, #1
 8009a38:	0692      	lsls	r2, r2, #26
 8009a3a:	d42b      	bmi.n	8009a94 <_printf_common+0xb0>
 8009a3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a40:	4641      	mov	r1, r8
 8009a42:	4638      	mov	r0, r7
 8009a44:	47c8      	blx	r9
 8009a46:	3001      	adds	r0, #1
 8009a48:	d01e      	beq.n	8009a88 <_printf_common+0xa4>
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	6922      	ldr	r2, [r4, #16]
 8009a4e:	f003 0306 	and.w	r3, r3, #6
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	bf02      	ittt	eq
 8009a56:	68e5      	ldreq	r5, [r4, #12]
 8009a58:	6833      	ldreq	r3, [r6, #0]
 8009a5a:	1aed      	subeq	r5, r5, r3
 8009a5c:	68a3      	ldr	r3, [r4, #8]
 8009a5e:	bf0c      	ite	eq
 8009a60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a64:	2500      	movne	r5, #0
 8009a66:	4293      	cmp	r3, r2
 8009a68:	bfc4      	itt	gt
 8009a6a:	1a9b      	subgt	r3, r3, r2
 8009a6c:	18ed      	addgt	r5, r5, r3
 8009a6e:	2600      	movs	r6, #0
 8009a70:	341a      	adds	r4, #26
 8009a72:	42b5      	cmp	r5, r6
 8009a74:	d11a      	bne.n	8009aac <_printf_common+0xc8>
 8009a76:	2000      	movs	r0, #0
 8009a78:	e008      	b.n	8009a8c <_printf_common+0xa8>
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	4652      	mov	r2, sl
 8009a7e:	4641      	mov	r1, r8
 8009a80:	4638      	mov	r0, r7
 8009a82:	47c8      	blx	r9
 8009a84:	3001      	adds	r0, #1
 8009a86:	d103      	bne.n	8009a90 <_printf_common+0xac>
 8009a88:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a90:	3501      	adds	r5, #1
 8009a92:	e7c6      	b.n	8009a22 <_printf_common+0x3e>
 8009a94:	18e1      	adds	r1, r4, r3
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	2030      	movs	r0, #48	@ 0x30
 8009a9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a9e:	4422      	add	r2, r4
 8009aa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009aa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009aa8:	3302      	adds	r3, #2
 8009aaa:	e7c7      	b.n	8009a3c <_printf_common+0x58>
 8009aac:	2301      	movs	r3, #1
 8009aae:	4622      	mov	r2, r4
 8009ab0:	4641      	mov	r1, r8
 8009ab2:	4638      	mov	r0, r7
 8009ab4:	47c8      	blx	r9
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	d0e6      	beq.n	8009a88 <_printf_common+0xa4>
 8009aba:	3601      	adds	r6, #1
 8009abc:	e7d9      	b.n	8009a72 <_printf_common+0x8e>
	...

08009ac0 <_printf_i>:
 8009ac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ac4:	7e0f      	ldrb	r7, [r1, #24]
 8009ac6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ac8:	2f78      	cmp	r7, #120	@ 0x78
 8009aca:	4691      	mov	r9, r2
 8009acc:	4680      	mov	r8, r0
 8009ace:	460c      	mov	r4, r1
 8009ad0:	469a      	mov	sl, r3
 8009ad2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ad6:	d807      	bhi.n	8009ae8 <_printf_i+0x28>
 8009ad8:	2f62      	cmp	r7, #98	@ 0x62
 8009ada:	d80a      	bhi.n	8009af2 <_printf_i+0x32>
 8009adc:	2f00      	cmp	r7, #0
 8009ade:	f000 80d1 	beq.w	8009c84 <_printf_i+0x1c4>
 8009ae2:	2f58      	cmp	r7, #88	@ 0x58
 8009ae4:	f000 80b8 	beq.w	8009c58 <_printf_i+0x198>
 8009ae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009aec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009af0:	e03a      	b.n	8009b68 <_printf_i+0xa8>
 8009af2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009af6:	2b15      	cmp	r3, #21
 8009af8:	d8f6      	bhi.n	8009ae8 <_printf_i+0x28>
 8009afa:	a101      	add	r1, pc, #4	@ (adr r1, 8009b00 <_printf_i+0x40>)
 8009afc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b00:	08009b59 	.word	0x08009b59
 8009b04:	08009b6d 	.word	0x08009b6d
 8009b08:	08009ae9 	.word	0x08009ae9
 8009b0c:	08009ae9 	.word	0x08009ae9
 8009b10:	08009ae9 	.word	0x08009ae9
 8009b14:	08009ae9 	.word	0x08009ae9
 8009b18:	08009b6d 	.word	0x08009b6d
 8009b1c:	08009ae9 	.word	0x08009ae9
 8009b20:	08009ae9 	.word	0x08009ae9
 8009b24:	08009ae9 	.word	0x08009ae9
 8009b28:	08009ae9 	.word	0x08009ae9
 8009b2c:	08009c6b 	.word	0x08009c6b
 8009b30:	08009b97 	.word	0x08009b97
 8009b34:	08009c25 	.word	0x08009c25
 8009b38:	08009ae9 	.word	0x08009ae9
 8009b3c:	08009ae9 	.word	0x08009ae9
 8009b40:	08009c8d 	.word	0x08009c8d
 8009b44:	08009ae9 	.word	0x08009ae9
 8009b48:	08009b97 	.word	0x08009b97
 8009b4c:	08009ae9 	.word	0x08009ae9
 8009b50:	08009ae9 	.word	0x08009ae9
 8009b54:	08009c2d 	.word	0x08009c2d
 8009b58:	6833      	ldr	r3, [r6, #0]
 8009b5a:	1d1a      	adds	r2, r3, #4
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	6032      	str	r2, [r6, #0]
 8009b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b68:	2301      	movs	r3, #1
 8009b6a:	e09c      	b.n	8009ca6 <_printf_i+0x1e6>
 8009b6c:	6833      	ldr	r3, [r6, #0]
 8009b6e:	6820      	ldr	r0, [r4, #0]
 8009b70:	1d19      	adds	r1, r3, #4
 8009b72:	6031      	str	r1, [r6, #0]
 8009b74:	0606      	lsls	r6, r0, #24
 8009b76:	d501      	bpl.n	8009b7c <_printf_i+0xbc>
 8009b78:	681d      	ldr	r5, [r3, #0]
 8009b7a:	e003      	b.n	8009b84 <_printf_i+0xc4>
 8009b7c:	0645      	lsls	r5, r0, #25
 8009b7e:	d5fb      	bpl.n	8009b78 <_printf_i+0xb8>
 8009b80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b84:	2d00      	cmp	r5, #0
 8009b86:	da03      	bge.n	8009b90 <_printf_i+0xd0>
 8009b88:	232d      	movs	r3, #45	@ 0x2d
 8009b8a:	426d      	negs	r5, r5
 8009b8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b90:	4858      	ldr	r0, [pc, #352]	@ (8009cf4 <_printf_i+0x234>)
 8009b92:	230a      	movs	r3, #10
 8009b94:	e011      	b.n	8009bba <_printf_i+0xfa>
 8009b96:	6821      	ldr	r1, [r4, #0]
 8009b98:	6833      	ldr	r3, [r6, #0]
 8009b9a:	0608      	lsls	r0, r1, #24
 8009b9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ba0:	d402      	bmi.n	8009ba8 <_printf_i+0xe8>
 8009ba2:	0649      	lsls	r1, r1, #25
 8009ba4:	bf48      	it	mi
 8009ba6:	b2ad      	uxthmi	r5, r5
 8009ba8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009baa:	4852      	ldr	r0, [pc, #328]	@ (8009cf4 <_printf_i+0x234>)
 8009bac:	6033      	str	r3, [r6, #0]
 8009bae:	bf14      	ite	ne
 8009bb0:	230a      	movne	r3, #10
 8009bb2:	2308      	moveq	r3, #8
 8009bb4:	2100      	movs	r1, #0
 8009bb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bba:	6866      	ldr	r6, [r4, #4]
 8009bbc:	60a6      	str	r6, [r4, #8]
 8009bbe:	2e00      	cmp	r6, #0
 8009bc0:	db05      	blt.n	8009bce <_printf_i+0x10e>
 8009bc2:	6821      	ldr	r1, [r4, #0]
 8009bc4:	432e      	orrs	r6, r5
 8009bc6:	f021 0104 	bic.w	r1, r1, #4
 8009bca:	6021      	str	r1, [r4, #0]
 8009bcc:	d04b      	beq.n	8009c66 <_printf_i+0x1a6>
 8009bce:	4616      	mov	r6, r2
 8009bd0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009bd4:	fb03 5711 	mls	r7, r3, r1, r5
 8009bd8:	5dc7      	ldrb	r7, [r0, r7]
 8009bda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009bde:	462f      	mov	r7, r5
 8009be0:	42bb      	cmp	r3, r7
 8009be2:	460d      	mov	r5, r1
 8009be4:	d9f4      	bls.n	8009bd0 <_printf_i+0x110>
 8009be6:	2b08      	cmp	r3, #8
 8009be8:	d10b      	bne.n	8009c02 <_printf_i+0x142>
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	07df      	lsls	r7, r3, #31
 8009bee:	d508      	bpl.n	8009c02 <_printf_i+0x142>
 8009bf0:	6923      	ldr	r3, [r4, #16]
 8009bf2:	6861      	ldr	r1, [r4, #4]
 8009bf4:	4299      	cmp	r1, r3
 8009bf6:	bfde      	ittt	le
 8009bf8:	2330      	movle	r3, #48	@ 0x30
 8009bfa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bfe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c02:	1b92      	subs	r2, r2, r6
 8009c04:	6122      	str	r2, [r4, #16]
 8009c06:	f8cd a000 	str.w	sl, [sp]
 8009c0a:	464b      	mov	r3, r9
 8009c0c:	aa03      	add	r2, sp, #12
 8009c0e:	4621      	mov	r1, r4
 8009c10:	4640      	mov	r0, r8
 8009c12:	f7ff fee7 	bl	80099e4 <_printf_common>
 8009c16:	3001      	adds	r0, #1
 8009c18:	d14a      	bne.n	8009cb0 <_printf_i+0x1f0>
 8009c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1e:	b004      	add	sp, #16
 8009c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	f043 0320 	orr.w	r3, r3, #32
 8009c2a:	6023      	str	r3, [r4, #0]
 8009c2c:	4832      	ldr	r0, [pc, #200]	@ (8009cf8 <_printf_i+0x238>)
 8009c2e:	2778      	movs	r7, #120	@ 0x78
 8009c30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	6831      	ldr	r1, [r6, #0]
 8009c38:	061f      	lsls	r7, r3, #24
 8009c3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c3e:	d402      	bmi.n	8009c46 <_printf_i+0x186>
 8009c40:	065f      	lsls	r7, r3, #25
 8009c42:	bf48      	it	mi
 8009c44:	b2ad      	uxthmi	r5, r5
 8009c46:	6031      	str	r1, [r6, #0]
 8009c48:	07d9      	lsls	r1, r3, #31
 8009c4a:	bf44      	itt	mi
 8009c4c:	f043 0320 	orrmi.w	r3, r3, #32
 8009c50:	6023      	strmi	r3, [r4, #0]
 8009c52:	b11d      	cbz	r5, 8009c5c <_printf_i+0x19c>
 8009c54:	2310      	movs	r3, #16
 8009c56:	e7ad      	b.n	8009bb4 <_printf_i+0xf4>
 8009c58:	4826      	ldr	r0, [pc, #152]	@ (8009cf4 <_printf_i+0x234>)
 8009c5a:	e7e9      	b.n	8009c30 <_printf_i+0x170>
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	f023 0320 	bic.w	r3, r3, #32
 8009c62:	6023      	str	r3, [r4, #0]
 8009c64:	e7f6      	b.n	8009c54 <_printf_i+0x194>
 8009c66:	4616      	mov	r6, r2
 8009c68:	e7bd      	b.n	8009be6 <_printf_i+0x126>
 8009c6a:	6833      	ldr	r3, [r6, #0]
 8009c6c:	6825      	ldr	r5, [r4, #0]
 8009c6e:	6961      	ldr	r1, [r4, #20]
 8009c70:	1d18      	adds	r0, r3, #4
 8009c72:	6030      	str	r0, [r6, #0]
 8009c74:	062e      	lsls	r6, r5, #24
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	d501      	bpl.n	8009c7e <_printf_i+0x1be>
 8009c7a:	6019      	str	r1, [r3, #0]
 8009c7c:	e002      	b.n	8009c84 <_printf_i+0x1c4>
 8009c7e:	0668      	lsls	r0, r5, #25
 8009c80:	d5fb      	bpl.n	8009c7a <_printf_i+0x1ba>
 8009c82:	8019      	strh	r1, [r3, #0]
 8009c84:	2300      	movs	r3, #0
 8009c86:	6123      	str	r3, [r4, #16]
 8009c88:	4616      	mov	r6, r2
 8009c8a:	e7bc      	b.n	8009c06 <_printf_i+0x146>
 8009c8c:	6833      	ldr	r3, [r6, #0]
 8009c8e:	1d1a      	adds	r2, r3, #4
 8009c90:	6032      	str	r2, [r6, #0]
 8009c92:	681e      	ldr	r6, [r3, #0]
 8009c94:	6862      	ldr	r2, [r4, #4]
 8009c96:	2100      	movs	r1, #0
 8009c98:	4630      	mov	r0, r6
 8009c9a:	f7f6 fab9 	bl	8000210 <memchr>
 8009c9e:	b108      	cbz	r0, 8009ca4 <_printf_i+0x1e4>
 8009ca0:	1b80      	subs	r0, r0, r6
 8009ca2:	6060      	str	r0, [r4, #4]
 8009ca4:	6863      	ldr	r3, [r4, #4]
 8009ca6:	6123      	str	r3, [r4, #16]
 8009ca8:	2300      	movs	r3, #0
 8009caa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cae:	e7aa      	b.n	8009c06 <_printf_i+0x146>
 8009cb0:	6923      	ldr	r3, [r4, #16]
 8009cb2:	4632      	mov	r2, r6
 8009cb4:	4649      	mov	r1, r9
 8009cb6:	4640      	mov	r0, r8
 8009cb8:	47d0      	blx	sl
 8009cba:	3001      	adds	r0, #1
 8009cbc:	d0ad      	beq.n	8009c1a <_printf_i+0x15a>
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	079b      	lsls	r3, r3, #30
 8009cc2:	d413      	bmi.n	8009cec <_printf_i+0x22c>
 8009cc4:	68e0      	ldr	r0, [r4, #12]
 8009cc6:	9b03      	ldr	r3, [sp, #12]
 8009cc8:	4298      	cmp	r0, r3
 8009cca:	bfb8      	it	lt
 8009ccc:	4618      	movlt	r0, r3
 8009cce:	e7a6      	b.n	8009c1e <_printf_i+0x15e>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	4632      	mov	r2, r6
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	4640      	mov	r0, r8
 8009cd8:	47d0      	blx	sl
 8009cda:	3001      	adds	r0, #1
 8009cdc:	d09d      	beq.n	8009c1a <_printf_i+0x15a>
 8009cde:	3501      	adds	r5, #1
 8009ce0:	68e3      	ldr	r3, [r4, #12]
 8009ce2:	9903      	ldr	r1, [sp, #12]
 8009ce4:	1a5b      	subs	r3, r3, r1
 8009ce6:	42ab      	cmp	r3, r5
 8009ce8:	dcf2      	bgt.n	8009cd0 <_printf_i+0x210>
 8009cea:	e7eb      	b.n	8009cc4 <_printf_i+0x204>
 8009cec:	2500      	movs	r5, #0
 8009cee:	f104 0619 	add.w	r6, r4, #25
 8009cf2:	e7f5      	b.n	8009ce0 <_printf_i+0x220>
 8009cf4:	0800c096 	.word	0x0800c096
 8009cf8:	0800c0a7 	.word	0x0800c0a7

08009cfc <std>:
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	b510      	push	{r4, lr}
 8009d00:	4604      	mov	r4, r0
 8009d02:	e9c0 3300 	strd	r3, r3, [r0]
 8009d06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d0a:	6083      	str	r3, [r0, #8]
 8009d0c:	8181      	strh	r1, [r0, #12]
 8009d0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009d10:	81c2      	strh	r2, [r0, #14]
 8009d12:	6183      	str	r3, [r0, #24]
 8009d14:	4619      	mov	r1, r3
 8009d16:	2208      	movs	r2, #8
 8009d18:	305c      	adds	r0, #92	@ 0x5c
 8009d1a:	f000 f906 	bl	8009f2a <memset>
 8009d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d54 <std+0x58>)
 8009d20:	6263      	str	r3, [r4, #36]	@ 0x24
 8009d22:	4b0d      	ldr	r3, [pc, #52]	@ (8009d58 <std+0x5c>)
 8009d24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009d26:	4b0d      	ldr	r3, [pc, #52]	@ (8009d5c <std+0x60>)
 8009d28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d60 <std+0x64>)
 8009d2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d64 <std+0x68>)
 8009d30:	6224      	str	r4, [r4, #32]
 8009d32:	429c      	cmp	r4, r3
 8009d34:	d006      	beq.n	8009d44 <std+0x48>
 8009d36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009d3a:	4294      	cmp	r4, r2
 8009d3c:	d002      	beq.n	8009d44 <std+0x48>
 8009d3e:	33d0      	adds	r3, #208	@ 0xd0
 8009d40:	429c      	cmp	r4, r3
 8009d42:	d105      	bne.n	8009d50 <std+0x54>
 8009d44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d4c:	f000 b96a 	b.w	800a024 <__retarget_lock_init_recursive>
 8009d50:	bd10      	pop	{r4, pc}
 8009d52:	bf00      	nop
 8009d54:	08009ea5 	.word	0x08009ea5
 8009d58:	08009ec7 	.word	0x08009ec7
 8009d5c:	08009eff 	.word	0x08009eff
 8009d60:	08009f23 	.word	0x08009f23
 8009d64:	200005d4 	.word	0x200005d4

08009d68 <stdio_exit_handler>:
 8009d68:	4a02      	ldr	r2, [pc, #8]	@ (8009d74 <stdio_exit_handler+0xc>)
 8009d6a:	4903      	ldr	r1, [pc, #12]	@ (8009d78 <stdio_exit_handler+0x10>)
 8009d6c:	4803      	ldr	r0, [pc, #12]	@ (8009d7c <stdio_exit_handler+0x14>)
 8009d6e:	f000 b869 	b.w	8009e44 <_fwalk_sglue>
 8009d72:	bf00      	nop
 8009d74:	20000158 	.word	0x20000158
 8009d78:	0800b961 	.word	0x0800b961
 8009d7c:	20000168 	.word	0x20000168

08009d80 <cleanup_stdio>:
 8009d80:	6841      	ldr	r1, [r0, #4]
 8009d82:	4b0c      	ldr	r3, [pc, #48]	@ (8009db4 <cleanup_stdio+0x34>)
 8009d84:	4299      	cmp	r1, r3
 8009d86:	b510      	push	{r4, lr}
 8009d88:	4604      	mov	r4, r0
 8009d8a:	d001      	beq.n	8009d90 <cleanup_stdio+0x10>
 8009d8c:	f001 fde8 	bl	800b960 <_fflush_r>
 8009d90:	68a1      	ldr	r1, [r4, #8]
 8009d92:	4b09      	ldr	r3, [pc, #36]	@ (8009db8 <cleanup_stdio+0x38>)
 8009d94:	4299      	cmp	r1, r3
 8009d96:	d002      	beq.n	8009d9e <cleanup_stdio+0x1e>
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f001 fde1 	bl	800b960 <_fflush_r>
 8009d9e:	68e1      	ldr	r1, [r4, #12]
 8009da0:	4b06      	ldr	r3, [pc, #24]	@ (8009dbc <cleanup_stdio+0x3c>)
 8009da2:	4299      	cmp	r1, r3
 8009da4:	d004      	beq.n	8009db0 <cleanup_stdio+0x30>
 8009da6:	4620      	mov	r0, r4
 8009da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dac:	f001 bdd8 	b.w	800b960 <_fflush_r>
 8009db0:	bd10      	pop	{r4, pc}
 8009db2:	bf00      	nop
 8009db4:	200005d4 	.word	0x200005d4
 8009db8:	2000063c 	.word	0x2000063c
 8009dbc:	200006a4 	.word	0x200006a4

08009dc0 <global_stdio_init.part.0>:
 8009dc0:	b510      	push	{r4, lr}
 8009dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8009df0 <global_stdio_init.part.0+0x30>)
 8009dc4:	4c0b      	ldr	r4, [pc, #44]	@ (8009df4 <global_stdio_init.part.0+0x34>)
 8009dc6:	4a0c      	ldr	r2, [pc, #48]	@ (8009df8 <global_stdio_init.part.0+0x38>)
 8009dc8:	601a      	str	r2, [r3, #0]
 8009dca:	4620      	mov	r0, r4
 8009dcc:	2200      	movs	r2, #0
 8009dce:	2104      	movs	r1, #4
 8009dd0:	f7ff ff94 	bl	8009cfc <std>
 8009dd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009dd8:	2201      	movs	r2, #1
 8009dda:	2109      	movs	r1, #9
 8009ddc:	f7ff ff8e 	bl	8009cfc <std>
 8009de0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009de4:	2202      	movs	r2, #2
 8009de6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dea:	2112      	movs	r1, #18
 8009dec:	f7ff bf86 	b.w	8009cfc <std>
 8009df0:	2000070c 	.word	0x2000070c
 8009df4:	200005d4 	.word	0x200005d4
 8009df8:	08009d69 	.word	0x08009d69

08009dfc <__sfp_lock_acquire>:
 8009dfc:	4801      	ldr	r0, [pc, #4]	@ (8009e04 <__sfp_lock_acquire+0x8>)
 8009dfe:	f000 b912 	b.w	800a026 <__retarget_lock_acquire_recursive>
 8009e02:	bf00      	nop
 8009e04:	20000715 	.word	0x20000715

08009e08 <__sfp_lock_release>:
 8009e08:	4801      	ldr	r0, [pc, #4]	@ (8009e10 <__sfp_lock_release+0x8>)
 8009e0a:	f000 b90d 	b.w	800a028 <__retarget_lock_release_recursive>
 8009e0e:	bf00      	nop
 8009e10:	20000715 	.word	0x20000715

08009e14 <__sinit>:
 8009e14:	b510      	push	{r4, lr}
 8009e16:	4604      	mov	r4, r0
 8009e18:	f7ff fff0 	bl	8009dfc <__sfp_lock_acquire>
 8009e1c:	6a23      	ldr	r3, [r4, #32]
 8009e1e:	b11b      	cbz	r3, 8009e28 <__sinit+0x14>
 8009e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e24:	f7ff bff0 	b.w	8009e08 <__sfp_lock_release>
 8009e28:	4b04      	ldr	r3, [pc, #16]	@ (8009e3c <__sinit+0x28>)
 8009e2a:	6223      	str	r3, [r4, #32]
 8009e2c:	4b04      	ldr	r3, [pc, #16]	@ (8009e40 <__sinit+0x2c>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d1f5      	bne.n	8009e20 <__sinit+0xc>
 8009e34:	f7ff ffc4 	bl	8009dc0 <global_stdio_init.part.0>
 8009e38:	e7f2      	b.n	8009e20 <__sinit+0xc>
 8009e3a:	bf00      	nop
 8009e3c:	08009d81 	.word	0x08009d81
 8009e40:	2000070c 	.word	0x2000070c

08009e44 <_fwalk_sglue>:
 8009e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e48:	4607      	mov	r7, r0
 8009e4a:	4688      	mov	r8, r1
 8009e4c:	4614      	mov	r4, r2
 8009e4e:	2600      	movs	r6, #0
 8009e50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e54:	f1b9 0901 	subs.w	r9, r9, #1
 8009e58:	d505      	bpl.n	8009e66 <_fwalk_sglue+0x22>
 8009e5a:	6824      	ldr	r4, [r4, #0]
 8009e5c:	2c00      	cmp	r4, #0
 8009e5e:	d1f7      	bne.n	8009e50 <_fwalk_sglue+0xc>
 8009e60:	4630      	mov	r0, r6
 8009e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e66:	89ab      	ldrh	r3, [r5, #12]
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d907      	bls.n	8009e7c <_fwalk_sglue+0x38>
 8009e6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e70:	3301      	adds	r3, #1
 8009e72:	d003      	beq.n	8009e7c <_fwalk_sglue+0x38>
 8009e74:	4629      	mov	r1, r5
 8009e76:	4638      	mov	r0, r7
 8009e78:	47c0      	blx	r8
 8009e7a:	4306      	orrs	r6, r0
 8009e7c:	3568      	adds	r5, #104	@ 0x68
 8009e7e:	e7e9      	b.n	8009e54 <_fwalk_sglue+0x10>

08009e80 <iprintf>:
 8009e80:	b40f      	push	{r0, r1, r2, r3}
 8009e82:	b507      	push	{r0, r1, r2, lr}
 8009e84:	4906      	ldr	r1, [pc, #24]	@ (8009ea0 <iprintf+0x20>)
 8009e86:	ab04      	add	r3, sp, #16
 8009e88:	6808      	ldr	r0, [r1, #0]
 8009e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e8e:	6881      	ldr	r1, [r0, #8]
 8009e90:	9301      	str	r3, [sp, #4]
 8009e92:	f001 fbc9 	bl	800b628 <_vfiprintf_r>
 8009e96:	b003      	add	sp, #12
 8009e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e9c:	b004      	add	sp, #16
 8009e9e:	4770      	bx	lr
 8009ea0:	20000164 	.word	0x20000164

08009ea4 <__sread>:
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eac:	f000 f86c 	bl	8009f88 <_read_r>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	bfab      	itete	ge
 8009eb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8009eb8:	181b      	addge	r3, r3, r0
 8009eba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ebe:	bfac      	ite	ge
 8009ec0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ec2:	81a3      	strhlt	r3, [r4, #12]
 8009ec4:	bd10      	pop	{r4, pc}

08009ec6 <__swrite>:
 8009ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eca:	461f      	mov	r7, r3
 8009ecc:	898b      	ldrh	r3, [r1, #12]
 8009ece:	05db      	lsls	r3, r3, #23
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	d505      	bpl.n	8009ee4 <__swrite+0x1e>
 8009ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009edc:	2302      	movs	r3, #2
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f000 f840 	bl	8009f64 <_lseek_r>
 8009ee4:	89a3      	ldrh	r3, [r4, #12]
 8009ee6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009eee:	81a3      	strh	r3, [r4, #12]
 8009ef0:	4632      	mov	r2, r6
 8009ef2:	463b      	mov	r3, r7
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009efa:	f000 b857 	b.w	8009fac <_write_r>

08009efe <__sseek>:
 8009efe:	b510      	push	{r4, lr}
 8009f00:	460c      	mov	r4, r1
 8009f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f06:	f000 f82d 	bl	8009f64 <_lseek_r>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	89a3      	ldrh	r3, [r4, #12]
 8009f0e:	bf15      	itete	ne
 8009f10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f1a:	81a3      	strheq	r3, [r4, #12]
 8009f1c:	bf18      	it	ne
 8009f1e:	81a3      	strhne	r3, [r4, #12]
 8009f20:	bd10      	pop	{r4, pc}

08009f22 <__sclose>:
 8009f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f26:	f000 b80d 	b.w	8009f44 <_close_r>

08009f2a <memset>:
 8009f2a:	4402      	add	r2, r0
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d100      	bne.n	8009f34 <memset+0xa>
 8009f32:	4770      	bx	lr
 8009f34:	f803 1b01 	strb.w	r1, [r3], #1
 8009f38:	e7f9      	b.n	8009f2e <memset+0x4>
	...

08009f3c <_localeconv_r>:
 8009f3c:	4800      	ldr	r0, [pc, #0]	@ (8009f40 <_localeconv_r+0x4>)
 8009f3e:	4770      	bx	lr
 8009f40:	200002a4 	.word	0x200002a4

08009f44 <_close_r>:
 8009f44:	b538      	push	{r3, r4, r5, lr}
 8009f46:	4d06      	ldr	r5, [pc, #24]	@ (8009f60 <_close_r+0x1c>)
 8009f48:	2300      	movs	r3, #0
 8009f4a:	4604      	mov	r4, r0
 8009f4c:	4608      	mov	r0, r1
 8009f4e:	602b      	str	r3, [r5, #0]
 8009f50:	f7fa fbd4 	bl	80046fc <_close>
 8009f54:	1c43      	adds	r3, r0, #1
 8009f56:	d102      	bne.n	8009f5e <_close_r+0x1a>
 8009f58:	682b      	ldr	r3, [r5, #0]
 8009f5a:	b103      	cbz	r3, 8009f5e <_close_r+0x1a>
 8009f5c:	6023      	str	r3, [r4, #0]
 8009f5e:	bd38      	pop	{r3, r4, r5, pc}
 8009f60:	20000710 	.word	0x20000710

08009f64 <_lseek_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	4d07      	ldr	r5, [pc, #28]	@ (8009f84 <_lseek_r+0x20>)
 8009f68:	4604      	mov	r4, r0
 8009f6a:	4608      	mov	r0, r1
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	2200      	movs	r2, #0
 8009f70:	602a      	str	r2, [r5, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	f7fa fbe9 	bl	800474a <_lseek>
 8009f78:	1c43      	adds	r3, r0, #1
 8009f7a:	d102      	bne.n	8009f82 <_lseek_r+0x1e>
 8009f7c:	682b      	ldr	r3, [r5, #0]
 8009f7e:	b103      	cbz	r3, 8009f82 <_lseek_r+0x1e>
 8009f80:	6023      	str	r3, [r4, #0]
 8009f82:	bd38      	pop	{r3, r4, r5, pc}
 8009f84:	20000710 	.word	0x20000710

08009f88 <_read_r>:
 8009f88:	b538      	push	{r3, r4, r5, lr}
 8009f8a:	4d07      	ldr	r5, [pc, #28]	@ (8009fa8 <_read_r+0x20>)
 8009f8c:	4604      	mov	r4, r0
 8009f8e:	4608      	mov	r0, r1
 8009f90:	4611      	mov	r1, r2
 8009f92:	2200      	movs	r2, #0
 8009f94:	602a      	str	r2, [r5, #0]
 8009f96:	461a      	mov	r2, r3
 8009f98:	f7fa fb77 	bl	800468a <_read>
 8009f9c:	1c43      	adds	r3, r0, #1
 8009f9e:	d102      	bne.n	8009fa6 <_read_r+0x1e>
 8009fa0:	682b      	ldr	r3, [r5, #0]
 8009fa2:	b103      	cbz	r3, 8009fa6 <_read_r+0x1e>
 8009fa4:	6023      	str	r3, [r4, #0]
 8009fa6:	bd38      	pop	{r3, r4, r5, pc}
 8009fa8:	20000710 	.word	0x20000710

08009fac <_write_r>:
 8009fac:	b538      	push	{r3, r4, r5, lr}
 8009fae:	4d07      	ldr	r5, [pc, #28]	@ (8009fcc <_write_r+0x20>)
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	4608      	mov	r0, r1
 8009fb4:	4611      	mov	r1, r2
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	602a      	str	r2, [r5, #0]
 8009fba:	461a      	mov	r2, r3
 8009fbc:	f7fa fb82 	bl	80046c4 <_write>
 8009fc0:	1c43      	adds	r3, r0, #1
 8009fc2:	d102      	bne.n	8009fca <_write_r+0x1e>
 8009fc4:	682b      	ldr	r3, [r5, #0]
 8009fc6:	b103      	cbz	r3, 8009fca <_write_r+0x1e>
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	bd38      	pop	{r3, r4, r5, pc}
 8009fcc:	20000710 	.word	0x20000710

08009fd0 <__errno>:
 8009fd0:	4b01      	ldr	r3, [pc, #4]	@ (8009fd8 <__errno+0x8>)
 8009fd2:	6818      	ldr	r0, [r3, #0]
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	20000164 	.word	0x20000164

08009fdc <__libc_init_array>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	4d0d      	ldr	r5, [pc, #52]	@ (800a014 <__libc_init_array+0x38>)
 8009fe0:	4c0d      	ldr	r4, [pc, #52]	@ (800a018 <__libc_init_array+0x3c>)
 8009fe2:	1b64      	subs	r4, r4, r5
 8009fe4:	10a4      	asrs	r4, r4, #2
 8009fe6:	2600      	movs	r6, #0
 8009fe8:	42a6      	cmp	r6, r4
 8009fea:	d109      	bne.n	800a000 <__libc_init_array+0x24>
 8009fec:	4d0b      	ldr	r5, [pc, #44]	@ (800a01c <__libc_init_array+0x40>)
 8009fee:	4c0c      	ldr	r4, [pc, #48]	@ (800a020 <__libc_init_array+0x44>)
 8009ff0:	f001 fec4 	bl	800bd7c <_init>
 8009ff4:	1b64      	subs	r4, r4, r5
 8009ff6:	10a4      	asrs	r4, r4, #2
 8009ff8:	2600      	movs	r6, #0
 8009ffa:	42a6      	cmp	r6, r4
 8009ffc:	d105      	bne.n	800a00a <__libc_init_array+0x2e>
 8009ffe:	bd70      	pop	{r4, r5, r6, pc}
 800a000:	f855 3b04 	ldr.w	r3, [r5], #4
 800a004:	4798      	blx	r3
 800a006:	3601      	adds	r6, #1
 800a008:	e7ee      	b.n	8009fe8 <__libc_init_array+0xc>
 800a00a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a00e:	4798      	blx	r3
 800a010:	3601      	adds	r6, #1
 800a012:	e7f2      	b.n	8009ffa <__libc_init_array+0x1e>
 800a014:	0800c404 	.word	0x0800c404
 800a018:	0800c404 	.word	0x0800c404
 800a01c:	0800c404 	.word	0x0800c404
 800a020:	0800c408 	.word	0x0800c408

0800a024 <__retarget_lock_init_recursive>:
 800a024:	4770      	bx	lr

0800a026 <__retarget_lock_acquire_recursive>:
 800a026:	4770      	bx	lr

0800a028 <__retarget_lock_release_recursive>:
 800a028:	4770      	bx	lr

0800a02a <quorem>:
 800a02a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02e:	6903      	ldr	r3, [r0, #16]
 800a030:	690c      	ldr	r4, [r1, #16]
 800a032:	42a3      	cmp	r3, r4
 800a034:	4607      	mov	r7, r0
 800a036:	db7e      	blt.n	800a136 <quorem+0x10c>
 800a038:	3c01      	subs	r4, #1
 800a03a:	f101 0814 	add.w	r8, r1, #20
 800a03e:	00a3      	lsls	r3, r4, #2
 800a040:	f100 0514 	add.w	r5, r0, #20
 800a044:	9300      	str	r3, [sp, #0]
 800a046:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a04a:	9301      	str	r3, [sp, #4]
 800a04c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a050:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a054:	3301      	adds	r3, #1
 800a056:	429a      	cmp	r2, r3
 800a058:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a05c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a060:	d32e      	bcc.n	800a0c0 <quorem+0x96>
 800a062:	f04f 0a00 	mov.w	sl, #0
 800a066:	46c4      	mov	ip, r8
 800a068:	46ae      	mov	lr, r5
 800a06a:	46d3      	mov	fp, sl
 800a06c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a070:	b298      	uxth	r0, r3
 800a072:	fb06 a000 	mla	r0, r6, r0, sl
 800a076:	0c02      	lsrs	r2, r0, #16
 800a078:	0c1b      	lsrs	r3, r3, #16
 800a07a:	fb06 2303 	mla	r3, r6, r3, r2
 800a07e:	f8de 2000 	ldr.w	r2, [lr]
 800a082:	b280      	uxth	r0, r0
 800a084:	b292      	uxth	r2, r2
 800a086:	1a12      	subs	r2, r2, r0
 800a088:	445a      	add	r2, fp
 800a08a:	f8de 0000 	ldr.w	r0, [lr]
 800a08e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a092:	b29b      	uxth	r3, r3
 800a094:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a098:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a09c:	b292      	uxth	r2, r2
 800a09e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a0a2:	45e1      	cmp	r9, ip
 800a0a4:	f84e 2b04 	str.w	r2, [lr], #4
 800a0a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a0ac:	d2de      	bcs.n	800a06c <quorem+0x42>
 800a0ae:	9b00      	ldr	r3, [sp, #0]
 800a0b0:	58eb      	ldr	r3, [r5, r3]
 800a0b2:	b92b      	cbnz	r3, 800a0c0 <quorem+0x96>
 800a0b4:	9b01      	ldr	r3, [sp, #4]
 800a0b6:	3b04      	subs	r3, #4
 800a0b8:	429d      	cmp	r5, r3
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	d32f      	bcc.n	800a11e <quorem+0xf4>
 800a0be:	613c      	str	r4, [r7, #16]
 800a0c0:	4638      	mov	r0, r7
 800a0c2:	f001 f97f 	bl	800b3c4 <__mcmp>
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	db25      	blt.n	800a116 <quorem+0xec>
 800a0ca:	4629      	mov	r1, r5
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	f858 2b04 	ldr.w	r2, [r8], #4
 800a0d2:	f8d1 c000 	ldr.w	ip, [r1]
 800a0d6:	fa1f fe82 	uxth.w	lr, r2
 800a0da:	fa1f f38c 	uxth.w	r3, ip
 800a0de:	eba3 030e 	sub.w	r3, r3, lr
 800a0e2:	4403      	add	r3, r0
 800a0e4:	0c12      	lsrs	r2, r2, #16
 800a0e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a0ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a0ee:	b29b      	uxth	r3, r3
 800a0f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0f4:	45c1      	cmp	r9, r8
 800a0f6:	f841 3b04 	str.w	r3, [r1], #4
 800a0fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0fe:	d2e6      	bcs.n	800a0ce <quorem+0xa4>
 800a100:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a104:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a108:	b922      	cbnz	r2, 800a114 <quorem+0xea>
 800a10a:	3b04      	subs	r3, #4
 800a10c:	429d      	cmp	r5, r3
 800a10e:	461a      	mov	r2, r3
 800a110:	d30b      	bcc.n	800a12a <quorem+0x100>
 800a112:	613c      	str	r4, [r7, #16]
 800a114:	3601      	adds	r6, #1
 800a116:	4630      	mov	r0, r6
 800a118:	b003      	add	sp, #12
 800a11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11e:	6812      	ldr	r2, [r2, #0]
 800a120:	3b04      	subs	r3, #4
 800a122:	2a00      	cmp	r2, #0
 800a124:	d1cb      	bne.n	800a0be <quorem+0x94>
 800a126:	3c01      	subs	r4, #1
 800a128:	e7c6      	b.n	800a0b8 <quorem+0x8e>
 800a12a:	6812      	ldr	r2, [r2, #0]
 800a12c:	3b04      	subs	r3, #4
 800a12e:	2a00      	cmp	r2, #0
 800a130:	d1ef      	bne.n	800a112 <quorem+0xe8>
 800a132:	3c01      	subs	r4, #1
 800a134:	e7ea      	b.n	800a10c <quorem+0xe2>
 800a136:	2000      	movs	r0, #0
 800a138:	e7ee      	b.n	800a118 <quorem+0xee>
 800a13a:	0000      	movs	r0, r0
 800a13c:	0000      	movs	r0, r0
	...

0800a140 <_dtoa_r>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	69c7      	ldr	r7, [r0, #28]
 800a146:	b097      	sub	sp, #92	@ 0x5c
 800a148:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a14c:	ec55 4b10 	vmov	r4, r5, d0
 800a150:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a152:	9107      	str	r1, [sp, #28]
 800a154:	4681      	mov	r9, r0
 800a156:	920c      	str	r2, [sp, #48]	@ 0x30
 800a158:	9311      	str	r3, [sp, #68]	@ 0x44
 800a15a:	b97f      	cbnz	r7, 800a17c <_dtoa_r+0x3c>
 800a15c:	2010      	movs	r0, #16
 800a15e:	f000 fe09 	bl	800ad74 <malloc>
 800a162:	4602      	mov	r2, r0
 800a164:	f8c9 001c 	str.w	r0, [r9, #28]
 800a168:	b920      	cbnz	r0, 800a174 <_dtoa_r+0x34>
 800a16a:	4ba9      	ldr	r3, [pc, #676]	@ (800a410 <_dtoa_r+0x2d0>)
 800a16c:	21ef      	movs	r1, #239	@ 0xef
 800a16e:	48a9      	ldr	r0, [pc, #676]	@ (800a414 <_dtoa_r+0x2d4>)
 800a170:	f001 fcd0 	bl	800bb14 <__assert_func>
 800a174:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a178:	6007      	str	r7, [r0, #0]
 800a17a:	60c7      	str	r7, [r0, #12]
 800a17c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a180:	6819      	ldr	r1, [r3, #0]
 800a182:	b159      	cbz	r1, 800a19c <_dtoa_r+0x5c>
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	604a      	str	r2, [r1, #4]
 800a188:	2301      	movs	r3, #1
 800a18a:	4093      	lsls	r3, r2
 800a18c:	608b      	str	r3, [r1, #8]
 800a18e:	4648      	mov	r0, r9
 800a190:	f000 fee6 	bl	800af60 <_Bfree>
 800a194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a198:	2200      	movs	r2, #0
 800a19a:	601a      	str	r2, [r3, #0]
 800a19c:	1e2b      	subs	r3, r5, #0
 800a19e:	bfb9      	ittee	lt
 800a1a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a1a4:	9305      	strlt	r3, [sp, #20]
 800a1a6:	2300      	movge	r3, #0
 800a1a8:	6033      	strge	r3, [r6, #0]
 800a1aa:	9f05      	ldr	r7, [sp, #20]
 800a1ac:	4b9a      	ldr	r3, [pc, #616]	@ (800a418 <_dtoa_r+0x2d8>)
 800a1ae:	bfbc      	itt	lt
 800a1b0:	2201      	movlt	r2, #1
 800a1b2:	6032      	strlt	r2, [r6, #0]
 800a1b4:	43bb      	bics	r3, r7
 800a1b6:	d112      	bne.n	800a1de <_dtoa_r+0x9e>
 800a1b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a1ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a1be:	6013      	str	r3, [r2, #0]
 800a1c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a1c4:	4323      	orrs	r3, r4
 800a1c6:	f000 855a 	beq.w	800ac7e <_dtoa_r+0xb3e>
 800a1ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a1cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a42c <_dtoa_r+0x2ec>
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f000 855c 	beq.w	800ac8e <_dtoa_r+0xb4e>
 800a1d6:	f10a 0303 	add.w	r3, sl, #3
 800a1da:	f000 bd56 	b.w	800ac8a <_dtoa_r+0xb4a>
 800a1de:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	ec51 0b17 	vmov	r0, r1, d7
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a1ee:	f7f6 fc8b 	bl	8000b08 <__aeabi_dcmpeq>
 800a1f2:	4680      	mov	r8, r0
 800a1f4:	b158      	cbz	r0, 800a20e <_dtoa_r+0xce>
 800a1f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	6013      	str	r3, [r2, #0]
 800a1fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a1fe:	b113      	cbz	r3, 800a206 <_dtoa_r+0xc6>
 800a200:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a202:	4b86      	ldr	r3, [pc, #536]	@ (800a41c <_dtoa_r+0x2dc>)
 800a204:	6013      	str	r3, [r2, #0]
 800a206:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a430 <_dtoa_r+0x2f0>
 800a20a:	f000 bd40 	b.w	800ac8e <_dtoa_r+0xb4e>
 800a20e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a212:	aa14      	add	r2, sp, #80	@ 0x50
 800a214:	a915      	add	r1, sp, #84	@ 0x54
 800a216:	4648      	mov	r0, r9
 800a218:	f001 f984 	bl	800b524 <__d2b>
 800a21c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a220:	9002      	str	r0, [sp, #8]
 800a222:	2e00      	cmp	r6, #0
 800a224:	d078      	beq.n	800a318 <_dtoa_r+0x1d8>
 800a226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a228:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a22c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a230:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a234:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a238:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a23c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a240:	4619      	mov	r1, r3
 800a242:	2200      	movs	r2, #0
 800a244:	4b76      	ldr	r3, [pc, #472]	@ (800a420 <_dtoa_r+0x2e0>)
 800a246:	f7f6 f83f 	bl	80002c8 <__aeabi_dsub>
 800a24a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a3f8 <_dtoa_r+0x2b8>)
 800a24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a250:	f7f6 f9f2 	bl	8000638 <__aeabi_dmul>
 800a254:	a36a      	add	r3, pc, #424	@ (adr r3, 800a400 <_dtoa_r+0x2c0>)
 800a256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25a:	f7f6 f837 	bl	80002cc <__adddf3>
 800a25e:	4604      	mov	r4, r0
 800a260:	4630      	mov	r0, r6
 800a262:	460d      	mov	r5, r1
 800a264:	f7f6 f97e 	bl	8000564 <__aeabi_i2d>
 800a268:	a367      	add	r3, pc, #412	@ (adr r3, 800a408 <_dtoa_r+0x2c8>)
 800a26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26e:	f7f6 f9e3 	bl	8000638 <__aeabi_dmul>
 800a272:	4602      	mov	r2, r0
 800a274:	460b      	mov	r3, r1
 800a276:	4620      	mov	r0, r4
 800a278:	4629      	mov	r1, r5
 800a27a:	f7f6 f827 	bl	80002cc <__adddf3>
 800a27e:	4604      	mov	r4, r0
 800a280:	460d      	mov	r5, r1
 800a282:	f7f6 fc89 	bl	8000b98 <__aeabi_d2iz>
 800a286:	2200      	movs	r2, #0
 800a288:	4607      	mov	r7, r0
 800a28a:	2300      	movs	r3, #0
 800a28c:	4620      	mov	r0, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	f7f6 fc44 	bl	8000b1c <__aeabi_dcmplt>
 800a294:	b140      	cbz	r0, 800a2a8 <_dtoa_r+0x168>
 800a296:	4638      	mov	r0, r7
 800a298:	f7f6 f964 	bl	8000564 <__aeabi_i2d>
 800a29c:	4622      	mov	r2, r4
 800a29e:	462b      	mov	r3, r5
 800a2a0:	f7f6 fc32 	bl	8000b08 <__aeabi_dcmpeq>
 800a2a4:	b900      	cbnz	r0, 800a2a8 <_dtoa_r+0x168>
 800a2a6:	3f01      	subs	r7, #1
 800a2a8:	2f16      	cmp	r7, #22
 800a2aa:	d852      	bhi.n	800a352 <_dtoa_r+0x212>
 800a2ac:	4b5d      	ldr	r3, [pc, #372]	@ (800a424 <_dtoa_r+0x2e4>)
 800a2ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a2ba:	f7f6 fc2f 	bl	8000b1c <__aeabi_dcmplt>
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d049      	beq.n	800a356 <_dtoa_r+0x216>
 800a2c2:	3f01      	subs	r7, #1
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a2c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2ca:	1b9b      	subs	r3, r3, r6
 800a2cc:	1e5a      	subs	r2, r3, #1
 800a2ce:	bf45      	ittet	mi
 800a2d0:	f1c3 0301 	rsbmi	r3, r3, #1
 800a2d4:	9300      	strmi	r3, [sp, #0]
 800a2d6:	2300      	movpl	r3, #0
 800a2d8:	2300      	movmi	r3, #0
 800a2da:	9206      	str	r2, [sp, #24]
 800a2dc:	bf54      	ite	pl
 800a2de:	9300      	strpl	r3, [sp, #0]
 800a2e0:	9306      	strmi	r3, [sp, #24]
 800a2e2:	2f00      	cmp	r7, #0
 800a2e4:	db39      	blt.n	800a35a <_dtoa_r+0x21a>
 800a2e6:	9b06      	ldr	r3, [sp, #24]
 800a2e8:	970d      	str	r7, [sp, #52]	@ 0x34
 800a2ea:	443b      	add	r3, r7
 800a2ec:	9306      	str	r3, [sp, #24]
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	9308      	str	r3, [sp, #32]
 800a2f2:	9b07      	ldr	r3, [sp, #28]
 800a2f4:	2b09      	cmp	r3, #9
 800a2f6:	d863      	bhi.n	800a3c0 <_dtoa_r+0x280>
 800a2f8:	2b05      	cmp	r3, #5
 800a2fa:	bfc4      	itt	gt
 800a2fc:	3b04      	subgt	r3, #4
 800a2fe:	9307      	strgt	r3, [sp, #28]
 800a300:	9b07      	ldr	r3, [sp, #28]
 800a302:	f1a3 0302 	sub.w	r3, r3, #2
 800a306:	bfcc      	ite	gt
 800a308:	2400      	movgt	r4, #0
 800a30a:	2401      	movle	r4, #1
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	d863      	bhi.n	800a3d8 <_dtoa_r+0x298>
 800a310:	e8df f003 	tbb	[pc, r3]
 800a314:	2b375452 	.word	0x2b375452
 800a318:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a31c:	441e      	add	r6, r3
 800a31e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a322:	2b20      	cmp	r3, #32
 800a324:	bfc1      	itttt	gt
 800a326:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a32a:	409f      	lslgt	r7, r3
 800a32c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a330:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a334:	bfd6      	itet	le
 800a336:	f1c3 0320 	rsble	r3, r3, #32
 800a33a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a33e:	fa04 f003 	lslle.w	r0, r4, r3
 800a342:	f7f6 f8ff 	bl	8000544 <__aeabi_ui2d>
 800a346:	2201      	movs	r2, #1
 800a348:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a34c:	3e01      	subs	r6, #1
 800a34e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a350:	e776      	b.n	800a240 <_dtoa_r+0x100>
 800a352:	2301      	movs	r3, #1
 800a354:	e7b7      	b.n	800a2c6 <_dtoa_r+0x186>
 800a356:	9010      	str	r0, [sp, #64]	@ 0x40
 800a358:	e7b6      	b.n	800a2c8 <_dtoa_r+0x188>
 800a35a:	9b00      	ldr	r3, [sp, #0]
 800a35c:	1bdb      	subs	r3, r3, r7
 800a35e:	9300      	str	r3, [sp, #0]
 800a360:	427b      	negs	r3, r7
 800a362:	9308      	str	r3, [sp, #32]
 800a364:	2300      	movs	r3, #0
 800a366:	930d      	str	r3, [sp, #52]	@ 0x34
 800a368:	e7c3      	b.n	800a2f2 <_dtoa_r+0x1b2>
 800a36a:	2301      	movs	r3, #1
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a370:	eb07 0b03 	add.w	fp, r7, r3
 800a374:	f10b 0301 	add.w	r3, fp, #1
 800a378:	2b01      	cmp	r3, #1
 800a37a:	9303      	str	r3, [sp, #12]
 800a37c:	bfb8      	it	lt
 800a37e:	2301      	movlt	r3, #1
 800a380:	e006      	b.n	800a390 <_dtoa_r+0x250>
 800a382:	2301      	movs	r3, #1
 800a384:	9309      	str	r3, [sp, #36]	@ 0x24
 800a386:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a388:	2b00      	cmp	r3, #0
 800a38a:	dd28      	ble.n	800a3de <_dtoa_r+0x29e>
 800a38c:	469b      	mov	fp, r3
 800a38e:	9303      	str	r3, [sp, #12]
 800a390:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a394:	2100      	movs	r1, #0
 800a396:	2204      	movs	r2, #4
 800a398:	f102 0514 	add.w	r5, r2, #20
 800a39c:	429d      	cmp	r5, r3
 800a39e:	d926      	bls.n	800a3ee <_dtoa_r+0x2ae>
 800a3a0:	6041      	str	r1, [r0, #4]
 800a3a2:	4648      	mov	r0, r9
 800a3a4:	f000 fd9c 	bl	800aee0 <_Balloc>
 800a3a8:	4682      	mov	sl, r0
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d142      	bne.n	800a434 <_dtoa_r+0x2f4>
 800a3ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a428 <_dtoa_r+0x2e8>)
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a3b6:	e6da      	b.n	800a16e <_dtoa_r+0x2e>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	e7e3      	b.n	800a384 <_dtoa_r+0x244>
 800a3bc:	2300      	movs	r3, #0
 800a3be:	e7d5      	b.n	800a36c <_dtoa_r+0x22c>
 800a3c0:	2401      	movs	r4, #1
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	9307      	str	r3, [sp, #28]
 800a3c6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a3c8:	f04f 3bff 	mov.w	fp, #4294967295
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f8cd b00c 	str.w	fp, [sp, #12]
 800a3d2:	2312      	movs	r3, #18
 800a3d4:	920c      	str	r2, [sp, #48]	@ 0x30
 800a3d6:	e7db      	b.n	800a390 <_dtoa_r+0x250>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3dc:	e7f4      	b.n	800a3c8 <_dtoa_r+0x288>
 800a3de:	f04f 0b01 	mov.w	fp, #1
 800a3e2:	f8cd b00c 	str.w	fp, [sp, #12]
 800a3e6:	465b      	mov	r3, fp
 800a3e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a3ec:	e7d0      	b.n	800a390 <_dtoa_r+0x250>
 800a3ee:	3101      	adds	r1, #1
 800a3f0:	0052      	lsls	r2, r2, #1
 800a3f2:	e7d1      	b.n	800a398 <_dtoa_r+0x258>
 800a3f4:	f3af 8000 	nop.w
 800a3f8:	636f4361 	.word	0x636f4361
 800a3fc:	3fd287a7 	.word	0x3fd287a7
 800a400:	8b60c8b3 	.word	0x8b60c8b3
 800a404:	3fc68a28 	.word	0x3fc68a28
 800a408:	509f79fb 	.word	0x509f79fb
 800a40c:	3fd34413 	.word	0x3fd34413
 800a410:	0800c0c5 	.word	0x0800c0c5
 800a414:	0800c0dc 	.word	0x0800c0dc
 800a418:	7ff00000 	.word	0x7ff00000
 800a41c:	0800c095 	.word	0x0800c095
 800a420:	3ff80000 	.word	0x3ff80000
 800a424:	0800c230 	.word	0x0800c230
 800a428:	0800c134 	.word	0x0800c134
 800a42c:	0800c0c1 	.word	0x0800c0c1
 800a430:	0800c094 	.word	0x0800c094
 800a434:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a438:	6018      	str	r0, [r3, #0]
 800a43a:	9b03      	ldr	r3, [sp, #12]
 800a43c:	2b0e      	cmp	r3, #14
 800a43e:	f200 80a1 	bhi.w	800a584 <_dtoa_r+0x444>
 800a442:	2c00      	cmp	r4, #0
 800a444:	f000 809e 	beq.w	800a584 <_dtoa_r+0x444>
 800a448:	2f00      	cmp	r7, #0
 800a44a:	dd33      	ble.n	800a4b4 <_dtoa_r+0x374>
 800a44c:	4b9c      	ldr	r3, [pc, #624]	@ (800a6c0 <_dtoa_r+0x580>)
 800a44e:	f007 020f 	and.w	r2, r7, #15
 800a452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a456:	ed93 7b00 	vldr	d7, [r3]
 800a45a:	05f8      	lsls	r0, r7, #23
 800a45c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a460:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a464:	d516      	bpl.n	800a494 <_dtoa_r+0x354>
 800a466:	4b97      	ldr	r3, [pc, #604]	@ (800a6c4 <_dtoa_r+0x584>)
 800a468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a46c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a470:	f7f6 fa0c 	bl	800088c <__aeabi_ddiv>
 800a474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a478:	f004 040f 	and.w	r4, r4, #15
 800a47c:	2603      	movs	r6, #3
 800a47e:	4d91      	ldr	r5, [pc, #580]	@ (800a6c4 <_dtoa_r+0x584>)
 800a480:	b954      	cbnz	r4, 800a498 <_dtoa_r+0x358>
 800a482:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a48a:	f7f6 f9ff 	bl	800088c <__aeabi_ddiv>
 800a48e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a492:	e028      	b.n	800a4e6 <_dtoa_r+0x3a6>
 800a494:	2602      	movs	r6, #2
 800a496:	e7f2      	b.n	800a47e <_dtoa_r+0x33e>
 800a498:	07e1      	lsls	r1, r4, #31
 800a49a:	d508      	bpl.n	800a4ae <_dtoa_r+0x36e>
 800a49c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a4a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a4a4:	f7f6 f8c8 	bl	8000638 <__aeabi_dmul>
 800a4a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a4ac:	3601      	adds	r6, #1
 800a4ae:	1064      	asrs	r4, r4, #1
 800a4b0:	3508      	adds	r5, #8
 800a4b2:	e7e5      	b.n	800a480 <_dtoa_r+0x340>
 800a4b4:	f000 80af 	beq.w	800a616 <_dtoa_r+0x4d6>
 800a4b8:	427c      	negs	r4, r7
 800a4ba:	4b81      	ldr	r3, [pc, #516]	@ (800a6c0 <_dtoa_r+0x580>)
 800a4bc:	4d81      	ldr	r5, [pc, #516]	@ (800a6c4 <_dtoa_r+0x584>)
 800a4be:	f004 020f 	and.w	r2, r4, #15
 800a4c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4ce:	f7f6 f8b3 	bl	8000638 <__aeabi_dmul>
 800a4d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4d6:	1124      	asrs	r4, r4, #4
 800a4d8:	2300      	movs	r3, #0
 800a4da:	2602      	movs	r6, #2
 800a4dc:	2c00      	cmp	r4, #0
 800a4de:	f040 808f 	bne.w	800a600 <_dtoa_r+0x4c0>
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1d3      	bne.n	800a48e <_dtoa_r+0x34e>
 800a4e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a4e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	f000 8094 	beq.w	800a61a <_dtoa_r+0x4da>
 800a4f2:	4b75      	ldr	r3, [pc, #468]	@ (800a6c8 <_dtoa_r+0x588>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	f7f6 fb0f 	bl	8000b1c <__aeabi_dcmplt>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	f000 808b 	beq.w	800a61a <_dtoa_r+0x4da>
 800a504:	9b03      	ldr	r3, [sp, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	f000 8087 	beq.w	800a61a <_dtoa_r+0x4da>
 800a50c:	f1bb 0f00 	cmp.w	fp, #0
 800a510:	dd34      	ble.n	800a57c <_dtoa_r+0x43c>
 800a512:	4620      	mov	r0, r4
 800a514:	4b6d      	ldr	r3, [pc, #436]	@ (800a6cc <_dtoa_r+0x58c>)
 800a516:	2200      	movs	r2, #0
 800a518:	4629      	mov	r1, r5
 800a51a:	f7f6 f88d 	bl	8000638 <__aeabi_dmul>
 800a51e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a522:	f107 38ff 	add.w	r8, r7, #4294967295
 800a526:	3601      	adds	r6, #1
 800a528:	465c      	mov	r4, fp
 800a52a:	4630      	mov	r0, r6
 800a52c:	f7f6 f81a 	bl	8000564 <__aeabi_i2d>
 800a530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a534:	f7f6 f880 	bl	8000638 <__aeabi_dmul>
 800a538:	4b65      	ldr	r3, [pc, #404]	@ (800a6d0 <_dtoa_r+0x590>)
 800a53a:	2200      	movs	r2, #0
 800a53c:	f7f5 fec6 	bl	80002cc <__adddf3>
 800a540:	4605      	mov	r5, r0
 800a542:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a546:	2c00      	cmp	r4, #0
 800a548:	d16a      	bne.n	800a620 <_dtoa_r+0x4e0>
 800a54a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a54e:	4b61      	ldr	r3, [pc, #388]	@ (800a6d4 <_dtoa_r+0x594>)
 800a550:	2200      	movs	r2, #0
 800a552:	f7f5 feb9 	bl	80002c8 <__aeabi_dsub>
 800a556:	4602      	mov	r2, r0
 800a558:	460b      	mov	r3, r1
 800a55a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a55e:	462a      	mov	r2, r5
 800a560:	4633      	mov	r3, r6
 800a562:	f7f6 faf9 	bl	8000b58 <__aeabi_dcmpgt>
 800a566:	2800      	cmp	r0, #0
 800a568:	f040 8298 	bne.w	800aa9c <_dtoa_r+0x95c>
 800a56c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a570:	462a      	mov	r2, r5
 800a572:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a576:	f7f6 fad1 	bl	8000b1c <__aeabi_dcmplt>
 800a57a:	bb38      	cbnz	r0, 800a5cc <_dtoa_r+0x48c>
 800a57c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a580:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a584:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a586:	2b00      	cmp	r3, #0
 800a588:	f2c0 8157 	blt.w	800a83a <_dtoa_r+0x6fa>
 800a58c:	2f0e      	cmp	r7, #14
 800a58e:	f300 8154 	bgt.w	800a83a <_dtoa_r+0x6fa>
 800a592:	4b4b      	ldr	r3, [pc, #300]	@ (800a6c0 <_dtoa_r+0x580>)
 800a594:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a598:	ed93 7b00 	vldr	d7, [r3]
 800a59c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	ed8d 7b00 	vstr	d7, [sp]
 800a5a4:	f280 80e5 	bge.w	800a772 <_dtoa_r+0x632>
 800a5a8:	9b03      	ldr	r3, [sp, #12]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f300 80e1 	bgt.w	800a772 <_dtoa_r+0x632>
 800a5b0:	d10c      	bne.n	800a5cc <_dtoa_r+0x48c>
 800a5b2:	4b48      	ldr	r3, [pc, #288]	@ (800a6d4 <_dtoa_r+0x594>)
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	ec51 0b17 	vmov	r0, r1, d7
 800a5ba:	f7f6 f83d 	bl	8000638 <__aeabi_dmul>
 800a5be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5c2:	f7f6 fabf 	bl	8000b44 <__aeabi_dcmpge>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	f000 8266 	beq.w	800aa98 <_dtoa_r+0x958>
 800a5cc:	2400      	movs	r4, #0
 800a5ce:	4625      	mov	r5, r4
 800a5d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5d2:	4656      	mov	r6, sl
 800a5d4:	ea6f 0803 	mvn.w	r8, r3
 800a5d8:	2700      	movs	r7, #0
 800a5da:	4621      	mov	r1, r4
 800a5dc:	4648      	mov	r0, r9
 800a5de:	f000 fcbf 	bl	800af60 <_Bfree>
 800a5e2:	2d00      	cmp	r5, #0
 800a5e4:	f000 80bd 	beq.w	800a762 <_dtoa_r+0x622>
 800a5e8:	b12f      	cbz	r7, 800a5f6 <_dtoa_r+0x4b6>
 800a5ea:	42af      	cmp	r7, r5
 800a5ec:	d003      	beq.n	800a5f6 <_dtoa_r+0x4b6>
 800a5ee:	4639      	mov	r1, r7
 800a5f0:	4648      	mov	r0, r9
 800a5f2:	f000 fcb5 	bl	800af60 <_Bfree>
 800a5f6:	4629      	mov	r1, r5
 800a5f8:	4648      	mov	r0, r9
 800a5fa:	f000 fcb1 	bl	800af60 <_Bfree>
 800a5fe:	e0b0      	b.n	800a762 <_dtoa_r+0x622>
 800a600:	07e2      	lsls	r2, r4, #31
 800a602:	d505      	bpl.n	800a610 <_dtoa_r+0x4d0>
 800a604:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a608:	f7f6 f816 	bl	8000638 <__aeabi_dmul>
 800a60c:	3601      	adds	r6, #1
 800a60e:	2301      	movs	r3, #1
 800a610:	1064      	asrs	r4, r4, #1
 800a612:	3508      	adds	r5, #8
 800a614:	e762      	b.n	800a4dc <_dtoa_r+0x39c>
 800a616:	2602      	movs	r6, #2
 800a618:	e765      	b.n	800a4e6 <_dtoa_r+0x3a6>
 800a61a:	9c03      	ldr	r4, [sp, #12]
 800a61c:	46b8      	mov	r8, r7
 800a61e:	e784      	b.n	800a52a <_dtoa_r+0x3ea>
 800a620:	4b27      	ldr	r3, [pc, #156]	@ (800a6c0 <_dtoa_r+0x580>)
 800a622:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a624:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a628:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a62c:	4454      	add	r4, sl
 800a62e:	2900      	cmp	r1, #0
 800a630:	d054      	beq.n	800a6dc <_dtoa_r+0x59c>
 800a632:	4929      	ldr	r1, [pc, #164]	@ (800a6d8 <_dtoa_r+0x598>)
 800a634:	2000      	movs	r0, #0
 800a636:	f7f6 f929 	bl	800088c <__aeabi_ddiv>
 800a63a:	4633      	mov	r3, r6
 800a63c:	462a      	mov	r2, r5
 800a63e:	f7f5 fe43 	bl	80002c8 <__aeabi_dsub>
 800a642:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a646:	4656      	mov	r6, sl
 800a648:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a64c:	f7f6 faa4 	bl	8000b98 <__aeabi_d2iz>
 800a650:	4605      	mov	r5, r0
 800a652:	f7f5 ff87 	bl	8000564 <__aeabi_i2d>
 800a656:	4602      	mov	r2, r0
 800a658:	460b      	mov	r3, r1
 800a65a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a65e:	f7f5 fe33 	bl	80002c8 <__aeabi_dsub>
 800a662:	3530      	adds	r5, #48	@ 0x30
 800a664:	4602      	mov	r2, r0
 800a666:	460b      	mov	r3, r1
 800a668:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a66c:	f806 5b01 	strb.w	r5, [r6], #1
 800a670:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a674:	f7f6 fa52 	bl	8000b1c <__aeabi_dcmplt>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d172      	bne.n	800a762 <_dtoa_r+0x622>
 800a67c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a680:	4911      	ldr	r1, [pc, #68]	@ (800a6c8 <_dtoa_r+0x588>)
 800a682:	2000      	movs	r0, #0
 800a684:	f7f5 fe20 	bl	80002c8 <__aeabi_dsub>
 800a688:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a68c:	f7f6 fa46 	bl	8000b1c <__aeabi_dcmplt>
 800a690:	2800      	cmp	r0, #0
 800a692:	f040 80b4 	bne.w	800a7fe <_dtoa_r+0x6be>
 800a696:	42a6      	cmp	r6, r4
 800a698:	f43f af70 	beq.w	800a57c <_dtoa_r+0x43c>
 800a69c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a6a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6cc <_dtoa_r+0x58c>)
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	f7f5 ffc8 	bl	8000638 <__aeabi_dmul>
 800a6a8:	4b08      	ldr	r3, [pc, #32]	@ (800a6cc <_dtoa_r+0x58c>)
 800a6aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6b4:	f7f5 ffc0 	bl	8000638 <__aeabi_dmul>
 800a6b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6bc:	e7c4      	b.n	800a648 <_dtoa_r+0x508>
 800a6be:	bf00      	nop
 800a6c0:	0800c230 	.word	0x0800c230
 800a6c4:	0800c208 	.word	0x0800c208
 800a6c8:	3ff00000 	.word	0x3ff00000
 800a6cc:	40240000 	.word	0x40240000
 800a6d0:	401c0000 	.word	0x401c0000
 800a6d4:	40140000 	.word	0x40140000
 800a6d8:	3fe00000 	.word	0x3fe00000
 800a6dc:	4631      	mov	r1, r6
 800a6de:	4628      	mov	r0, r5
 800a6e0:	f7f5 ffaa 	bl	8000638 <__aeabi_dmul>
 800a6e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a6e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a6ea:	4656      	mov	r6, sl
 800a6ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6f0:	f7f6 fa52 	bl	8000b98 <__aeabi_d2iz>
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	f7f5 ff35 	bl	8000564 <__aeabi_i2d>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a702:	f7f5 fde1 	bl	80002c8 <__aeabi_dsub>
 800a706:	3530      	adds	r5, #48	@ 0x30
 800a708:	f806 5b01 	strb.w	r5, [r6], #1
 800a70c:	4602      	mov	r2, r0
 800a70e:	460b      	mov	r3, r1
 800a710:	42a6      	cmp	r6, r4
 800a712:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a716:	f04f 0200 	mov.w	r2, #0
 800a71a:	d124      	bne.n	800a766 <_dtoa_r+0x626>
 800a71c:	4baf      	ldr	r3, [pc, #700]	@ (800a9dc <_dtoa_r+0x89c>)
 800a71e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a722:	f7f5 fdd3 	bl	80002cc <__adddf3>
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a72e:	f7f6 fa13 	bl	8000b58 <__aeabi_dcmpgt>
 800a732:	2800      	cmp	r0, #0
 800a734:	d163      	bne.n	800a7fe <_dtoa_r+0x6be>
 800a736:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a73a:	49a8      	ldr	r1, [pc, #672]	@ (800a9dc <_dtoa_r+0x89c>)
 800a73c:	2000      	movs	r0, #0
 800a73e:	f7f5 fdc3 	bl	80002c8 <__aeabi_dsub>
 800a742:	4602      	mov	r2, r0
 800a744:	460b      	mov	r3, r1
 800a746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a74a:	f7f6 f9e7 	bl	8000b1c <__aeabi_dcmplt>
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f af14 	beq.w	800a57c <_dtoa_r+0x43c>
 800a754:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a756:	1e73      	subs	r3, r6, #1
 800a758:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a75a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a75e:	2b30      	cmp	r3, #48	@ 0x30
 800a760:	d0f8      	beq.n	800a754 <_dtoa_r+0x614>
 800a762:	4647      	mov	r7, r8
 800a764:	e03b      	b.n	800a7de <_dtoa_r+0x69e>
 800a766:	4b9e      	ldr	r3, [pc, #632]	@ (800a9e0 <_dtoa_r+0x8a0>)
 800a768:	f7f5 ff66 	bl	8000638 <__aeabi_dmul>
 800a76c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a770:	e7bc      	b.n	800a6ec <_dtoa_r+0x5ac>
 800a772:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a776:	4656      	mov	r6, sl
 800a778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a77c:	4620      	mov	r0, r4
 800a77e:	4629      	mov	r1, r5
 800a780:	f7f6 f884 	bl	800088c <__aeabi_ddiv>
 800a784:	f7f6 fa08 	bl	8000b98 <__aeabi_d2iz>
 800a788:	4680      	mov	r8, r0
 800a78a:	f7f5 feeb 	bl	8000564 <__aeabi_i2d>
 800a78e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a792:	f7f5 ff51 	bl	8000638 <__aeabi_dmul>
 800a796:	4602      	mov	r2, r0
 800a798:	460b      	mov	r3, r1
 800a79a:	4620      	mov	r0, r4
 800a79c:	4629      	mov	r1, r5
 800a79e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a7a2:	f7f5 fd91 	bl	80002c8 <__aeabi_dsub>
 800a7a6:	f806 4b01 	strb.w	r4, [r6], #1
 800a7aa:	9d03      	ldr	r5, [sp, #12]
 800a7ac:	eba6 040a 	sub.w	r4, r6, sl
 800a7b0:	42a5      	cmp	r5, r4
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	d133      	bne.n	800a820 <_dtoa_r+0x6e0>
 800a7b8:	f7f5 fd88 	bl	80002cc <__adddf3>
 800a7bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7c0:	4604      	mov	r4, r0
 800a7c2:	460d      	mov	r5, r1
 800a7c4:	f7f6 f9c8 	bl	8000b58 <__aeabi_dcmpgt>
 800a7c8:	b9c0      	cbnz	r0, 800a7fc <_dtoa_r+0x6bc>
 800a7ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	f7f6 f999 	bl	8000b08 <__aeabi_dcmpeq>
 800a7d6:	b110      	cbz	r0, 800a7de <_dtoa_r+0x69e>
 800a7d8:	f018 0f01 	tst.w	r8, #1
 800a7dc:	d10e      	bne.n	800a7fc <_dtoa_r+0x6bc>
 800a7de:	9902      	ldr	r1, [sp, #8]
 800a7e0:	4648      	mov	r0, r9
 800a7e2:	f000 fbbd 	bl	800af60 <_Bfree>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	7033      	strb	r3, [r6, #0]
 800a7ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7ec:	3701      	adds	r7, #1
 800a7ee:	601f      	str	r7, [r3, #0]
 800a7f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f000 824b 	beq.w	800ac8e <_dtoa_r+0xb4e>
 800a7f8:	601e      	str	r6, [r3, #0]
 800a7fa:	e248      	b.n	800ac8e <_dtoa_r+0xb4e>
 800a7fc:	46b8      	mov	r8, r7
 800a7fe:	4633      	mov	r3, r6
 800a800:	461e      	mov	r6, r3
 800a802:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a806:	2a39      	cmp	r2, #57	@ 0x39
 800a808:	d106      	bne.n	800a818 <_dtoa_r+0x6d8>
 800a80a:	459a      	cmp	sl, r3
 800a80c:	d1f8      	bne.n	800a800 <_dtoa_r+0x6c0>
 800a80e:	2230      	movs	r2, #48	@ 0x30
 800a810:	f108 0801 	add.w	r8, r8, #1
 800a814:	f88a 2000 	strb.w	r2, [sl]
 800a818:	781a      	ldrb	r2, [r3, #0]
 800a81a:	3201      	adds	r2, #1
 800a81c:	701a      	strb	r2, [r3, #0]
 800a81e:	e7a0      	b.n	800a762 <_dtoa_r+0x622>
 800a820:	4b6f      	ldr	r3, [pc, #444]	@ (800a9e0 <_dtoa_r+0x8a0>)
 800a822:	2200      	movs	r2, #0
 800a824:	f7f5 ff08 	bl	8000638 <__aeabi_dmul>
 800a828:	2200      	movs	r2, #0
 800a82a:	2300      	movs	r3, #0
 800a82c:	4604      	mov	r4, r0
 800a82e:	460d      	mov	r5, r1
 800a830:	f7f6 f96a 	bl	8000b08 <__aeabi_dcmpeq>
 800a834:	2800      	cmp	r0, #0
 800a836:	d09f      	beq.n	800a778 <_dtoa_r+0x638>
 800a838:	e7d1      	b.n	800a7de <_dtoa_r+0x69e>
 800a83a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a83c:	2a00      	cmp	r2, #0
 800a83e:	f000 80ea 	beq.w	800aa16 <_dtoa_r+0x8d6>
 800a842:	9a07      	ldr	r2, [sp, #28]
 800a844:	2a01      	cmp	r2, #1
 800a846:	f300 80cd 	bgt.w	800a9e4 <_dtoa_r+0x8a4>
 800a84a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a84c:	2a00      	cmp	r2, #0
 800a84e:	f000 80c1 	beq.w	800a9d4 <_dtoa_r+0x894>
 800a852:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a856:	9c08      	ldr	r4, [sp, #32]
 800a858:	9e00      	ldr	r6, [sp, #0]
 800a85a:	9a00      	ldr	r2, [sp, #0]
 800a85c:	441a      	add	r2, r3
 800a85e:	9200      	str	r2, [sp, #0]
 800a860:	9a06      	ldr	r2, [sp, #24]
 800a862:	2101      	movs	r1, #1
 800a864:	441a      	add	r2, r3
 800a866:	4648      	mov	r0, r9
 800a868:	9206      	str	r2, [sp, #24]
 800a86a:	f000 fc2d 	bl	800b0c8 <__i2b>
 800a86e:	4605      	mov	r5, r0
 800a870:	b166      	cbz	r6, 800a88c <_dtoa_r+0x74c>
 800a872:	9b06      	ldr	r3, [sp, #24]
 800a874:	2b00      	cmp	r3, #0
 800a876:	dd09      	ble.n	800a88c <_dtoa_r+0x74c>
 800a878:	42b3      	cmp	r3, r6
 800a87a:	9a00      	ldr	r2, [sp, #0]
 800a87c:	bfa8      	it	ge
 800a87e:	4633      	movge	r3, r6
 800a880:	1ad2      	subs	r2, r2, r3
 800a882:	9200      	str	r2, [sp, #0]
 800a884:	9a06      	ldr	r2, [sp, #24]
 800a886:	1af6      	subs	r6, r6, r3
 800a888:	1ad3      	subs	r3, r2, r3
 800a88a:	9306      	str	r3, [sp, #24]
 800a88c:	9b08      	ldr	r3, [sp, #32]
 800a88e:	b30b      	cbz	r3, 800a8d4 <_dtoa_r+0x794>
 800a890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 80c6 	beq.w	800aa24 <_dtoa_r+0x8e4>
 800a898:	2c00      	cmp	r4, #0
 800a89a:	f000 80c0 	beq.w	800aa1e <_dtoa_r+0x8de>
 800a89e:	4629      	mov	r1, r5
 800a8a0:	4622      	mov	r2, r4
 800a8a2:	4648      	mov	r0, r9
 800a8a4:	f000 fcc8 	bl	800b238 <__pow5mult>
 800a8a8:	9a02      	ldr	r2, [sp, #8]
 800a8aa:	4601      	mov	r1, r0
 800a8ac:	4605      	mov	r5, r0
 800a8ae:	4648      	mov	r0, r9
 800a8b0:	f000 fc20 	bl	800b0f4 <__multiply>
 800a8b4:	9902      	ldr	r1, [sp, #8]
 800a8b6:	4680      	mov	r8, r0
 800a8b8:	4648      	mov	r0, r9
 800a8ba:	f000 fb51 	bl	800af60 <_Bfree>
 800a8be:	9b08      	ldr	r3, [sp, #32]
 800a8c0:	1b1b      	subs	r3, r3, r4
 800a8c2:	9308      	str	r3, [sp, #32]
 800a8c4:	f000 80b1 	beq.w	800aa2a <_dtoa_r+0x8ea>
 800a8c8:	9a08      	ldr	r2, [sp, #32]
 800a8ca:	4641      	mov	r1, r8
 800a8cc:	4648      	mov	r0, r9
 800a8ce:	f000 fcb3 	bl	800b238 <__pow5mult>
 800a8d2:	9002      	str	r0, [sp, #8]
 800a8d4:	2101      	movs	r1, #1
 800a8d6:	4648      	mov	r0, r9
 800a8d8:	f000 fbf6 	bl	800b0c8 <__i2b>
 800a8dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8de:	4604      	mov	r4, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	f000 81d8 	beq.w	800ac96 <_dtoa_r+0xb56>
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	4601      	mov	r1, r0
 800a8ea:	4648      	mov	r0, r9
 800a8ec:	f000 fca4 	bl	800b238 <__pow5mult>
 800a8f0:	9b07      	ldr	r3, [sp, #28]
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	f300 809f 	bgt.w	800aa38 <_dtoa_r+0x8f8>
 800a8fa:	9b04      	ldr	r3, [sp, #16]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f040 8097 	bne.w	800aa30 <_dtoa_r+0x8f0>
 800a902:	9b05      	ldr	r3, [sp, #20]
 800a904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f040 8093 	bne.w	800aa34 <_dtoa_r+0x8f4>
 800a90e:	9b05      	ldr	r3, [sp, #20]
 800a910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a914:	0d1b      	lsrs	r3, r3, #20
 800a916:	051b      	lsls	r3, r3, #20
 800a918:	b133      	cbz	r3, 800a928 <_dtoa_r+0x7e8>
 800a91a:	9b00      	ldr	r3, [sp, #0]
 800a91c:	3301      	adds	r3, #1
 800a91e:	9300      	str	r3, [sp, #0]
 800a920:	9b06      	ldr	r3, [sp, #24]
 800a922:	3301      	adds	r3, #1
 800a924:	9306      	str	r3, [sp, #24]
 800a926:	2301      	movs	r3, #1
 800a928:	9308      	str	r3, [sp, #32]
 800a92a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	f000 81b8 	beq.w	800aca2 <_dtoa_r+0xb62>
 800a932:	6923      	ldr	r3, [r4, #16]
 800a934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a938:	6918      	ldr	r0, [r3, #16]
 800a93a:	f000 fb79 	bl	800b030 <__hi0bits>
 800a93e:	f1c0 0020 	rsb	r0, r0, #32
 800a942:	9b06      	ldr	r3, [sp, #24]
 800a944:	4418      	add	r0, r3
 800a946:	f010 001f 	ands.w	r0, r0, #31
 800a94a:	f000 8082 	beq.w	800aa52 <_dtoa_r+0x912>
 800a94e:	f1c0 0320 	rsb	r3, r0, #32
 800a952:	2b04      	cmp	r3, #4
 800a954:	dd73      	ble.n	800aa3e <_dtoa_r+0x8fe>
 800a956:	9b00      	ldr	r3, [sp, #0]
 800a958:	f1c0 001c 	rsb	r0, r0, #28
 800a95c:	4403      	add	r3, r0
 800a95e:	9300      	str	r3, [sp, #0]
 800a960:	9b06      	ldr	r3, [sp, #24]
 800a962:	4403      	add	r3, r0
 800a964:	4406      	add	r6, r0
 800a966:	9306      	str	r3, [sp, #24]
 800a968:	9b00      	ldr	r3, [sp, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	dd05      	ble.n	800a97a <_dtoa_r+0x83a>
 800a96e:	9902      	ldr	r1, [sp, #8]
 800a970:	461a      	mov	r2, r3
 800a972:	4648      	mov	r0, r9
 800a974:	f000 fcba 	bl	800b2ec <__lshift>
 800a978:	9002      	str	r0, [sp, #8]
 800a97a:	9b06      	ldr	r3, [sp, #24]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	dd05      	ble.n	800a98c <_dtoa_r+0x84c>
 800a980:	4621      	mov	r1, r4
 800a982:	461a      	mov	r2, r3
 800a984:	4648      	mov	r0, r9
 800a986:	f000 fcb1 	bl	800b2ec <__lshift>
 800a98a:	4604      	mov	r4, r0
 800a98c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d061      	beq.n	800aa56 <_dtoa_r+0x916>
 800a992:	9802      	ldr	r0, [sp, #8]
 800a994:	4621      	mov	r1, r4
 800a996:	f000 fd15 	bl	800b3c4 <__mcmp>
 800a99a:	2800      	cmp	r0, #0
 800a99c:	da5b      	bge.n	800aa56 <_dtoa_r+0x916>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	9902      	ldr	r1, [sp, #8]
 800a9a2:	220a      	movs	r2, #10
 800a9a4:	4648      	mov	r0, r9
 800a9a6:	f000 fafd 	bl	800afa4 <__multadd>
 800a9aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ac:	9002      	str	r0, [sp, #8]
 800a9ae:	f107 38ff 	add.w	r8, r7, #4294967295
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f000 8177 	beq.w	800aca6 <_dtoa_r+0xb66>
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	220a      	movs	r2, #10
 800a9be:	4648      	mov	r0, r9
 800a9c0:	f000 faf0 	bl	800afa4 <__multadd>
 800a9c4:	f1bb 0f00 	cmp.w	fp, #0
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	dc6f      	bgt.n	800aaac <_dtoa_r+0x96c>
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	dc49      	bgt.n	800aa66 <_dtoa_r+0x926>
 800a9d2:	e06b      	b.n	800aaac <_dtoa_r+0x96c>
 800a9d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a9d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a9da:	e73c      	b.n	800a856 <_dtoa_r+0x716>
 800a9dc:	3fe00000 	.word	0x3fe00000
 800a9e0:	40240000 	.word	0x40240000
 800a9e4:	9b03      	ldr	r3, [sp, #12]
 800a9e6:	1e5c      	subs	r4, r3, #1
 800a9e8:	9b08      	ldr	r3, [sp, #32]
 800a9ea:	42a3      	cmp	r3, r4
 800a9ec:	db09      	blt.n	800aa02 <_dtoa_r+0x8c2>
 800a9ee:	1b1c      	subs	r4, r3, r4
 800a9f0:	9b03      	ldr	r3, [sp, #12]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	f6bf af30 	bge.w	800a858 <_dtoa_r+0x718>
 800a9f8:	9b00      	ldr	r3, [sp, #0]
 800a9fa:	9a03      	ldr	r2, [sp, #12]
 800a9fc:	1a9e      	subs	r6, r3, r2
 800a9fe:	2300      	movs	r3, #0
 800aa00:	e72b      	b.n	800a85a <_dtoa_r+0x71a>
 800aa02:	9b08      	ldr	r3, [sp, #32]
 800aa04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa06:	9408      	str	r4, [sp, #32]
 800aa08:	1ae3      	subs	r3, r4, r3
 800aa0a:	441a      	add	r2, r3
 800aa0c:	9e00      	ldr	r6, [sp, #0]
 800aa0e:	9b03      	ldr	r3, [sp, #12]
 800aa10:	920d      	str	r2, [sp, #52]	@ 0x34
 800aa12:	2400      	movs	r4, #0
 800aa14:	e721      	b.n	800a85a <_dtoa_r+0x71a>
 800aa16:	9c08      	ldr	r4, [sp, #32]
 800aa18:	9e00      	ldr	r6, [sp, #0]
 800aa1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800aa1c:	e728      	b.n	800a870 <_dtoa_r+0x730>
 800aa1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800aa22:	e751      	b.n	800a8c8 <_dtoa_r+0x788>
 800aa24:	9a08      	ldr	r2, [sp, #32]
 800aa26:	9902      	ldr	r1, [sp, #8]
 800aa28:	e750      	b.n	800a8cc <_dtoa_r+0x78c>
 800aa2a:	f8cd 8008 	str.w	r8, [sp, #8]
 800aa2e:	e751      	b.n	800a8d4 <_dtoa_r+0x794>
 800aa30:	2300      	movs	r3, #0
 800aa32:	e779      	b.n	800a928 <_dtoa_r+0x7e8>
 800aa34:	9b04      	ldr	r3, [sp, #16]
 800aa36:	e777      	b.n	800a928 <_dtoa_r+0x7e8>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	9308      	str	r3, [sp, #32]
 800aa3c:	e779      	b.n	800a932 <_dtoa_r+0x7f2>
 800aa3e:	d093      	beq.n	800a968 <_dtoa_r+0x828>
 800aa40:	9a00      	ldr	r2, [sp, #0]
 800aa42:	331c      	adds	r3, #28
 800aa44:	441a      	add	r2, r3
 800aa46:	9200      	str	r2, [sp, #0]
 800aa48:	9a06      	ldr	r2, [sp, #24]
 800aa4a:	441a      	add	r2, r3
 800aa4c:	441e      	add	r6, r3
 800aa4e:	9206      	str	r2, [sp, #24]
 800aa50:	e78a      	b.n	800a968 <_dtoa_r+0x828>
 800aa52:	4603      	mov	r3, r0
 800aa54:	e7f4      	b.n	800aa40 <_dtoa_r+0x900>
 800aa56:	9b03      	ldr	r3, [sp, #12]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	46b8      	mov	r8, r7
 800aa5c:	dc20      	bgt.n	800aaa0 <_dtoa_r+0x960>
 800aa5e:	469b      	mov	fp, r3
 800aa60:	9b07      	ldr	r3, [sp, #28]
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	dd1e      	ble.n	800aaa4 <_dtoa_r+0x964>
 800aa66:	f1bb 0f00 	cmp.w	fp, #0
 800aa6a:	f47f adb1 	bne.w	800a5d0 <_dtoa_r+0x490>
 800aa6e:	4621      	mov	r1, r4
 800aa70:	465b      	mov	r3, fp
 800aa72:	2205      	movs	r2, #5
 800aa74:	4648      	mov	r0, r9
 800aa76:	f000 fa95 	bl	800afa4 <__multadd>
 800aa7a:	4601      	mov	r1, r0
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	9802      	ldr	r0, [sp, #8]
 800aa80:	f000 fca0 	bl	800b3c4 <__mcmp>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f77f ada3 	ble.w	800a5d0 <_dtoa_r+0x490>
 800aa8a:	4656      	mov	r6, sl
 800aa8c:	2331      	movs	r3, #49	@ 0x31
 800aa8e:	f806 3b01 	strb.w	r3, [r6], #1
 800aa92:	f108 0801 	add.w	r8, r8, #1
 800aa96:	e59f      	b.n	800a5d8 <_dtoa_r+0x498>
 800aa98:	9c03      	ldr	r4, [sp, #12]
 800aa9a:	46b8      	mov	r8, r7
 800aa9c:	4625      	mov	r5, r4
 800aa9e:	e7f4      	b.n	800aa8a <_dtoa_r+0x94a>
 800aaa0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aaa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f000 8101 	beq.w	800acae <_dtoa_r+0xb6e>
 800aaac:	2e00      	cmp	r6, #0
 800aaae:	dd05      	ble.n	800aabc <_dtoa_r+0x97c>
 800aab0:	4629      	mov	r1, r5
 800aab2:	4632      	mov	r2, r6
 800aab4:	4648      	mov	r0, r9
 800aab6:	f000 fc19 	bl	800b2ec <__lshift>
 800aaba:	4605      	mov	r5, r0
 800aabc:	9b08      	ldr	r3, [sp, #32]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d05c      	beq.n	800ab7c <_dtoa_r+0xa3c>
 800aac2:	6869      	ldr	r1, [r5, #4]
 800aac4:	4648      	mov	r0, r9
 800aac6:	f000 fa0b 	bl	800aee0 <_Balloc>
 800aaca:	4606      	mov	r6, r0
 800aacc:	b928      	cbnz	r0, 800aada <_dtoa_r+0x99a>
 800aace:	4b82      	ldr	r3, [pc, #520]	@ (800acd8 <_dtoa_r+0xb98>)
 800aad0:	4602      	mov	r2, r0
 800aad2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aad6:	f7ff bb4a 	b.w	800a16e <_dtoa_r+0x2e>
 800aada:	692a      	ldr	r2, [r5, #16]
 800aadc:	3202      	adds	r2, #2
 800aade:	0092      	lsls	r2, r2, #2
 800aae0:	f105 010c 	add.w	r1, r5, #12
 800aae4:	300c      	adds	r0, #12
 800aae6:	f001 f807 	bl	800baf8 <memcpy>
 800aaea:	2201      	movs	r2, #1
 800aaec:	4631      	mov	r1, r6
 800aaee:	4648      	mov	r0, r9
 800aaf0:	f000 fbfc 	bl	800b2ec <__lshift>
 800aaf4:	f10a 0301 	add.w	r3, sl, #1
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	eb0a 030b 	add.w	r3, sl, fp
 800aafe:	9308      	str	r3, [sp, #32]
 800ab00:	9b04      	ldr	r3, [sp, #16]
 800ab02:	f003 0301 	and.w	r3, r3, #1
 800ab06:	462f      	mov	r7, r5
 800ab08:	9306      	str	r3, [sp, #24]
 800ab0a:	4605      	mov	r5, r0
 800ab0c:	9b00      	ldr	r3, [sp, #0]
 800ab0e:	9802      	ldr	r0, [sp, #8]
 800ab10:	4621      	mov	r1, r4
 800ab12:	f103 3bff 	add.w	fp, r3, #4294967295
 800ab16:	f7ff fa88 	bl	800a02a <quorem>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	3330      	adds	r3, #48	@ 0x30
 800ab1e:	9003      	str	r0, [sp, #12]
 800ab20:	4639      	mov	r1, r7
 800ab22:	9802      	ldr	r0, [sp, #8]
 800ab24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab26:	f000 fc4d 	bl	800b3c4 <__mcmp>
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	9004      	str	r0, [sp, #16]
 800ab2e:	4621      	mov	r1, r4
 800ab30:	4648      	mov	r0, r9
 800ab32:	f000 fc63 	bl	800b3fc <__mdiff>
 800ab36:	68c2      	ldr	r2, [r0, #12]
 800ab38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab3a:	4606      	mov	r6, r0
 800ab3c:	bb02      	cbnz	r2, 800ab80 <_dtoa_r+0xa40>
 800ab3e:	4601      	mov	r1, r0
 800ab40:	9802      	ldr	r0, [sp, #8]
 800ab42:	f000 fc3f 	bl	800b3c4 <__mcmp>
 800ab46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab48:	4602      	mov	r2, r0
 800ab4a:	4631      	mov	r1, r6
 800ab4c:	4648      	mov	r0, r9
 800ab4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab52:	f000 fa05 	bl	800af60 <_Bfree>
 800ab56:	9b07      	ldr	r3, [sp, #28]
 800ab58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ab5a:	9e00      	ldr	r6, [sp, #0]
 800ab5c:	ea42 0103 	orr.w	r1, r2, r3
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	4319      	orrs	r1, r3
 800ab64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab66:	d10d      	bne.n	800ab84 <_dtoa_r+0xa44>
 800ab68:	2b39      	cmp	r3, #57	@ 0x39
 800ab6a:	d027      	beq.n	800abbc <_dtoa_r+0xa7c>
 800ab6c:	9a04      	ldr	r2, [sp, #16]
 800ab6e:	2a00      	cmp	r2, #0
 800ab70:	dd01      	ble.n	800ab76 <_dtoa_r+0xa36>
 800ab72:	9b03      	ldr	r3, [sp, #12]
 800ab74:	3331      	adds	r3, #49	@ 0x31
 800ab76:	f88b 3000 	strb.w	r3, [fp]
 800ab7a:	e52e      	b.n	800a5da <_dtoa_r+0x49a>
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	e7b9      	b.n	800aaf4 <_dtoa_r+0x9b4>
 800ab80:	2201      	movs	r2, #1
 800ab82:	e7e2      	b.n	800ab4a <_dtoa_r+0xa0a>
 800ab84:	9904      	ldr	r1, [sp, #16]
 800ab86:	2900      	cmp	r1, #0
 800ab88:	db04      	blt.n	800ab94 <_dtoa_r+0xa54>
 800ab8a:	9807      	ldr	r0, [sp, #28]
 800ab8c:	4301      	orrs	r1, r0
 800ab8e:	9806      	ldr	r0, [sp, #24]
 800ab90:	4301      	orrs	r1, r0
 800ab92:	d120      	bne.n	800abd6 <_dtoa_r+0xa96>
 800ab94:	2a00      	cmp	r2, #0
 800ab96:	ddee      	ble.n	800ab76 <_dtoa_r+0xa36>
 800ab98:	9902      	ldr	r1, [sp, #8]
 800ab9a:	9300      	str	r3, [sp, #0]
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	4648      	mov	r0, r9
 800aba0:	f000 fba4 	bl	800b2ec <__lshift>
 800aba4:	4621      	mov	r1, r4
 800aba6:	9002      	str	r0, [sp, #8]
 800aba8:	f000 fc0c 	bl	800b3c4 <__mcmp>
 800abac:	2800      	cmp	r0, #0
 800abae:	9b00      	ldr	r3, [sp, #0]
 800abb0:	dc02      	bgt.n	800abb8 <_dtoa_r+0xa78>
 800abb2:	d1e0      	bne.n	800ab76 <_dtoa_r+0xa36>
 800abb4:	07da      	lsls	r2, r3, #31
 800abb6:	d5de      	bpl.n	800ab76 <_dtoa_r+0xa36>
 800abb8:	2b39      	cmp	r3, #57	@ 0x39
 800abba:	d1da      	bne.n	800ab72 <_dtoa_r+0xa32>
 800abbc:	2339      	movs	r3, #57	@ 0x39
 800abbe:	f88b 3000 	strb.w	r3, [fp]
 800abc2:	4633      	mov	r3, r6
 800abc4:	461e      	mov	r6, r3
 800abc6:	3b01      	subs	r3, #1
 800abc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800abcc:	2a39      	cmp	r2, #57	@ 0x39
 800abce:	d04e      	beq.n	800ac6e <_dtoa_r+0xb2e>
 800abd0:	3201      	adds	r2, #1
 800abd2:	701a      	strb	r2, [r3, #0]
 800abd4:	e501      	b.n	800a5da <_dtoa_r+0x49a>
 800abd6:	2a00      	cmp	r2, #0
 800abd8:	dd03      	ble.n	800abe2 <_dtoa_r+0xaa2>
 800abda:	2b39      	cmp	r3, #57	@ 0x39
 800abdc:	d0ee      	beq.n	800abbc <_dtoa_r+0xa7c>
 800abde:	3301      	adds	r3, #1
 800abe0:	e7c9      	b.n	800ab76 <_dtoa_r+0xa36>
 800abe2:	9a00      	ldr	r2, [sp, #0]
 800abe4:	9908      	ldr	r1, [sp, #32]
 800abe6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800abea:	428a      	cmp	r2, r1
 800abec:	d028      	beq.n	800ac40 <_dtoa_r+0xb00>
 800abee:	9902      	ldr	r1, [sp, #8]
 800abf0:	2300      	movs	r3, #0
 800abf2:	220a      	movs	r2, #10
 800abf4:	4648      	mov	r0, r9
 800abf6:	f000 f9d5 	bl	800afa4 <__multadd>
 800abfa:	42af      	cmp	r7, r5
 800abfc:	9002      	str	r0, [sp, #8]
 800abfe:	f04f 0300 	mov.w	r3, #0
 800ac02:	f04f 020a 	mov.w	r2, #10
 800ac06:	4639      	mov	r1, r7
 800ac08:	4648      	mov	r0, r9
 800ac0a:	d107      	bne.n	800ac1c <_dtoa_r+0xadc>
 800ac0c:	f000 f9ca 	bl	800afa4 <__multadd>
 800ac10:	4607      	mov	r7, r0
 800ac12:	4605      	mov	r5, r0
 800ac14:	9b00      	ldr	r3, [sp, #0]
 800ac16:	3301      	adds	r3, #1
 800ac18:	9300      	str	r3, [sp, #0]
 800ac1a:	e777      	b.n	800ab0c <_dtoa_r+0x9cc>
 800ac1c:	f000 f9c2 	bl	800afa4 <__multadd>
 800ac20:	4629      	mov	r1, r5
 800ac22:	4607      	mov	r7, r0
 800ac24:	2300      	movs	r3, #0
 800ac26:	220a      	movs	r2, #10
 800ac28:	4648      	mov	r0, r9
 800ac2a:	f000 f9bb 	bl	800afa4 <__multadd>
 800ac2e:	4605      	mov	r5, r0
 800ac30:	e7f0      	b.n	800ac14 <_dtoa_r+0xad4>
 800ac32:	f1bb 0f00 	cmp.w	fp, #0
 800ac36:	bfcc      	ite	gt
 800ac38:	465e      	movgt	r6, fp
 800ac3a:	2601      	movle	r6, #1
 800ac3c:	4456      	add	r6, sl
 800ac3e:	2700      	movs	r7, #0
 800ac40:	9902      	ldr	r1, [sp, #8]
 800ac42:	9300      	str	r3, [sp, #0]
 800ac44:	2201      	movs	r2, #1
 800ac46:	4648      	mov	r0, r9
 800ac48:	f000 fb50 	bl	800b2ec <__lshift>
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	9002      	str	r0, [sp, #8]
 800ac50:	f000 fbb8 	bl	800b3c4 <__mcmp>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	dcb4      	bgt.n	800abc2 <_dtoa_r+0xa82>
 800ac58:	d102      	bne.n	800ac60 <_dtoa_r+0xb20>
 800ac5a:	9b00      	ldr	r3, [sp, #0]
 800ac5c:	07db      	lsls	r3, r3, #31
 800ac5e:	d4b0      	bmi.n	800abc2 <_dtoa_r+0xa82>
 800ac60:	4633      	mov	r3, r6
 800ac62:	461e      	mov	r6, r3
 800ac64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac68:	2a30      	cmp	r2, #48	@ 0x30
 800ac6a:	d0fa      	beq.n	800ac62 <_dtoa_r+0xb22>
 800ac6c:	e4b5      	b.n	800a5da <_dtoa_r+0x49a>
 800ac6e:	459a      	cmp	sl, r3
 800ac70:	d1a8      	bne.n	800abc4 <_dtoa_r+0xa84>
 800ac72:	2331      	movs	r3, #49	@ 0x31
 800ac74:	f108 0801 	add.w	r8, r8, #1
 800ac78:	f88a 3000 	strb.w	r3, [sl]
 800ac7c:	e4ad      	b.n	800a5da <_dtoa_r+0x49a>
 800ac7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800acdc <_dtoa_r+0xb9c>
 800ac84:	b11b      	cbz	r3, 800ac8e <_dtoa_r+0xb4e>
 800ac86:	f10a 0308 	add.w	r3, sl, #8
 800ac8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ac8c:	6013      	str	r3, [r2, #0]
 800ac8e:	4650      	mov	r0, sl
 800ac90:	b017      	add	sp, #92	@ 0x5c
 800ac92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac96:	9b07      	ldr	r3, [sp, #28]
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	f77f ae2e 	ble.w	800a8fa <_dtoa_r+0x7ba>
 800ac9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aca0:	9308      	str	r3, [sp, #32]
 800aca2:	2001      	movs	r0, #1
 800aca4:	e64d      	b.n	800a942 <_dtoa_r+0x802>
 800aca6:	f1bb 0f00 	cmp.w	fp, #0
 800acaa:	f77f aed9 	ble.w	800aa60 <_dtoa_r+0x920>
 800acae:	4656      	mov	r6, sl
 800acb0:	9802      	ldr	r0, [sp, #8]
 800acb2:	4621      	mov	r1, r4
 800acb4:	f7ff f9b9 	bl	800a02a <quorem>
 800acb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800acbc:	f806 3b01 	strb.w	r3, [r6], #1
 800acc0:	eba6 020a 	sub.w	r2, r6, sl
 800acc4:	4593      	cmp	fp, r2
 800acc6:	ddb4      	ble.n	800ac32 <_dtoa_r+0xaf2>
 800acc8:	9902      	ldr	r1, [sp, #8]
 800acca:	2300      	movs	r3, #0
 800accc:	220a      	movs	r2, #10
 800acce:	4648      	mov	r0, r9
 800acd0:	f000 f968 	bl	800afa4 <__multadd>
 800acd4:	9002      	str	r0, [sp, #8]
 800acd6:	e7eb      	b.n	800acb0 <_dtoa_r+0xb70>
 800acd8:	0800c134 	.word	0x0800c134
 800acdc:	0800c0b8 	.word	0x0800c0b8

0800ace0 <_free_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4605      	mov	r5, r0
 800ace4:	2900      	cmp	r1, #0
 800ace6:	d041      	beq.n	800ad6c <_free_r+0x8c>
 800ace8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acec:	1f0c      	subs	r4, r1, #4
 800acee:	2b00      	cmp	r3, #0
 800acf0:	bfb8      	it	lt
 800acf2:	18e4      	addlt	r4, r4, r3
 800acf4:	f000 f8e8 	bl	800aec8 <__malloc_lock>
 800acf8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad70 <_free_r+0x90>)
 800acfa:	6813      	ldr	r3, [r2, #0]
 800acfc:	b933      	cbnz	r3, 800ad0c <_free_r+0x2c>
 800acfe:	6063      	str	r3, [r4, #4]
 800ad00:	6014      	str	r4, [r2, #0]
 800ad02:	4628      	mov	r0, r5
 800ad04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad08:	f000 b8e4 	b.w	800aed4 <__malloc_unlock>
 800ad0c:	42a3      	cmp	r3, r4
 800ad0e:	d908      	bls.n	800ad22 <_free_r+0x42>
 800ad10:	6820      	ldr	r0, [r4, #0]
 800ad12:	1821      	adds	r1, r4, r0
 800ad14:	428b      	cmp	r3, r1
 800ad16:	bf01      	itttt	eq
 800ad18:	6819      	ldreq	r1, [r3, #0]
 800ad1a:	685b      	ldreq	r3, [r3, #4]
 800ad1c:	1809      	addeq	r1, r1, r0
 800ad1e:	6021      	streq	r1, [r4, #0]
 800ad20:	e7ed      	b.n	800acfe <_free_r+0x1e>
 800ad22:	461a      	mov	r2, r3
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	b10b      	cbz	r3, 800ad2c <_free_r+0x4c>
 800ad28:	42a3      	cmp	r3, r4
 800ad2a:	d9fa      	bls.n	800ad22 <_free_r+0x42>
 800ad2c:	6811      	ldr	r1, [r2, #0]
 800ad2e:	1850      	adds	r0, r2, r1
 800ad30:	42a0      	cmp	r0, r4
 800ad32:	d10b      	bne.n	800ad4c <_free_r+0x6c>
 800ad34:	6820      	ldr	r0, [r4, #0]
 800ad36:	4401      	add	r1, r0
 800ad38:	1850      	adds	r0, r2, r1
 800ad3a:	4283      	cmp	r3, r0
 800ad3c:	6011      	str	r1, [r2, #0]
 800ad3e:	d1e0      	bne.n	800ad02 <_free_r+0x22>
 800ad40:	6818      	ldr	r0, [r3, #0]
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	6053      	str	r3, [r2, #4]
 800ad46:	4408      	add	r0, r1
 800ad48:	6010      	str	r0, [r2, #0]
 800ad4a:	e7da      	b.n	800ad02 <_free_r+0x22>
 800ad4c:	d902      	bls.n	800ad54 <_free_r+0x74>
 800ad4e:	230c      	movs	r3, #12
 800ad50:	602b      	str	r3, [r5, #0]
 800ad52:	e7d6      	b.n	800ad02 <_free_r+0x22>
 800ad54:	6820      	ldr	r0, [r4, #0]
 800ad56:	1821      	adds	r1, r4, r0
 800ad58:	428b      	cmp	r3, r1
 800ad5a:	bf04      	itt	eq
 800ad5c:	6819      	ldreq	r1, [r3, #0]
 800ad5e:	685b      	ldreq	r3, [r3, #4]
 800ad60:	6063      	str	r3, [r4, #4]
 800ad62:	bf04      	itt	eq
 800ad64:	1809      	addeq	r1, r1, r0
 800ad66:	6021      	streq	r1, [r4, #0]
 800ad68:	6054      	str	r4, [r2, #4]
 800ad6a:	e7ca      	b.n	800ad02 <_free_r+0x22>
 800ad6c:	bd38      	pop	{r3, r4, r5, pc}
 800ad6e:	bf00      	nop
 800ad70:	2000071c 	.word	0x2000071c

0800ad74 <malloc>:
 800ad74:	4b02      	ldr	r3, [pc, #8]	@ (800ad80 <malloc+0xc>)
 800ad76:	4601      	mov	r1, r0
 800ad78:	6818      	ldr	r0, [r3, #0]
 800ad7a:	f000 b825 	b.w	800adc8 <_malloc_r>
 800ad7e:	bf00      	nop
 800ad80:	20000164 	.word	0x20000164

0800ad84 <sbrk_aligned>:
 800ad84:	b570      	push	{r4, r5, r6, lr}
 800ad86:	4e0f      	ldr	r6, [pc, #60]	@ (800adc4 <sbrk_aligned+0x40>)
 800ad88:	460c      	mov	r4, r1
 800ad8a:	6831      	ldr	r1, [r6, #0]
 800ad8c:	4605      	mov	r5, r0
 800ad8e:	b911      	cbnz	r1, 800ad96 <sbrk_aligned+0x12>
 800ad90:	f000 fea2 	bl	800bad8 <_sbrk_r>
 800ad94:	6030      	str	r0, [r6, #0]
 800ad96:	4621      	mov	r1, r4
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f000 fe9d 	bl	800bad8 <_sbrk_r>
 800ad9e:	1c43      	adds	r3, r0, #1
 800ada0:	d103      	bne.n	800adaa <sbrk_aligned+0x26>
 800ada2:	f04f 34ff 	mov.w	r4, #4294967295
 800ada6:	4620      	mov	r0, r4
 800ada8:	bd70      	pop	{r4, r5, r6, pc}
 800adaa:	1cc4      	adds	r4, r0, #3
 800adac:	f024 0403 	bic.w	r4, r4, #3
 800adb0:	42a0      	cmp	r0, r4
 800adb2:	d0f8      	beq.n	800ada6 <sbrk_aligned+0x22>
 800adb4:	1a21      	subs	r1, r4, r0
 800adb6:	4628      	mov	r0, r5
 800adb8:	f000 fe8e 	bl	800bad8 <_sbrk_r>
 800adbc:	3001      	adds	r0, #1
 800adbe:	d1f2      	bne.n	800ada6 <sbrk_aligned+0x22>
 800adc0:	e7ef      	b.n	800ada2 <sbrk_aligned+0x1e>
 800adc2:	bf00      	nop
 800adc4:	20000718 	.word	0x20000718

0800adc8 <_malloc_r>:
 800adc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adcc:	1ccd      	adds	r5, r1, #3
 800adce:	f025 0503 	bic.w	r5, r5, #3
 800add2:	3508      	adds	r5, #8
 800add4:	2d0c      	cmp	r5, #12
 800add6:	bf38      	it	cc
 800add8:	250c      	movcc	r5, #12
 800adda:	2d00      	cmp	r5, #0
 800addc:	4606      	mov	r6, r0
 800adde:	db01      	blt.n	800ade4 <_malloc_r+0x1c>
 800ade0:	42a9      	cmp	r1, r5
 800ade2:	d904      	bls.n	800adee <_malloc_r+0x26>
 800ade4:	230c      	movs	r3, #12
 800ade6:	6033      	str	r3, [r6, #0]
 800ade8:	2000      	movs	r0, #0
 800adea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aec4 <_malloc_r+0xfc>
 800adf2:	f000 f869 	bl	800aec8 <__malloc_lock>
 800adf6:	f8d8 3000 	ldr.w	r3, [r8]
 800adfa:	461c      	mov	r4, r3
 800adfc:	bb44      	cbnz	r4, 800ae50 <_malloc_r+0x88>
 800adfe:	4629      	mov	r1, r5
 800ae00:	4630      	mov	r0, r6
 800ae02:	f7ff ffbf 	bl	800ad84 <sbrk_aligned>
 800ae06:	1c43      	adds	r3, r0, #1
 800ae08:	4604      	mov	r4, r0
 800ae0a:	d158      	bne.n	800aebe <_malloc_r+0xf6>
 800ae0c:	f8d8 4000 	ldr.w	r4, [r8]
 800ae10:	4627      	mov	r7, r4
 800ae12:	2f00      	cmp	r7, #0
 800ae14:	d143      	bne.n	800ae9e <_malloc_r+0xd6>
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	d04b      	beq.n	800aeb2 <_malloc_r+0xea>
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	4630      	mov	r0, r6
 800ae20:	eb04 0903 	add.w	r9, r4, r3
 800ae24:	f000 fe58 	bl	800bad8 <_sbrk_r>
 800ae28:	4581      	cmp	r9, r0
 800ae2a:	d142      	bne.n	800aeb2 <_malloc_r+0xea>
 800ae2c:	6821      	ldr	r1, [r4, #0]
 800ae2e:	1a6d      	subs	r5, r5, r1
 800ae30:	4629      	mov	r1, r5
 800ae32:	4630      	mov	r0, r6
 800ae34:	f7ff ffa6 	bl	800ad84 <sbrk_aligned>
 800ae38:	3001      	adds	r0, #1
 800ae3a:	d03a      	beq.n	800aeb2 <_malloc_r+0xea>
 800ae3c:	6823      	ldr	r3, [r4, #0]
 800ae3e:	442b      	add	r3, r5
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	f8d8 3000 	ldr.w	r3, [r8]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	bb62      	cbnz	r2, 800aea4 <_malloc_r+0xdc>
 800ae4a:	f8c8 7000 	str.w	r7, [r8]
 800ae4e:	e00f      	b.n	800ae70 <_malloc_r+0xa8>
 800ae50:	6822      	ldr	r2, [r4, #0]
 800ae52:	1b52      	subs	r2, r2, r5
 800ae54:	d420      	bmi.n	800ae98 <_malloc_r+0xd0>
 800ae56:	2a0b      	cmp	r2, #11
 800ae58:	d917      	bls.n	800ae8a <_malloc_r+0xc2>
 800ae5a:	1961      	adds	r1, r4, r5
 800ae5c:	42a3      	cmp	r3, r4
 800ae5e:	6025      	str	r5, [r4, #0]
 800ae60:	bf18      	it	ne
 800ae62:	6059      	strne	r1, [r3, #4]
 800ae64:	6863      	ldr	r3, [r4, #4]
 800ae66:	bf08      	it	eq
 800ae68:	f8c8 1000 	streq.w	r1, [r8]
 800ae6c:	5162      	str	r2, [r4, r5]
 800ae6e:	604b      	str	r3, [r1, #4]
 800ae70:	4630      	mov	r0, r6
 800ae72:	f000 f82f 	bl	800aed4 <__malloc_unlock>
 800ae76:	f104 000b 	add.w	r0, r4, #11
 800ae7a:	1d23      	adds	r3, r4, #4
 800ae7c:	f020 0007 	bic.w	r0, r0, #7
 800ae80:	1ac2      	subs	r2, r0, r3
 800ae82:	bf1c      	itt	ne
 800ae84:	1a1b      	subne	r3, r3, r0
 800ae86:	50a3      	strne	r3, [r4, r2]
 800ae88:	e7af      	b.n	800adea <_malloc_r+0x22>
 800ae8a:	6862      	ldr	r2, [r4, #4]
 800ae8c:	42a3      	cmp	r3, r4
 800ae8e:	bf0c      	ite	eq
 800ae90:	f8c8 2000 	streq.w	r2, [r8]
 800ae94:	605a      	strne	r2, [r3, #4]
 800ae96:	e7eb      	b.n	800ae70 <_malloc_r+0xa8>
 800ae98:	4623      	mov	r3, r4
 800ae9a:	6864      	ldr	r4, [r4, #4]
 800ae9c:	e7ae      	b.n	800adfc <_malloc_r+0x34>
 800ae9e:	463c      	mov	r4, r7
 800aea0:	687f      	ldr	r7, [r7, #4]
 800aea2:	e7b6      	b.n	800ae12 <_malloc_r+0x4a>
 800aea4:	461a      	mov	r2, r3
 800aea6:	685b      	ldr	r3, [r3, #4]
 800aea8:	42a3      	cmp	r3, r4
 800aeaa:	d1fb      	bne.n	800aea4 <_malloc_r+0xdc>
 800aeac:	2300      	movs	r3, #0
 800aeae:	6053      	str	r3, [r2, #4]
 800aeb0:	e7de      	b.n	800ae70 <_malloc_r+0xa8>
 800aeb2:	230c      	movs	r3, #12
 800aeb4:	6033      	str	r3, [r6, #0]
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	f000 f80c 	bl	800aed4 <__malloc_unlock>
 800aebc:	e794      	b.n	800ade8 <_malloc_r+0x20>
 800aebe:	6005      	str	r5, [r0, #0]
 800aec0:	e7d6      	b.n	800ae70 <_malloc_r+0xa8>
 800aec2:	bf00      	nop
 800aec4:	2000071c 	.word	0x2000071c

0800aec8 <__malloc_lock>:
 800aec8:	4801      	ldr	r0, [pc, #4]	@ (800aed0 <__malloc_lock+0x8>)
 800aeca:	f7ff b8ac 	b.w	800a026 <__retarget_lock_acquire_recursive>
 800aece:	bf00      	nop
 800aed0:	20000714 	.word	0x20000714

0800aed4 <__malloc_unlock>:
 800aed4:	4801      	ldr	r0, [pc, #4]	@ (800aedc <__malloc_unlock+0x8>)
 800aed6:	f7ff b8a7 	b.w	800a028 <__retarget_lock_release_recursive>
 800aeda:	bf00      	nop
 800aedc:	20000714 	.word	0x20000714

0800aee0 <_Balloc>:
 800aee0:	b570      	push	{r4, r5, r6, lr}
 800aee2:	69c6      	ldr	r6, [r0, #28]
 800aee4:	4604      	mov	r4, r0
 800aee6:	460d      	mov	r5, r1
 800aee8:	b976      	cbnz	r6, 800af08 <_Balloc+0x28>
 800aeea:	2010      	movs	r0, #16
 800aeec:	f7ff ff42 	bl	800ad74 <malloc>
 800aef0:	4602      	mov	r2, r0
 800aef2:	61e0      	str	r0, [r4, #28]
 800aef4:	b920      	cbnz	r0, 800af00 <_Balloc+0x20>
 800aef6:	4b18      	ldr	r3, [pc, #96]	@ (800af58 <_Balloc+0x78>)
 800aef8:	4818      	ldr	r0, [pc, #96]	@ (800af5c <_Balloc+0x7c>)
 800aefa:	216b      	movs	r1, #107	@ 0x6b
 800aefc:	f000 fe0a 	bl	800bb14 <__assert_func>
 800af00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af04:	6006      	str	r6, [r0, #0]
 800af06:	60c6      	str	r6, [r0, #12]
 800af08:	69e6      	ldr	r6, [r4, #28]
 800af0a:	68f3      	ldr	r3, [r6, #12]
 800af0c:	b183      	cbz	r3, 800af30 <_Balloc+0x50>
 800af0e:	69e3      	ldr	r3, [r4, #28]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af16:	b9b8      	cbnz	r0, 800af48 <_Balloc+0x68>
 800af18:	2101      	movs	r1, #1
 800af1a:	fa01 f605 	lsl.w	r6, r1, r5
 800af1e:	1d72      	adds	r2, r6, #5
 800af20:	0092      	lsls	r2, r2, #2
 800af22:	4620      	mov	r0, r4
 800af24:	f000 fe14 	bl	800bb50 <_calloc_r>
 800af28:	b160      	cbz	r0, 800af44 <_Balloc+0x64>
 800af2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af2e:	e00e      	b.n	800af4e <_Balloc+0x6e>
 800af30:	2221      	movs	r2, #33	@ 0x21
 800af32:	2104      	movs	r1, #4
 800af34:	4620      	mov	r0, r4
 800af36:	f000 fe0b 	bl	800bb50 <_calloc_r>
 800af3a:	69e3      	ldr	r3, [r4, #28]
 800af3c:	60f0      	str	r0, [r6, #12]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d1e4      	bne.n	800af0e <_Balloc+0x2e>
 800af44:	2000      	movs	r0, #0
 800af46:	bd70      	pop	{r4, r5, r6, pc}
 800af48:	6802      	ldr	r2, [r0, #0]
 800af4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af4e:	2300      	movs	r3, #0
 800af50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af54:	e7f7      	b.n	800af46 <_Balloc+0x66>
 800af56:	bf00      	nop
 800af58:	0800c0c5 	.word	0x0800c0c5
 800af5c:	0800c145 	.word	0x0800c145

0800af60 <_Bfree>:
 800af60:	b570      	push	{r4, r5, r6, lr}
 800af62:	69c6      	ldr	r6, [r0, #28]
 800af64:	4605      	mov	r5, r0
 800af66:	460c      	mov	r4, r1
 800af68:	b976      	cbnz	r6, 800af88 <_Bfree+0x28>
 800af6a:	2010      	movs	r0, #16
 800af6c:	f7ff ff02 	bl	800ad74 <malloc>
 800af70:	4602      	mov	r2, r0
 800af72:	61e8      	str	r0, [r5, #28]
 800af74:	b920      	cbnz	r0, 800af80 <_Bfree+0x20>
 800af76:	4b09      	ldr	r3, [pc, #36]	@ (800af9c <_Bfree+0x3c>)
 800af78:	4809      	ldr	r0, [pc, #36]	@ (800afa0 <_Bfree+0x40>)
 800af7a:	218f      	movs	r1, #143	@ 0x8f
 800af7c:	f000 fdca 	bl	800bb14 <__assert_func>
 800af80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af84:	6006      	str	r6, [r0, #0]
 800af86:	60c6      	str	r6, [r0, #12]
 800af88:	b13c      	cbz	r4, 800af9a <_Bfree+0x3a>
 800af8a:	69eb      	ldr	r3, [r5, #28]
 800af8c:	6862      	ldr	r2, [r4, #4]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af94:	6021      	str	r1, [r4, #0]
 800af96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af9a:	bd70      	pop	{r4, r5, r6, pc}
 800af9c:	0800c0c5 	.word	0x0800c0c5
 800afa0:	0800c145 	.word	0x0800c145

0800afa4 <__multadd>:
 800afa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afa8:	690d      	ldr	r5, [r1, #16]
 800afaa:	4607      	mov	r7, r0
 800afac:	460c      	mov	r4, r1
 800afae:	461e      	mov	r6, r3
 800afb0:	f101 0c14 	add.w	ip, r1, #20
 800afb4:	2000      	movs	r0, #0
 800afb6:	f8dc 3000 	ldr.w	r3, [ip]
 800afba:	b299      	uxth	r1, r3
 800afbc:	fb02 6101 	mla	r1, r2, r1, r6
 800afc0:	0c1e      	lsrs	r6, r3, #16
 800afc2:	0c0b      	lsrs	r3, r1, #16
 800afc4:	fb02 3306 	mla	r3, r2, r6, r3
 800afc8:	b289      	uxth	r1, r1
 800afca:	3001      	adds	r0, #1
 800afcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800afd0:	4285      	cmp	r5, r0
 800afd2:	f84c 1b04 	str.w	r1, [ip], #4
 800afd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800afda:	dcec      	bgt.n	800afb6 <__multadd+0x12>
 800afdc:	b30e      	cbz	r6, 800b022 <__multadd+0x7e>
 800afde:	68a3      	ldr	r3, [r4, #8]
 800afe0:	42ab      	cmp	r3, r5
 800afe2:	dc19      	bgt.n	800b018 <__multadd+0x74>
 800afe4:	6861      	ldr	r1, [r4, #4]
 800afe6:	4638      	mov	r0, r7
 800afe8:	3101      	adds	r1, #1
 800afea:	f7ff ff79 	bl	800aee0 <_Balloc>
 800afee:	4680      	mov	r8, r0
 800aff0:	b928      	cbnz	r0, 800affe <__multadd+0x5a>
 800aff2:	4602      	mov	r2, r0
 800aff4:	4b0c      	ldr	r3, [pc, #48]	@ (800b028 <__multadd+0x84>)
 800aff6:	480d      	ldr	r0, [pc, #52]	@ (800b02c <__multadd+0x88>)
 800aff8:	21ba      	movs	r1, #186	@ 0xba
 800affa:	f000 fd8b 	bl	800bb14 <__assert_func>
 800affe:	6922      	ldr	r2, [r4, #16]
 800b000:	3202      	adds	r2, #2
 800b002:	f104 010c 	add.w	r1, r4, #12
 800b006:	0092      	lsls	r2, r2, #2
 800b008:	300c      	adds	r0, #12
 800b00a:	f000 fd75 	bl	800baf8 <memcpy>
 800b00e:	4621      	mov	r1, r4
 800b010:	4638      	mov	r0, r7
 800b012:	f7ff ffa5 	bl	800af60 <_Bfree>
 800b016:	4644      	mov	r4, r8
 800b018:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b01c:	3501      	adds	r5, #1
 800b01e:	615e      	str	r6, [r3, #20]
 800b020:	6125      	str	r5, [r4, #16]
 800b022:	4620      	mov	r0, r4
 800b024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b028:	0800c134 	.word	0x0800c134
 800b02c:	0800c145 	.word	0x0800c145

0800b030 <__hi0bits>:
 800b030:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b034:	4603      	mov	r3, r0
 800b036:	bf36      	itet	cc
 800b038:	0403      	lslcc	r3, r0, #16
 800b03a:	2000      	movcs	r0, #0
 800b03c:	2010      	movcc	r0, #16
 800b03e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b042:	bf3c      	itt	cc
 800b044:	021b      	lslcc	r3, r3, #8
 800b046:	3008      	addcc	r0, #8
 800b048:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b04c:	bf3c      	itt	cc
 800b04e:	011b      	lslcc	r3, r3, #4
 800b050:	3004      	addcc	r0, #4
 800b052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b056:	bf3c      	itt	cc
 800b058:	009b      	lslcc	r3, r3, #2
 800b05a:	3002      	addcc	r0, #2
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	db05      	blt.n	800b06c <__hi0bits+0x3c>
 800b060:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b064:	f100 0001 	add.w	r0, r0, #1
 800b068:	bf08      	it	eq
 800b06a:	2020      	moveq	r0, #32
 800b06c:	4770      	bx	lr

0800b06e <__lo0bits>:
 800b06e:	6803      	ldr	r3, [r0, #0]
 800b070:	4602      	mov	r2, r0
 800b072:	f013 0007 	ands.w	r0, r3, #7
 800b076:	d00b      	beq.n	800b090 <__lo0bits+0x22>
 800b078:	07d9      	lsls	r1, r3, #31
 800b07a:	d421      	bmi.n	800b0c0 <__lo0bits+0x52>
 800b07c:	0798      	lsls	r0, r3, #30
 800b07e:	bf49      	itett	mi
 800b080:	085b      	lsrmi	r3, r3, #1
 800b082:	089b      	lsrpl	r3, r3, #2
 800b084:	2001      	movmi	r0, #1
 800b086:	6013      	strmi	r3, [r2, #0]
 800b088:	bf5c      	itt	pl
 800b08a:	6013      	strpl	r3, [r2, #0]
 800b08c:	2002      	movpl	r0, #2
 800b08e:	4770      	bx	lr
 800b090:	b299      	uxth	r1, r3
 800b092:	b909      	cbnz	r1, 800b098 <__lo0bits+0x2a>
 800b094:	0c1b      	lsrs	r3, r3, #16
 800b096:	2010      	movs	r0, #16
 800b098:	b2d9      	uxtb	r1, r3
 800b09a:	b909      	cbnz	r1, 800b0a0 <__lo0bits+0x32>
 800b09c:	3008      	adds	r0, #8
 800b09e:	0a1b      	lsrs	r3, r3, #8
 800b0a0:	0719      	lsls	r1, r3, #28
 800b0a2:	bf04      	itt	eq
 800b0a4:	091b      	lsreq	r3, r3, #4
 800b0a6:	3004      	addeq	r0, #4
 800b0a8:	0799      	lsls	r1, r3, #30
 800b0aa:	bf04      	itt	eq
 800b0ac:	089b      	lsreq	r3, r3, #2
 800b0ae:	3002      	addeq	r0, #2
 800b0b0:	07d9      	lsls	r1, r3, #31
 800b0b2:	d403      	bmi.n	800b0bc <__lo0bits+0x4e>
 800b0b4:	085b      	lsrs	r3, r3, #1
 800b0b6:	f100 0001 	add.w	r0, r0, #1
 800b0ba:	d003      	beq.n	800b0c4 <__lo0bits+0x56>
 800b0bc:	6013      	str	r3, [r2, #0]
 800b0be:	4770      	bx	lr
 800b0c0:	2000      	movs	r0, #0
 800b0c2:	4770      	bx	lr
 800b0c4:	2020      	movs	r0, #32
 800b0c6:	4770      	bx	lr

0800b0c8 <__i2b>:
 800b0c8:	b510      	push	{r4, lr}
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	2101      	movs	r1, #1
 800b0ce:	f7ff ff07 	bl	800aee0 <_Balloc>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	b928      	cbnz	r0, 800b0e2 <__i2b+0x1a>
 800b0d6:	4b05      	ldr	r3, [pc, #20]	@ (800b0ec <__i2b+0x24>)
 800b0d8:	4805      	ldr	r0, [pc, #20]	@ (800b0f0 <__i2b+0x28>)
 800b0da:	f240 1145 	movw	r1, #325	@ 0x145
 800b0de:	f000 fd19 	bl	800bb14 <__assert_func>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	6144      	str	r4, [r0, #20]
 800b0e6:	6103      	str	r3, [r0, #16]
 800b0e8:	bd10      	pop	{r4, pc}
 800b0ea:	bf00      	nop
 800b0ec:	0800c134 	.word	0x0800c134
 800b0f0:	0800c145 	.word	0x0800c145

0800b0f4 <__multiply>:
 800b0f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0f8:	4617      	mov	r7, r2
 800b0fa:	690a      	ldr	r2, [r1, #16]
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	429a      	cmp	r2, r3
 800b100:	bfa8      	it	ge
 800b102:	463b      	movge	r3, r7
 800b104:	4689      	mov	r9, r1
 800b106:	bfa4      	itt	ge
 800b108:	460f      	movge	r7, r1
 800b10a:	4699      	movge	r9, r3
 800b10c:	693d      	ldr	r5, [r7, #16]
 800b10e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	6879      	ldr	r1, [r7, #4]
 800b116:	eb05 060a 	add.w	r6, r5, sl
 800b11a:	42b3      	cmp	r3, r6
 800b11c:	b085      	sub	sp, #20
 800b11e:	bfb8      	it	lt
 800b120:	3101      	addlt	r1, #1
 800b122:	f7ff fedd 	bl	800aee0 <_Balloc>
 800b126:	b930      	cbnz	r0, 800b136 <__multiply+0x42>
 800b128:	4602      	mov	r2, r0
 800b12a:	4b41      	ldr	r3, [pc, #260]	@ (800b230 <__multiply+0x13c>)
 800b12c:	4841      	ldr	r0, [pc, #260]	@ (800b234 <__multiply+0x140>)
 800b12e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b132:	f000 fcef 	bl	800bb14 <__assert_func>
 800b136:	f100 0414 	add.w	r4, r0, #20
 800b13a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b13e:	4623      	mov	r3, r4
 800b140:	2200      	movs	r2, #0
 800b142:	4573      	cmp	r3, lr
 800b144:	d320      	bcc.n	800b188 <__multiply+0x94>
 800b146:	f107 0814 	add.w	r8, r7, #20
 800b14a:	f109 0114 	add.w	r1, r9, #20
 800b14e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b152:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b156:	9302      	str	r3, [sp, #8]
 800b158:	1beb      	subs	r3, r5, r7
 800b15a:	3b15      	subs	r3, #21
 800b15c:	f023 0303 	bic.w	r3, r3, #3
 800b160:	3304      	adds	r3, #4
 800b162:	3715      	adds	r7, #21
 800b164:	42bd      	cmp	r5, r7
 800b166:	bf38      	it	cc
 800b168:	2304      	movcc	r3, #4
 800b16a:	9301      	str	r3, [sp, #4]
 800b16c:	9b02      	ldr	r3, [sp, #8]
 800b16e:	9103      	str	r1, [sp, #12]
 800b170:	428b      	cmp	r3, r1
 800b172:	d80c      	bhi.n	800b18e <__multiply+0x9a>
 800b174:	2e00      	cmp	r6, #0
 800b176:	dd03      	ble.n	800b180 <__multiply+0x8c>
 800b178:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d055      	beq.n	800b22c <__multiply+0x138>
 800b180:	6106      	str	r6, [r0, #16]
 800b182:	b005      	add	sp, #20
 800b184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b188:	f843 2b04 	str.w	r2, [r3], #4
 800b18c:	e7d9      	b.n	800b142 <__multiply+0x4e>
 800b18e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b192:	f1ba 0f00 	cmp.w	sl, #0
 800b196:	d01f      	beq.n	800b1d8 <__multiply+0xe4>
 800b198:	46c4      	mov	ip, r8
 800b19a:	46a1      	mov	r9, r4
 800b19c:	2700      	movs	r7, #0
 800b19e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b1a2:	f8d9 3000 	ldr.w	r3, [r9]
 800b1a6:	fa1f fb82 	uxth.w	fp, r2
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	fb0a 330b 	mla	r3, sl, fp, r3
 800b1b0:	443b      	add	r3, r7
 800b1b2:	f8d9 7000 	ldr.w	r7, [r9]
 800b1b6:	0c12      	lsrs	r2, r2, #16
 800b1b8:	0c3f      	lsrs	r7, r7, #16
 800b1ba:	fb0a 7202 	mla	r2, sl, r2, r7
 800b1be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b1c2:	b29b      	uxth	r3, r3
 800b1c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1c8:	4565      	cmp	r5, ip
 800b1ca:	f849 3b04 	str.w	r3, [r9], #4
 800b1ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b1d2:	d8e4      	bhi.n	800b19e <__multiply+0xaa>
 800b1d4:	9b01      	ldr	r3, [sp, #4]
 800b1d6:	50e7      	str	r7, [r4, r3]
 800b1d8:	9b03      	ldr	r3, [sp, #12]
 800b1da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b1de:	3104      	adds	r1, #4
 800b1e0:	f1b9 0f00 	cmp.w	r9, #0
 800b1e4:	d020      	beq.n	800b228 <__multiply+0x134>
 800b1e6:	6823      	ldr	r3, [r4, #0]
 800b1e8:	4647      	mov	r7, r8
 800b1ea:	46a4      	mov	ip, r4
 800b1ec:	f04f 0a00 	mov.w	sl, #0
 800b1f0:	f8b7 b000 	ldrh.w	fp, [r7]
 800b1f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b1f8:	fb09 220b 	mla	r2, r9, fp, r2
 800b1fc:	4452      	add	r2, sl
 800b1fe:	b29b      	uxth	r3, r3
 800b200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b204:	f84c 3b04 	str.w	r3, [ip], #4
 800b208:	f857 3b04 	ldr.w	r3, [r7], #4
 800b20c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b210:	f8bc 3000 	ldrh.w	r3, [ip]
 800b214:	fb09 330a 	mla	r3, r9, sl, r3
 800b218:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b21c:	42bd      	cmp	r5, r7
 800b21e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b222:	d8e5      	bhi.n	800b1f0 <__multiply+0xfc>
 800b224:	9a01      	ldr	r2, [sp, #4]
 800b226:	50a3      	str	r3, [r4, r2]
 800b228:	3404      	adds	r4, #4
 800b22a:	e79f      	b.n	800b16c <__multiply+0x78>
 800b22c:	3e01      	subs	r6, #1
 800b22e:	e7a1      	b.n	800b174 <__multiply+0x80>
 800b230:	0800c134 	.word	0x0800c134
 800b234:	0800c145 	.word	0x0800c145

0800b238 <__pow5mult>:
 800b238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b23c:	4615      	mov	r5, r2
 800b23e:	f012 0203 	ands.w	r2, r2, #3
 800b242:	4607      	mov	r7, r0
 800b244:	460e      	mov	r6, r1
 800b246:	d007      	beq.n	800b258 <__pow5mult+0x20>
 800b248:	4c25      	ldr	r4, [pc, #148]	@ (800b2e0 <__pow5mult+0xa8>)
 800b24a:	3a01      	subs	r2, #1
 800b24c:	2300      	movs	r3, #0
 800b24e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b252:	f7ff fea7 	bl	800afa4 <__multadd>
 800b256:	4606      	mov	r6, r0
 800b258:	10ad      	asrs	r5, r5, #2
 800b25a:	d03d      	beq.n	800b2d8 <__pow5mult+0xa0>
 800b25c:	69fc      	ldr	r4, [r7, #28]
 800b25e:	b97c      	cbnz	r4, 800b280 <__pow5mult+0x48>
 800b260:	2010      	movs	r0, #16
 800b262:	f7ff fd87 	bl	800ad74 <malloc>
 800b266:	4602      	mov	r2, r0
 800b268:	61f8      	str	r0, [r7, #28]
 800b26a:	b928      	cbnz	r0, 800b278 <__pow5mult+0x40>
 800b26c:	4b1d      	ldr	r3, [pc, #116]	@ (800b2e4 <__pow5mult+0xac>)
 800b26e:	481e      	ldr	r0, [pc, #120]	@ (800b2e8 <__pow5mult+0xb0>)
 800b270:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b274:	f000 fc4e 	bl	800bb14 <__assert_func>
 800b278:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b27c:	6004      	str	r4, [r0, #0]
 800b27e:	60c4      	str	r4, [r0, #12]
 800b280:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b284:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b288:	b94c      	cbnz	r4, 800b29e <__pow5mult+0x66>
 800b28a:	f240 2171 	movw	r1, #625	@ 0x271
 800b28e:	4638      	mov	r0, r7
 800b290:	f7ff ff1a 	bl	800b0c8 <__i2b>
 800b294:	2300      	movs	r3, #0
 800b296:	f8c8 0008 	str.w	r0, [r8, #8]
 800b29a:	4604      	mov	r4, r0
 800b29c:	6003      	str	r3, [r0, #0]
 800b29e:	f04f 0900 	mov.w	r9, #0
 800b2a2:	07eb      	lsls	r3, r5, #31
 800b2a4:	d50a      	bpl.n	800b2bc <__pow5mult+0x84>
 800b2a6:	4631      	mov	r1, r6
 800b2a8:	4622      	mov	r2, r4
 800b2aa:	4638      	mov	r0, r7
 800b2ac:	f7ff ff22 	bl	800b0f4 <__multiply>
 800b2b0:	4631      	mov	r1, r6
 800b2b2:	4680      	mov	r8, r0
 800b2b4:	4638      	mov	r0, r7
 800b2b6:	f7ff fe53 	bl	800af60 <_Bfree>
 800b2ba:	4646      	mov	r6, r8
 800b2bc:	106d      	asrs	r5, r5, #1
 800b2be:	d00b      	beq.n	800b2d8 <__pow5mult+0xa0>
 800b2c0:	6820      	ldr	r0, [r4, #0]
 800b2c2:	b938      	cbnz	r0, 800b2d4 <__pow5mult+0x9c>
 800b2c4:	4622      	mov	r2, r4
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	4638      	mov	r0, r7
 800b2ca:	f7ff ff13 	bl	800b0f4 <__multiply>
 800b2ce:	6020      	str	r0, [r4, #0]
 800b2d0:	f8c0 9000 	str.w	r9, [r0]
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	e7e4      	b.n	800b2a2 <__pow5mult+0x6a>
 800b2d8:	4630      	mov	r0, r6
 800b2da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2de:	bf00      	nop
 800b2e0:	0800c1f8 	.word	0x0800c1f8
 800b2e4:	0800c0c5 	.word	0x0800c0c5
 800b2e8:	0800c145 	.word	0x0800c145

0800b2ec <__lshift>:
 800b2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	460c      	mov	r4, r1
 800b2f2:	6849      	ldr	r1, [r1, #4]
 800b2f4:	6923      	ldr	r3, [r4, #16]
 800b2f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2fa:	68a3      	ldr	r3, [r4, #8]
 800b2fc:	4607      	mov	r7, r0
 800b2fe:	4691      	mov	r9, r2
 800b300:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b304:	f108 0601 	add.w	r6, r8, #1
 800b308:	42b3      	cmp	r3, r6
 800b30a:	db0b      	blt.n	800b324 <__lshift+0x38>
 800b30c:	4638      	mov	r0, r7
 800b30e:	f7ff fde7 	bl	800aee0 <_Balloc>
 800b312:	4605      	mov	r5, r0
 800b314:	b948      	cbnz	r0, 800b32a <__lshift+0x3e>
 800b316:	4602      	mov	r2, r0
 800b318:	4b28      	ldr	r3, [pc, #160]	@ (800b3bc <__lshift+0xd0>)
 800b31a:	4829      	ldr	r0, [pc, #164]	@ (800b3c0 <__lshift+0xd4>)
 800b31c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b320:	f000 fbf8 	bl	800bb14 <__assert_func>
 800b324:	3101      	adds	r1, #1
 800b326:	005b      	lsls	r3, r3, #1
 800b328:	e7ee      	b.n	800b308 <__lshift+0x1c>
 800b32a:	2300      	movs	r3, #0
 800b32c:	f100 0114 	add.w	r1, r0, #20
 800b330:	f100 0210 	add.w	r2, r0, #16
 800b334:	4618      	mov	r0, r3
 800b336:	4553      	cmp	r3, sl
 800b338:	db33      	blt.n	800b3a2 <__lshift+0xb6>
 800b33a:	6920      	ldr	r0, [r4, #16]
 800b33c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b340:	f104 0314 	add.w	r3, r4, #20
 800b344:	f019 091f 	ands.w	r9, r9, #31
 800b348:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b34c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b350:	d02b      	beq.n	800b3aa <__lshift+0xbe>
 800b352:	f1c9 0e20 	rsb	lr, r9, #32
 800b356:	468a      	mov	sl, r1
 800b358:	2200      	movs	r2, #0
 800b35a:	6818      	ldr	r0, [r3, #0]
 800b35c:	fa00 f009 	lsl.w	r0, r0, r9
 800b360:	4310      	orrs	r0, r2
 800b362:	f84a 0b04 	str.w	r0, [sl], #4
 800b366:	f853 2b04 	ldr.w	r2, [r3], #4
 800b36a:	459c      	cmp	ip, r3
 800b36c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b370:	d8f3      	bhi.n	800b35a <__lshift+0x6e>
 800b372:	ebac 0304 	sub.w	r3, ip, r4
 800b376:	3b15      	subs	r3, #21
 800b378:	f023 0303 	bic.w	r3, r3, #3
 800b37c:	3304      	adds	r3, #4
 800b37e:	f104 0015 	add.w	r0, r4, #21
 800b382:	4560      	cmp	r0, ip
 800b384:	bf88      	it	hi
 800b386:	2304      	movhi	r3, #4
 800b388:	50ca      	str	r2, [r1, r3]
 800b38a:	b10a      	cbz	r2, 800b390 <__lshift+0xa4>
 800b38c:	f108 0602 	add.w	r6, r8, #2
 800b390:	3e01      	subs	r6, #1
 800b392:	4638      	mov	r0, r7
 800b394:	612e      	str	r6, [r5, #16]
 800b396:	4621      	mov	r1, r4
 800b398:	f7ff fde2 	bl	800af60 <_Bfree>
 800b39c:	4628      	mov	r0, r5
 800b39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3a2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	e7c5      	b.n	800b336 <__lshift+0x4a>
 800b3aa:	3904      	subs	r1, #4
 800b3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3b0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3b4:	459c      	cmp	ip, r3
 800b3b6:	d8f9      	bhi.n	800b3ac <__lshift+0xc0>
 800b3b8:	e7ea      	b.n	800b390 <__lshift+0xa4>
 800b3ba:	bf00      	nop
 800b3bc:	0800c134 	.word	0x0800c134
 800b3c0:	0800c145 	.word	0x0800c145

0800b3c4 <__mcmp>:
 800b3c4:	690a      	ldr	r2, [r1, #16]
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	6900      	ldr	r0, [r0, #16]
 800b3ca:	1a80      	subs	r0, r0, r2
 800b3cc:	b530      	push	{r4, r5, lr}
 800b3ce:	d10e      	bne.n	800b3ee <__mcmp+0x2a>
 800b3d0:	3314      	adds	r3, #20
 800b3d2:	3114      	adds	r1, #20
 800b3d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b3d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b3dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b3e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b3e4:	4295      	cmp	r5, r2
 800b3e6:	d003      	beq.n	800b3f0 <__mcmp+0x2c>
 800b3e8:	d205      	bcs.n	800b3f6 <__mcmp+0x32>
 800b3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ee:	bd30      	pop	{r4, r5, pc}
 800b3f0:	42a3      	cmp	r3, r4
 800b3f2:	d3f3      	bcc.n	800b3dc <__mcmp+0x18>
 800b3f4:	e7fb      	b.n	800b3ee <__mcmp+0x2a>
 800b3f6:	2001      	movs	r0, #1
 800b3f8:	e7f9      	b.n	800b3ee <__mcmp+0x2a>
	...

0800b3fc <__mdiff>:
 800b3fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b400:	4689      	mov	r9, r1
 800b402:	4606      	mov	r6, r0
 800b404:	4611      	mov	r1, r2
 800b406:	4648      	mov	r0, r9
 800b408:	4614      	mov	r4, r2
 800b40a:	f7ff ffdb 	bl	800b3c4 <__mcmp>
 800b40e:	1e05      	subs	r5, r0, #0
 800b410:	d112      	bne.n	800b438 <__mdiff+0x3c>
 800b412:	4629      	mov	r1, r5
 800b414:	4630      	mov	r0, r6
 800b416:	f7ff fd63 	bl	800aee0 <_Balloc>
 800b41a:	4602      	mov	r2, r0
 800b41c:	b928      	cbnz	r0, 800b42a <__mdiff+0x2e>
 800b41e:	4b3f      	ldr	r3, [pc, #252]	@ (800b51c <__mdiff+0x120>)
 800b420:	f240 2137 	movw	r1, #567	@ 0x237
 800b424:	483e      	ldr	r0, [pc, #248]	@ (800b520 <__mdiff+0x124>)
 800b426:	f000 fb75 	bl	800bb14 <__assert_func>
 800b42a:	2301      	movs	r3, #1
 800b42c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b430:	4610      	mov	r0, r2
 800b432:	b003      	add	sp, #12
 800b434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b438:	bfbc      	itt	lt
 800b43a:	464b      	movlt	r3, r9
 800b43c:	46a1      	movlt	r9, r4
 800b43e:	4630      	mov	r0, r6
 800b440:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b444:	bfba      	itte	lt
 800b446:	461c      	movlt	r4, r3
 800b448:	2501      	movlt	r5, #1
 800b44a:	2500      	movge	r5, #0
 800b44c:	f7ff fd48 	bl	800aee0 <_Balloc>
 800b450:	4602      	mov	r2, r0
 800b452:	b918      	cbnz	r0, 800b45c <__mdiff+0x60>
 800b454:	4b31      	ldr	r3, [pc, #196]	@ (800b51c <__mdiff+0x120>)
 800b456:	f240 2145 	movw	r1, #581	@ 0x245
 800b45a:	e7e3      	b.n	800b424 <__mdiff+0x28>
 800b45c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b460:	6926      	ldr	r6, [r4, #16]
 800b462:	60c5      	str	r5, [r0, #12]
 800b464:	f109 0310 	add.w	r3, r9, #16
 800b468:	f109 0514 	add.w	r5, r9, #20
 800b46c:	f104 0e14 	add.w	lr, r4, #20
 800b470:	f100 0b14 	add.w	fp, r0, #20
 800b474:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b478:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b47c:	9301      	str	r3, [sp, #4]
 800b47e:	46d9      	mov	r9, fp
 800b480:	f04f 0c00 	mov.w	ip, #0
 800b484:	9b01      	ldr	r3, [sp, #4]
 800b486:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b48a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b48e:	9301      	str	r3, [sp, #4]
 800b490:	fa1f f38a 	uxth.w	r3, sl
 800b494:	4619      	mov	r1, r3
 800b496:	b283      	uxth	r3, r0
 800b498:	1acb      	subs	r3, r1, r3
 800b49a:	0c00      	lsrs	r0, r0, #16
 800b49c:	4463      	add	r3, ip
 800b49e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b4a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b4a6:	b29b      	uxth	r3, r3
 800b4a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b4ac:	4576      	cmp	r6, lr
 800b4ae:	f849 3b04 	str.w	r3, [r9], #4
 800b4b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4b6:	d8e5      	bhi.n	800b484 <__mdiff+0x88>
 800b4b8:	1b33      	subs	r3, r6, r4
 800b4ba:	3b15      	subs	r3, #21
 800b4bc:	f023 0303 	bic.w	r3, r3, #3
 800b4c0:	3415      	adds	r4, #21
 800b4c2:	3304      	adds	r3, #4
 800b4c4:	42a6      	cmp	r6, r4
 800b4c6:	bf38      	it	cc
 800b4c8:	2304      	movcc	r3, #4
 800b4ca:	441d      	add	r5, r3
 800b4cc:	445b      	add	r3, fp
 800b4ce:	461e      	mov	r6, r3
 800b4d0:	462c      	mov	r4, r5
 800b4d2:	4544      	cmp	r4, r8
 800b4d4:	d30e      	bcc.n	800b4f4 <__mdiff+0xf8>
 800b4d6:	f108 0103 	add.w	r1, r8, #3
 800b4da:	1b49      	subs	r1, r1, r5
 800b4dc:	f021 0103 	bic.w	r1, r1, #3
 800b4e0:	3d03      	subs	r5, #3
 800b4e2:	45a8      	cmp	r8, r5
 800b4e4:	bf38      	it	cc
 800b4e6:	2100      	movcc	r1, #0
 800b4e8:	440b      	add	r3, r1
 800b4ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4ee:	b191      	cbz	r1, 800b516 <__mdiff+0x11a>
 800b4f0:	6117      	str	r7, [r2, #16]
 800b4f2:	e79d      	b.n	800b430 <__mdiff+0x34>
 800b4f4:	f854 1b04 	ldr.w	r1, [r4], #4
 800b4f8:	46e6      	mov	lr, ip
 800b4fa:	0c08      	lsrs	r0, r1, #16
 800b4fc:	fa1c fc81 	uxtah	ip, ip, r1
 800b500:	4471      	add	r1, lr
 800b502:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b506:	b289      	uxth	r1, r1
 800b508:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b50c:	f846 1b04 	str.w	r1, [r6], #4
 800b510:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b514:	e7dd      	b.n	800b4d2 <__mdiff+0xd6>
 800b516:	3f01      	subs	r7, #1
 800b518:	e7e7      	b.n	800b4ea <__mdiff+0xee>
 800b51a:	bf00      	nop
 800b51c:	0800c134 	.word	0x0800c134
 800b520:	0800c145 	.word	0x0800c145

0800b524 <__d2b>:
 800b524:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b528:	460f      	mov	r7, r1
 800b52a:	2101      	movs	r1, #1
 800b52c:	ec59 8b10 	vmov	r8, r9, d0
 800b530:	4616      	mov	r6, r2
 800b532:	f7ff fcd5 	bl	800aee0 <_Balloc>
 800b536:	4604      	mov	r4, r0
 800b538:	b930      	cbnz	r0, 800b548 <__d2b+0x24>
 800b53a:	4602      	mov	r2, r0
 800b53c:	4b23      	ldr	r3, [pc, #140]	@ (800b5cc <__d2b+0xa8>)
 800b53e:	4824      	ldr	r0, [pc, #144]	@ (800b5d0 <__d2b+0xac>)
 800b540:	f240 310f 	movw	r1, #783	@ 0x30f
 800b544:	f000 fae6 	bl	800bb14 <__assert_func>
 800b548:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b54c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b550:	b10d      	cbz	r5, 800b556 <__d2b+0x32>
 800b552:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b556:	9301      	str	r3, [sp, #4]
 800b558:	f1b8 0300 	subs.w	r3, r8, #0
 800b55c:	d023      	beq.n	800b5a6 <__d2b+0x82>
 800b55e:	4668      	mov	r0, sp
 800b560:	9300      	str	r3, [sp, #0]
 800b562:	f7ff fd84 	bl	800b06e <__lo0bits>
 800b566:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b56a:	b1d0      	cbz	r0, 800b5a2 <__d2b+0x7e>
 800b56c:	f1c0 0320 	rsb	r3, r0, #32
 800b570:	fa02 f303 	lsl.w	r3, r2, r3
 800b574:	430b      	orrs	r3, r1
 800b576:	40c2      	lsrs	r2, r0
 800b578:	6163      	str	r3, [r4, #20]
 800b57a:	9201      	str	r2, [sp, #4]
 800b57c:	9b01      	ldr	r3, [sp, #4]
 800b57e:	61a3      	str	r3, [r4, #24]
 800b580:	2b00      	cmp	r3, #0
 800b582:	bf0c      	ite	eq
 800b584:	2201      	moveq	r2, #1
 800b586:	2202      	movne	r2, #2
 800b588:	6122      	str	r2, [r4, #16]
 800b58a:	b1a5      	cbz	r5, 800b5b6 <__d2b+0x92>
 800b58c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b590:	4405      	add	r5, r0
 800b592:	603d      	str	r5, [r7, #0]
 800b594:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b598:	6030      	str	r0, [r6, #0]
 800b59a:	4620      	mov	r0, r4
 800b59c:	b003      	add	sp, #12
 800b59e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5a2:	6161      	str	r1, [r4, #20]
 800b5a4:	e7ea      	b.n	800b57c <__d2b+0x58>
 800b5a6:	a801      	add	r0, sp, #4
 800b5a8:	f7ff fd61 	bl	800b06e <__lo0bits>
 800b5ac:	9b01      	ldr	r3, [sp, #4]
 800b5ae:	6163      	str	r3, [r4, #20]
 800b5b0:	3020      	adds	r0, #32
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	e7e8      	b.n	800b588 <__d2b+0x64>
 800b5b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b5ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b5be:	6038      	str	r0, [r7, #0]
 800b5c0:	6918      	ldr	r0, [r3, #16]
 800b5c2:	f7ff fd35 	bl	800b030 <__hi0bits>
 800b5c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b5ca:	e7e5      	b.n	800b598 <__d2b+0x74>
 800b5cc:	0800c134 	.word	0x0800c134
 800b5d0:	0800c145 	.word	0x0800c145

0800b5d4 <__sfputc_r>:
 800b5d4:	6893      	ldr	r3, [r2, #8]
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	b410      	push	{r4}
 800b5dc:	6093      	str	r3, [r2, #8]
 800b5de:	da08      	bge.n	800b5f2 <__sfputc_r+0x1e>
 800b5e0:	6994      	ldr	r4, [r2, #24]
 800b5e2:	42a3      	cmp	r3, r4
 800b5e4:	db01      	blt.n	800b5ea <__sfputc_r+0x16>
 800b5e6:	290a      	cmp	r1, #10
 800b5e8:	d103      	bne.n	800b5f2 <__sfputc_r+0x1e>
 800b5ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ee:	f000 b9df 	b.w	800b9b0 <__swbuf_r>
 800b5f2:	6813      	ldr	r3, [r2, #0]
 800b5f4:	1c58      	adds	r0, r3, #1
 800b5f6:	6010      	str	r0, [r2, #0]
 800b5f8:	7019      	strb	r1, [r3, #0]
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <__sfputs_r>:
 800b602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b604:	4606      	mov	r6, r0
 800b606:	460f      	mov	r7, r1
 800b608:	4614      	mov	r4, r2
 800b60a:	18d5      	adds	r5, r2, r3
 800b60c:	42ac      	cmp	r4, r5
 800b60e:	d101      	bne.n	800b614 <__sfputs_r+0x12>
 800b610:	2000      	movs	r0, #0
 800b612:	e007      	b.n	800b624 <__sfputs_r+0x22>
 800b614:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b618:	463a      	mov	r2, r7
 800b61a:	4630      	mov	r0, r6
 800b61c:	f7ff ffda 	bl	800b5d4 <__sfputc_r>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	d1f3      	bne.n	800b60c <__sfputs_r+0xa>
 800b624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b628 <_vfiprintf_r>:
 800b628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62c:	460d      	mov	r5, r1
 800b62e:	b09d      	sub	sp, #116	@ 0x74
 800b630:	4614      	mov	r4, r2
 800b632:	4698      	mov	r8, r3
 800b634:	4606      	mov	r6, r0
 800b636:	b118      	cbz	r0, 800b640 <_vfiprintf_r+0x18>
 800b638:	6a03      	ldr	r3, [r0, #32]
 800b63a:	b90b      	cbnz	r3, 800b640 <_vfiprintf_r+0x18>
 800b63c:	f7fe fbea 	bl	8009e14 <__sinit>
 800b640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b642:	07d9      	lsls	r1, r3, #31
 800b644:	d405      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b646:	89ab      	ldrh	r3, [r5, #12]
 800b648:	059a      	lsls	r2, r3, #22
 800b64a:	d402      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b64c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b64e:	f7fe fcea 	bl	800a026 <__retarget_lock_acquire_recursive>
 800b652:	89ab      	ldrh	r3, [r5, #12]
 800b654:	071b      	lsls	r3, r3, #28
 800b656:	d501      	bpl.n	800b65c <_vfiprintf_r+0x34>
 800b658:	692b      	ldr	r3, [r5, #16]
 800b65a:	b99b      	cbnz	r3, 800b684 <_vfiprintf_r+0x5c>
 800b65c:	4629      	mov	r1, r5
 800b65e:	4630      	mov	r0, r6
 800b660:	f000 f9e4 	bl	800ba2c <__swsetup_r>
 800b664:	b170      	cbz	r0, 800b684 <_vfiprintf_r+0x5c>
 800b666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b668:	07dc      	lsls	r4, r3, #31
 800b66a:	d504      	bpl.n	800b676 <_vfiprintf_r+0x4e>
 800b66c:	f04f 30ff 	mov.w	r0, #4294967295
 800b670:	b01d      	add	sp, #116	@ 0x74
 800b672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b676:	89ab      	ldrh	r3, [r5, #12]
 800b678:	0598      	lsls	r0, r3, #22
 800b67a:	d4f7      	bmi.n	800b66c <_vfiprintf_r+0x44>
 800b67c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b67e:	f7fe fcd3 	bl	800a028 <__retarget_lock_release_recursive>
 800b682:	e7f3      	b.n	800b66c <_vfiprintf_r+0x44>
 800b684:	2300      	movs	r3, #0
 800b686:	9309      	str	r3, [sp, #36]	@ 0x24
 800b688:	2320      	movs	r3, #32
 800b68a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b68e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b692:	2330      	movs	r3, #48	@ 0x30
 800b694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b844 <_vfiprintf_r+0x21c>
 800b698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b69c:	f04f 0901 	mov.w	r9, #1
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	469a      	mov	sl, r3
 800b6a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6a8:	b10a      	cbz	r2, 800b6ae <_vfiprintf_r+0x86>
 800b6aa:	2a25      	cmp	r2, #37	@ 0x25
 800b6ac:	d1f9      	bne.n	800b6a2 <_vfiprintf_r+0x7a>
 800b6ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b2:	d00b      	beq.n	800b6cc <_vfiprintf_r+0xa4>
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	4622      	mov	r2, r4
 800b6b8:	4629      	mov	r1, r5
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	f7ff ffa1 	bl	800b602 <__sfputs_r>
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f000 80a7 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6c8:	445a      	add	r2, fp
 800b6ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f000 809f 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e0:	f10a 0a01 	add.w	sl, sl, #1
 800b6e4:	9304      	str	r3, [sp, #16]
 800b6e6:	9307      	str	r3, [sp, #28]
 800b6e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6ee:	4654      	mov	r4, sl
 800b6f0:	2205      	movs	r2, #5
 800b6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f6:	4853      	ldr	r0, [pc, #332]	@ (800b844 <_vfiprintf_r+0x21c>)
 800b6f8:	f7f4 fd8a 	bl	8000210 <memchr>
 800b6fc:	9a04      	ldr	r2, [sp, #16]
 800b6fe:	b9d8      	cbnz	r0, 800b738 <_vfiprintf_r+0x110>
 800b700:	06d1      	lsls	r1, r2, #27
 800b702:	bf44      	itt	mi
 800b704:	2320      	movmi	r3, #32
 800b706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b70a:	0713      	lsls	r3, r2, #28
 800b70c:	bf44      	itt	mi
 800b70e:	232b      	movmi	r3, #43	@ 0x2b
 800b710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b714:	f89a 3000 	ldrb.w	r3, [sl]
 800b718:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71a:	d015      	beq.n	800b748 <_vfiprintf_r+0x120>
 800b71c:	9a07      	ldr	r2, [sp, #28]
 800b71e:	4654      	mov	r4, sl
 800b720:	2000      	movs	r0, #0
 800b722:	f04f 0c0a 	mov.w	ip, #10
 800b726:	4621      	mov	r1, r4
 800b728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72c:	3b30      	subs	r3, #48	@ 0x30
 800b72e:	2b09      	cmp	r3, #9
 800b730:	d94b      	bls.n	800b7ca <_vfiprintf_r+0x1a2>
 800b732:	b1b0      	cbz	r0, 800b762 <_vfiprintf_r+0x13a>
 800b734:	9207      	str	r2, [sp, #28]
 800b736:	e014      	b.n	800b762 <_vfiprintf_r+0x13a>
 800b738:	eba0 0308 	sub.w	r3, r0, r8
 800b73c:	fa09 f303 	lsl.w	r3, r9, r3
 800b740:	4313      	orrs	r3, r2
 800b742:	9304      	str	r3, [sp, #16]
 800b744:	46a2      	mov	sl, r4
 800b746:	e7d2      	b.n	800b6ee <_vfiprintf_r+0xc6>
 800b748:	9b03      	ldr	r3, [sp, #12]
 800b74a:	1d19      	adds	r1, r3, #4
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	9103      	str	r1, [sp, #12]
 800b750:	2b00      	cmp	r3, #0
 800b752:	bfbb      	ittet	lt
 800b754:	425b      	neglt	r3, r3
 800b756:	f042 0202 	orrlt.w	r2, r2, #2
 800b75a:	9307      	strge	r3, [sp, #28]
 800b75c:	9307      	strlt	r3, [sp, #28]
 800b75e:	bfb8      	it	lt
 800b760:	9204      	strlt	r2, [sp, #16]
 800b762:	7823      	ldrb	r3, [r4, #0]
 800b764:	2b2e      	cmp	r3, #46	@ 0x2e
 800b766:	d10a      	bne.n	800b77e <_vfiprintf_r+0x156>
 800b768:	7863      	ldrb	r3, [r4, #1]
 800b76a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76c:	d132      	bne.n	800b7d4 <_vfiprintf_r+0x1ac>
 800b76e:	9b03      	ldr	r3, [sp, #12]
 800b770:	1d1a      	adds	r2, r3, #4
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	9203      	str	r2, [sp, #12]
 800b776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b77a:	3402      	adds	r4, #2
 800b77c:	9305      	str	r3, [sp, #20]
 800b77e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b854 <_vfiprintf_r+0x22c>
 800b782:	7821      	ldrb	r1, [r4, #0]
 800b784:	2203      	movs	r2, #3
 800b786:	4650      	mov	r0, sl
 800b788:	f7f4 fd42 	bl	8000210 <memchr>
 800b78c:	b138      	cbz	r0, 800b79e <_vfiprintf_r+0x176>
 800b78e:	9b04      	ldr	r3, [sp, #16]
 800b790:	eba0 000a 	sub.w	r0, r0, sl
 800b794:	2240      	movs	r2, #64	@ 0x40
 800b796:	4082      	lsls	r2, r0
 800b798:	4313      	orrs	r3, r2
 800b79a:	3401      	adds	r4, #1
 800b79c:	9304      	str	r3, [sp, #16]
 800b79e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a2:	4829      	ldr	r0, [pc, #164]	@ (800b848 <_vfiprintf_r+0x220>)
 800b7a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7a8:	2206      	movs	r2, #6
 800b7aa:	f7f4 fd31 	bl	8000210 <memchr>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	d03f      	beq.n	800b832 <_vfiprintf_r+0x20a>
 800b7b2:	4b26      	ldr	r3, [pc, #152]	@ (800b84c <_vfiprintf_r+0x224>)
 800b7b4:	bb1b      	cbnz	r3, 800b7fe <_vfiprintf_r+0x1d6>
 800b7b6:	9b03      	ldr	r3, [sp, #12]
 800b7b8:	3307      	adds	r3, #7
 800b7ba:	f023 0307 	bic.w	r3, r3, #7
 800b7be:	3308      	adds	r3, #8
 800b7c0:	9303      	str	r3, [sp, #12]
 800b7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c4:	443b      	add	r3, r7
 800b7c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7c8:	e76a      	b.n	800b6a0 <_vfiprintf_r+0x78>
 800b7ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ce:	460c      	mov	r4, r1
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7a8      	b.n	800b726 <_vfiprintf_r+0xfe>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	3401      	adds	r4, #1
 800b7d8:	9305      	str	r3, [sp, #20]
 800b7da:	4619      	mov	r1, r3
 800b7dc:	f04f 0c0a 	mov.w	ip, #10
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e6:	3a30      	subs	r2, #48	@ 0x30
 800b7e8:	2a09      	cmp	r2, #9
 800b7ea:	d903      	bls.n	800b7f4 <_vfiprintf_r+0x1cc>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d0c6      	beq.n	800b77e <_vfiprintf_r+0x156>
 800b7f0:	9105      	str	r1, [sp, #20]
 800b7f2:	e7c4      	b.n	800b77e <_vfiprintf_r+0x156>
 800b7f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7f8:	4604      	mov	r4, r0
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e7f0      	b.n	800b7e0 <_vfiprintf_r+0x1b8>
 800b7fe:	ab03      	add	r3, sp, #12
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	462a      	mov	r2, r5
 800b804:	4b12      	ldr	r3, [pc, #72]	@ (800b850 <_vfiprintf_r+0x228>)
 800b806:	a904      	add	r1, sp, #16
 800b808:	4630      	mov	r0, r6
 800b80a:	f7fd fec1 	bl	8009590 <_printf_float>
 800b80e:	4607      	mov	r7, r0
 800b810:	1c78      	adds	r0, r7, #1
 800b812:	d1d6      	bne.n	800b7c2 <_vfiprintf_r+0x19a>
 800b814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b816:	07d9      	lsls	r1, r3, #31
 800b818:	d405      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b81a:	89ab      	ldrh	r3, [r5, #12]
 800b81c:	059a      	lsls	r2, r3, #22
 800b81e:	d402      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b822:	f7fe fc01 	bl	800a028 <__retarget_lock_release_recursive>
 800b826:	89ab      	ldrh	r3, [r5, #12]
 800b828:	065b      	lsls	r3, r3, #25
 800b82a:	f53f af1f 	bmi.w	800b66c <_vfiprintf_r+0x44>
 800b82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b830:	e71e      	b.n	800b670 <_vfiprintf_r+0x48>
 800b832:	ab03      	add	r3, sp, #12
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	462a      	mov	r2, r5
 800b838:	4b05      	ldr	r3, [pc, #20]	@ (800b850 <_vfiprintf_r+0x228>)
 800b83a:	a904      	add	r1, sp, #16
 800b83c:	4630      	mov	r0, r6
 800b83e:	f7fe f93f 	bl	8009ac0 <_printf_i>
 800b842:	e7e4      	b.n	800b80e <_vfiprintf_r+0x1e6>
 800b844:	0800c19e 	.word	0x0800c19e
 800b848:	0800c1a8 	.word	0x0800c1a8
 800b84c:	08009591 	.word	0x08009591
 800b850:	0800b603 	.word	0x0800b603
 800b854:	0800c1a4 	.word	0x0800c1a4

0800b858 <__sflush_r>:
 800b858:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b860:	0716      	lsls	r6, r2, #28
 800b862:	4605      	mov	r5, r0
 800b864:	460c      	mov	r4, r1
 800b866:	d454      	bmi.n	800b912 <__sflush_r+0xba>
 800b868:	684b      	ldr	r3, [r1, #4]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	dc02      	bgt.n	800b874 <__sflush_r+0x1c>
 800b86e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b870:	2b00      	cmp	r3, #0
 800b872:	dd48      	ble.n	800b906 <__sflush_r+0xae>
 800b874:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b876:	2e00      	cmp	r6, #0
 800b878:	d045      	beq.n	800b906 <__sflush_r+0xae>
 800b87a:	2300      	movs	r3, #0
 800b87c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b880:	682f      	ldr	r7, [r5, #0]
 800b882:	6a21      	ldr	r1, [r4, #32]
 800b884:	602b      	str	r3, [r5, #0]
 800b886:	d030      	beq.n	800b8ea <__sflush_r+0x92>
 800b888:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b88a:	89a3      	ldrh	r3, [r4, #12]
 800b88c:	0759      	lsls	r1, r3, #29
 800b88e:	d505      	bpl.n	800b89c <__sflush_r+0x44>
 800b890:	6863      	ldr	r3, [r4, #4]
 800b892:	1ad2      	subs	r2, r2, r3
 800b894:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b896:	b10b      	cbz	r3, 800b89c <__sflush_r+0x44>
 800b898:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b89a:	1ad2      	subs	r2, r2, r3
 800b89c:	2300      	movs	r3, #0
 800b89e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b8a0:	6a21      	ldr	r1, [r4, #32]
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	47b0      	blx	r6
 800b8a6:	1c43      	adds	r3, r0, #1
 800b8a8:	89a3      	ldrh	r3, [r4, #12]
 800b8aa:	d106      	bne.n	800b8ba <__sflush_r+0x62>
 800b8ac:	6829      	ldr	r1, [r5, #0]
 800b8ae:	291d      	cmp	r1, #29
 800b8b0:	d82b      	bhi.n	800b90a <__sflush_r+0xb2>
 800b8b2:	4a2a      	ldr	r2, [pc, #168]	@ (800b95c <__sflush_r+0x104>)
 800b8b4:	40ca      	lsrs	r2, r1
 800b8b6:	07d6      	lsls	r6, r2, #31
 800b8b8:	d527      	bpl.n	800b90a <__sflush_r+0xb2>
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	6062      	str	r2, [r4, #4]
 800b8be:	04d9      	lsls	r1, r3, #19
 800b8c0:	6922      	ldr	r2, [r4, #16]
 800b8c2:	6022      	str	r2, [r4, #0]
 800b8c4:	d504      	bpl.n	800b8d0 <__sflush_r+0x78>
 800b8c6:	1c42      	adds	r2, r0, #1
 800b8c8:	d101      	bne.n	800b8ce <__sflush_r+0x76>
 800b8ca:	682b      	ldr	r3, [r5, #0]
 800b8cc:	b903      	cbnz	r3, 800b8d0 <__sflush_r+0x78>
 800b8ce:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8d2:	602f      	str	r7, [r5, #0]
 800b8d4:	b1b9      	cbz	r1, 800b906 <__sflush_r+0xae>
 800b8d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8da:	4299      	cmp	r1, r3
 800b8dc:	d002      	beq.n	800b8e4 <__sflush_r+0x8c>
 800b8de:	4628      	mov	r0, r5
 800b8e0:	f7ff f9fe 	bl	800ace0 <_free_r>
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8e8:	e00d      	b.n	800b906 <__sflush_r+0xae>
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	47b0      	blx	r6
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	1c50      	adds	r0, r2, #1
 800b8f4:	d1c9      	bne.n	800b88a <__sflush_r+0x32>
 800b8f6:	682b      	ldr	r3, [r5, #0]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d0c6      	beq.n	800b88a <__sflush_r+0x32>
 800b8fc:	2b1d      	cmp	r3, #29
 800b8fe:	d001      	beq.n	800b904 <__sflush_r+0xac>
 800b900:	2b16      	cmp	r3, #22
 800b902:	d11e      	bne.n	800b942 <__sflush_r+0xea>
 800b904:	602f      	str	r7, [r5, #0]
 800b906:	2000      	movs	r0, #0
 800b908:	e022      	b.n	800b950 <__sflush_r+0xf8>
 800b90a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b90e:	b21b      	sxth	r3, r3
 800b910:	e01b      	b.n	800b94a <__sflush_r+0xf2>
 800b912:	690f      	ldr	r7, [r1, #16]
 800b914:	2f00      	cmp	r7, #0
 800b916:	d0f6      	beq.n	800b906 <__sflush_r+0xae>
 800b918:	0793      	lsls	r3, r2, #30
 800b91a:	680e      	ldr	r6, [r1, #0]
 800b91c:	bf08      	it	eq
 800b91e:	694b      	ldreq	r3, [r1, #20]
 800b920:	600f      	str	r7, [r1, #0]
 800b922:	bf18      	it	ne
 800b924:	2300      	movne	r3, #0
 800b926:	eba6 0807 	sub.w	r8, r6, r7
 800b92a:	608b      	str	r3, [r1, #8]
 800b92c:	f1b8 0f00 	cmp.w	r8, #0
 800b930:	dde9      	ble.n	800b906 <__sflush_r+0xae>
 800b932:	6a21      	ldr	r1, [r4, #32]
 800b934:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b936:	4643      	mov	r3, r8
 800b938:	463a      	mov	r2, r7
 800b93a:	4628      	mov	r0, r5
 800b93c:	47b0      	blx	r6
 800b93e:	2800      	cmp	r0, #0
 800b940:	dc08      	bgt.n	800b954 <__sflush_r+0xfc>
 800b942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b94a:	81a3      	strh	r3, [r4, #12]
 800b94c:	f04f 30ff 	mov.w	r0, #4294967295
 800b950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b954:	4407      	add	r7, r0
 800b956:	eba8 0800 	sub.w	r8, r8, r0
 800b95a:	e7e7      	b.n	800b92c <__sflush_r+0xd4>
 800b95c:	20400001 	.word	0x20400001

0800b960 <_fflush_r>:
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	690b      	ldr	r3, [r1, #16]
 800b964:	4605      	mov	r5, r0
 800b966:	460c      	mov	r4, r1
 800b968:	b913      	cbnz	r3, 800b970 <_fflush_r+0x10>
 800b96a:	2500      	movs	r5, #0
 800b96c:	4628      	mov	r0, r5
 800b96e:	bd38      	pop	{r3, r4, r5, pc}
 800b970:	b118      	cbz	r0, 800b97a <_fflush_r+0x1a>
 800b972:	6a03      	ldr	r3, [r0, #32]
 800b974:	b90b      	cbnz	r3, 800b97a <_fflush_r+0x1a>
 800b976:	f7fe fa4d 	bl	8009e14 <__sinit>
 800b97a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d0f3      	beq.n	800b96a <_fflush_r+0xa>
 800b982:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b984:	07d0      	lsls	r0, r2, #31
 800b986:	d404      	bmi.n	800b992 <_fflush_r+0x32>
 800b988:	0599      	lsls	r1, r3, #22
 800b98a:	d402      	bmi.n	800b992 <_fflush_r+0x32>
 800b98c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b98e:	f7fe fb4a 	bl	800a026 <__retarget_lock_acquire_recursive>
 800b992:	4628      	mov	r0, r5
 800b994:	4621      	mov	r1, r4
 800b996:	f7ff ff5f 	bl	800b858 <__sflush_r>
 800b99a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b99c:	07da      	lsls	r2, r3, #31
 800b99e:	4605      	mov	r5, r0
 800b9a0:	d4e4      	bmi.n	800b96c <_fflush_r+0xc>
 800b9a2:	89a3      	ldrh	r3, [r4, #12]
 800b9a4:	059b      	lsls	r3, r3, #22
 800b9a6:	d4e1      	bmi.n	800b96c <_fflush_r+0xc>
 800b9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b9aa:	f7fe fb3d 	bl	800a028 <__retarget_lock_release_recursive>
 800b9ae:	e7dd      	b.n	800b96c <_fflush_r+0xc>

0800b9b0 <__swbuf_r>:
 800b9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b2:	460e      	mov	r6, r1
 800b9b4:	4614      	mov	r4, r2
 800b9b6:	4605      	mov	r5, r0
 800b9b8:	b118      	cbz	r0, 800b9c2 <__swbuf_r+0x12>
 800b9ba:	6a03      	ldr	r3, [r0, #32]
 800b9bc:	b90b      	cbnz	r3, 800b9c2 <__swbuf_r+0x12>
 800b9be:	f7fe fa29 	bl	8009e14 <__sinit>
 800b9c2:	69a3      	ldr	r3, [r4, #24]
 800b9c4:	60a3      	str	r3, [r4, #8]
 800b9c6:	89a3      	ldrh	r3, [r4, #12]
 800b9c8:	071a      	lsls	r2, r3, #28
 800b9ca:	d501      	bpl.n	800b9d0 <__swbuf_r+0x20>
 800b9cc:	6923      	ldr	r3, [r4, #16]
 800b9ce:	b943      	cbnz	r3, 800b9e2 <__swbuf_r+0x32>
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	4628      	mov	r0, r5
 800b9d4:	f000 f82a 	bl	800ba2c <__swsetup_r>
 800b9d8:	b118      	cbz	r0, 800b9e2 <__swbuf_r+0x32>
 800b9da:	f04f 37ff 	mov.w	r7, #4294967295
 800b9de:	4638      	mov	r0, r7
 800b9e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9e2:	6823      	ldr	r3, [r4, #0]
 800b9e4:	6922      	ldr	r2, [r4, #16]
 800b9e6:	1a98      	subs	r0, r3, r2
 800b9e8:	6963      	ldr	r3, [r4, #20]
 800b9ea:	b2f6      	uxtb	r6, r6
 800b9ec:	4283      	cmp	r3, r0
 800b9ee:	4637      	mov	r7, r6
 800b9f0:	dc05      	bgt.n	800b9fe <__swbuf_r+0x4e>
 800b9f2:	4621      	mov	r1, r4
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	f7ff ffb3 	bl	800b960 <_fflush_r>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	d1ed      	bne.n	800b9da <__swbuf_r+0x2a>
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	3b01      	subs	r3, #1
 800ba02:	60a3      	str	r3, [r4, #8]
 800ba04:	6823      	ldr	r3, [r4, #0]
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	6022      	str	r2, [r4, #0]
 800ba0a:	701e      	strb	r6, [r3, #0]
 800ba0c:	6962      	ldr	r2, [r4, #20]
 800ba0e:	1c43      	adds	r3, r0, #1
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d004      	beq.n	800ba1e <__swbuf_r+0x6e>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	07db      	lsls	r3, r3, #31
 800ba18:	d5e1      	bpl.n	800b9de <__swbuf_r+0x2e>
 800ba1a:	2e0a      	cmp	r6, #10
 800ba1c:	d1df      	bne.n	800b9de <__swbuf_r+0x2e>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	f7ff ff9d 	bl	800b960 <_fflush_r>
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d0d9      	beq.n	800b9de <__swbuf_r+0x2e>
 800ba2a:	e7d6      	b.n	800b9da <__swbuf_r+0x2a>

0800ba2c <__swsetup_r>:
 800ba2c:	b538      	push	{r3, r4, r5, lr}
 800ba2e:	4b29      	ldr	r3, [pc, #164]	@ (800bad4 <__swsetup_r+0xa8>)
 800ba30:	4605      	mov	r5, r0
 800ba32:	6818      	ldr	r0, [r3, #0]
 800ba34:	460c      	mov	r4, r1
 800ba36:	b118      	cbz	r0, 800ba40 <__swsetup_r+0x14>
 800ba38:	6a03      	ldr	r3, [r0, #32]
 800ba3a:	b90b      	cbnz	r3, 800ba40 <__swsetup_r+0x14>
 800ba3c:	f7fe f9ea 	bl	8009e14 <__sinit>
 800ba40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba44:	0719      	lsls	r1, r3, #28
 800ba46:	d422      	bmi.n	800ba8e <__swsetup_r+0x62>
 800ba48:	06da      	lsls	r2, r3, #27
 800ba4a:	d407      	bmi.n	800ba5c <__swsetup_r+0x30>
 800ba4c:	2209      	movs	r2, #9
 800ba4e:	602a      	str	r2, [r5, #0]
 800ba50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba54:	81a3      	strh	r3, [r4, #12]
 800ba56:	f04f 30ff 	mov.w	r0, #4294967295
 800ba5a:	e033      	b.n	800bac4 <__swsetup_r+0x98>
 800ba5c:	0758      	lsls	r0, r3, #29
 800ba5e:	d512      	bpl.n	800ba86 <__swsetup_r+0x5a>
 800ba60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba62:	b141      	cbz	r1, 800ba76 <__swsetup_r+0x4a>
 800ba64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba68:	4299      	cmp	r1, r3
 800ba6a:	d002      	beq.n	800ba72 <__swsetup_r+0x46>
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	f7ff f937 	bl	800ace0 <_free_r>
 800ba72:	2300      	movs	r3, #0
 800ba74:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba76:	89a3      	ldrh	r3, [r4, #12]
 800ba78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ba7c:	81a3      	strh	r3, [r4, #12]
 800ba7e:	2300      	movs	r3, #0
 800ba80:	6063      	str	r3, [r4, #4]
 800ba82:	6923      	ldr	r3, [r4, #16]
 800ba84:	6023      	str	r3, [r4, #0]
 800ba86:	89a3      	ldrh	r3, [r4, #12]
 800ba88:	f043 0308 	orr.w	r3, r3, #8
 800ba8c:	81a3      	strh	r3, [r4, #12]
 800ba8e:	6923      	ldr	r3, [r4, #16]
 800ba90:	b94b      	cbnz	r3, 800baa6 <__swsetup_r+0x7a>
 800ba92:	89a3      	ldrh	r3, [r4, #12]
 800ba94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba9c:	d003      	beq.n	800baa6 <__swsetup_r+0x7a>
 800ba9e:	4621      	mov	r1, r4
 800baa0:	4628      	mov	r0, r5
 800baa2:	f000 f8c1 	bl	800bc28 <__smakebuf_r>
 800baa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baaa:	f013 0201 	ands.w	r2, r3, #1
 800baae:	d00a      	beq.n	800bac6 <__swsetup_r+0x9a>
 800bab0:	2200      	movs	r2, #0
 800bab2:	60a2      	str	r2, [r4, #8]
 800bab4:	6962      	ldr	r2, [r4, #20]
 800bab6:	4252      	negs	r2, r2
 800bab8:	61a2      	str	r2, [r4, #24]
 800baba:	6922      	ldr	r2, [r4, #16]
 800babc:	b942      	cbnz	r2, 800bad0 <__swsetup_r+0xa4>
 800babe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bac2:	d1c5      	bne.n	800ba50 <__swsetup_r+0x24>
 800bac4:	bd38      	pop	{r3, r4, r5, pc}
 800bac6:	0799      	lsls	r1, r3, #30
 800bac8:	bf58      	it	pl
 800baca:	6962      	ldrpl	r2, [r4, #20]
 800bacc:	60a2      	str	r2, [r4, #8]
 800bace:	e7f4      	b.n	800baba <__swsetup_r+0x8e>
 800bad0:	2000      	movs	r0, #0
 800bad2:	e7f7      	b.n	800bac4 <__swsetup_r+0x98>
 800bad4:	20000164 	.word	0x20000164

0800bad8 <_sbrk_r>:
 800bad8:	b538      	push	{r3, r4, r5, lr}
 800bada:	4d06      	ldr	r5, [pc, #24]	@ (800baf4 <_sbrk_r+0x1c>)
 800badc:	2300      	movs	r3, #0
 800bade:	4604      	mov	r4, r0
 800bae0:	4608      	mov	r0, r1
 800bae2:	602b      	str	r3, [r5, #0]
 800bae4:	f7f8 fe3e 	bl	8004764 <_sbrk>
 800bae8:	1c43      	adds	r3, r0, #1
 800baea:	d102      	bne.n	800baf2 <_sbrk_r+0x1a>
 800baec:	682b      	ldr	r3, [r5, #0]
 800baee:	b103      	cbz	r3, 800baf2 <_sbrk_r+0x1a>
 800baf0:	6023      	str	r3, [r4, #0]
 800baf2:	bd38      	pop	{r3, r4, r5, pc}
 800baf4:	20000710 	.word	0x20000710

0800baf8 <memcpy>:
 800baf8:	440a      	add	r2, r1
 800bafa:	4291      	cmp	r1, r2
 800bafc:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb00:	d100      	bne.n	800bb04 <memcpy+0xc>
 800bb02:	4770      	bx	lr
 800bb04:	b510      	push	{r4, lr}
 800bb06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb0e:	4291      	cmp	r1, r2
 800bb10:	d1f9      	bne.n	800bb06 <memcpy+0xe>
 800bb12:	bd10      	pop	{r4, pc}

0800bb14 <__assert_func>:
 800bb14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb16:	4614      	mov	r4, r2
 800bb18:	461a      	mov	r2, r3
 800bb1a:	4b09      	ldr	r3, [pc, #36]	@ (800bb40 <__assert_func+0x2c>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	4605      	mov	r5, r0
 800bb20:	68d8      	ldr	r0, [r3, #12]
 800bb22:	b14c      	cbz	r4, 800bb38 <__assert_func+0x24>
 800bb24:	4b07      	ldr	r3, [pc, #28]	@ (800bb44 <__assert_func+0x30>)
 800bb26:	9100      	str	r1, [sp, #0]
 800bb28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb2c:	4906      	ldr	r1, [pc, #24]	@ (800bb48 <__assert_func+0x34>)
 800bb2e:	462b      	mov	r3, r5
 800bb30:	f000 f842 	bl	800bbb8 <fiprintf>
 800bb34:	f000 f8d6 	bl	800bce4 <abort>
 800bb38:	4b04      	ldr	r3, [pc, #16]	@ (800bb4c <__assert_func+0x38>)
 800bb3a:	461c      	mov	r4, r3
 800bb3c:	e7f3      	b.n	800bb26 <__assert_func+0x12>
 800bb3e:	bf00      	nop
 800bb40:	20000164 	.word	0x20000164
 800bb44:	0800c1b9 	.word	0x0800c1b9
 800bb48:	0800c1c6 	.word	0x0800c1c6
 800bb4c:	0800c1f4 	.word	0x0800c1f4

0800bb50 <_calloc_r>:
 800bb50:	b570      	push	{r4, r5, r6, lr}
 800bb52:	fba1 5402 	umull	r5, r4, r1, r2
 800bb56:	b934      	cbnz	r4, 800bb66 <_calloc_r+0x16>
 800bb58:	4629      	mov	r1, r5
 800bb5a:	f7ff f935 	bl	800adc8 <_malloc_r>
 800bb5e:	4606      	mov	r6, r0
 800bb60:	b928      	cbnz	r0, 800bb6e <_calloc_r+0x1e>
 800bb62:	4630      	mov	r0, r6
 800bb64:	bd70      	pop	{r4, r5, r6, pc}
 800bb66:	220c      	movs	r2, #12
 800bb68:	6002      	str	r2, [r0, #0]
 800bb6a:	2600      	movs	r6, #0
 800bb6c:	e7f9      	b.n	800bb62 <_calloc_r+0x12>
 800bb6e:	462a      	mov	r2, r5
 800bb70:	4621      	mov	r1, r4
 800bb72:	f7fe f9da 	bl	8009f2a <memset>
 800bb76:	e7f4      	b.n	800bb62 <_calloc_r+0x12>

0800bb78 <__ascii_mbtowc>:
 800bb78:	b082      	sub	sp, #8
 800bb7a:	b901      	cbnz	r1, 800bb7e <__ascii_mbtowc+0x6>
 800bb7c:	a901      	add	r1, sp, #4
 800bb7e:	b142      	cbz	r2, 800bb92 <__ascii_mbtowc+0x1a>
 800bb80:	b14b      	cbz	r3, 800bb96 <__ascii_mbtowc+0x1e>
 800bb82:	7813      	ldrb	r3, [r2, #0]
 800bb84:	600b      	str	r3, [r1, #0]
 800bb86:	7812      	ldrb	r2, [r2, #0]
 800bb88:	1e10      	subs	r0, r2, #0
 800bb8a:	bf18      	it	ne
 800bb8c:	2001      	movne	r0, #1
 800bb8e:	b002      	add	sp, #8
 800bb90:	4770      	bx	lr
 800bb92:	4610      	mov	r0, r2
 800bb94:	e7fb      	b.n	800bb8e <__ascii_mbtowc+0x16>
 800bb96:	f06f 0001 	mvn.w	r0, #1
 800bb9a:	e7f8      	b.n	800bb8e <__ascii_mbtowc+0x16>

0800bb9c <__ascii_wctomb>:
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	4608      	mov	r0, r1
 800bba0:	b141      	cbz	r1, 800bbb4 <__ascii_wctomb+0x18>
 800bba2:	2aff      	cmp	r2, #255	@ 0xff
 800bba4:	d904      	bls.n	800bbb0 <__ascii_wctomb+0x14>
 800bba6:	228a      	movs	r2, #138	@ 0x8a
 800bba8:	601a      	str	r2, [r3, #0]
 800bbaa:	f04f 30ff 	mov.w	r0, #4294967295
 800bbae:	4770      	bx	lr
 800bbb0:	700a      	strb	r2, [r1, #0]
 800bbb2:	2001      	movs	r0, #1
 800bbb4:	4770      	bx	lr
	...

0800bbb8 <fiprintf>:
 800bbb8:	b40e      	push	{r1, r2, r3}
 800bbba:	b503      	push	{r0, r1, lr}
 800bbbc:	4601      	mov	r1, r0
 800bbbe:	ab03      	add	r3, sp, #12
 800bbc0:	4805      	ldr	r0, [pc, #20]	@ (800bbd8 <fiprintf+0x20>)
 800bbc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbc6:	6800      	ldr	r0, [r0, #0]
 800bbc8:	9301      	str	r3, [sp, #4]
 800bbca:	f7ff fd2d 	bl	800b628 <_vfiprintf_r>
 800bbce:	b002      	add	sp, #8
 800bbd0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbd4:	b003      	add	sp, #12
 800bbd6:	4770      	bx	lr
 800bbd8:	20000164 	.word	0x20000164

0800bbdc <__swhatbuf_r>:
 800bbdc:	b570      	push	{r4, r5, r6, lr}
 800bbde:	460c      	mov	r4, r1
 800bbe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe4:	2900      	cmp	r1, #0
 800bbe6:	b096      	sub	sp, #88	@ 0x58
 800bbe8:	4615      	mov	r5, r2
 800bbea:	461e      	mov	r6, r3
 800bbec:	da0d      	bge.n	800bc0a <__swhatbuf_r+0x2e>
 800bbee:	89a3      	ldrh	r3, [r4, #12]
 800bbf0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bbf4:	f04f 0100 	mov.w	r1, #0
 800bbf8:	bf14      	ite	ne
 800bbfa:	2340      	movne	r3, #64	@ 0x40
 800bbfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc00:	2000      	movs	r0, #0
 800bc02:	6031      	str	r1, [r6, #0]
 800bc04:	602b      	str	r3, [r5, #0]
 800bc06:	b016      	add	sp, #88	@ 0x58
 800bc08:	bd70      	pop	{r4, r5, r6, pc}
 800bc0a:	466a      	mov	r2, sp
 800bc0c:	f000 f848 	bl	800bca0 <_fstat_r>
 800bc10:	2800      	cmp	r0, #0
 800bc12:	dbec      	blt.n	800bbee <__swhatbuf_r+0x12>
 800bc14:	9901      	ldr	r1, [sp, #4]
 800bc16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc1e:	4259      	negs	r1, r3
 800bc20:	4159      	adcs	r1, r3
 800bc22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc26:	e7eb      	b.n	800bc00 <__swhatbuf_r+0x24>

0800bc28 <__smakebuf_r>:
 800bc28:	898b      	ldrh	r3, [r1, #12]
 800bc2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc2c:	079d      	lsls	r5, r3, #30
 800bc2e:	4606      	mov	r6, r0
 800bc30:	460c      	mov	r4, r1
 800bc32:	d507      	bpl.n	800bc44 <__smakebuf_r+0x1c>
 800bc34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc38:	6023      	str	r3, [r4, #0]
 800bc3a:	6123      	str	r3, [r4, #16]
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	6163      	str	r3, [r4, #20]
 800bc40:	b003      	add	sp, #12
 800bc42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc44:	ab01      	add	r3, sp, #4
 800bc46:	466a      	mov	r2, sp
 800bc48:	f7ff ffc8 	bl	800bbdc <__swhatbuf_r>
 800bc4c:	9f00      	ldr	r7, [sp, #0]
 800bc4e:	4605      	mov	r5, r0
 800bc50:	4639      	mov	r1, r7
 800bc52:	4630      	mov	r0, r6
 800bc54:	f7ff f8b8 	bl	800adc8 <_malloc_r>
 800bc58:	b948      	cbnz	r0, 800bc6e <__smakebuf_r+0x46>
 800bc5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5e:	059a      	lsls	r2, r3, #22
 800bc60:	d4ee      	bmi.n	800bc40 <__smakebuf_r+0x18>
 800bc62:	f023 0303 	bic.w	r3, r3, #3
 800bc66:	f043 0302 	orr.w	r3, r3, #2
 800bc6a:	81a3      	strh	r3, [r4, #12]
 800bc6c:	e7e2      	b.n	800bc34 <__smakebuf_r+0xc>
 800bc6e:	89a3      	ldrh	r3, [r4, #12]
 800bc70:	6020      	str	r0, [r4, #0]
 800bc72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc76:	81a3      	strh	r3, [r4, #12]
 800bc78:	9b01      	ldr	r3, [sp, #4]
 800bc7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc7e:	b15b      	cbz	r3, 800bc98 <__smakebuf_r+0x70>
 800bc80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc84:	4630      	mov	r0, r6
 800bc86:	f000 f81d 	bl	800bcc4 <_isatty_r>
 800bc8a:	b128      	cbz	r0, 800bc98 <__smakebuf_r+0x70>
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	f023 0303 	bic.w	r3, r3, #3
 800bc92:	f043 0301 	orr.w	r3, r3, #1
 800bc96:	81a3      	strh	r3, [r4, #12]
 800bc98:	89a3      	ldrh	r3, [r4, #12]
 800bc9a:	431d      	orrs	r5, r3
 800bc9c:	81a5      	strh	r5, [r4, #12]
 800bc9e:	e7cf      	b.n	800bc40 <__smakebuf_r+0x18>

0800bca0 <_fstat_r>:
 800bca0:	b538      	push	{r3, r4, r5, lr}
 800bca2:	4d07      	ldr	r5, [pc, #28]	@ (800bcc0 <_fstat_r+0x20>)
 800bca4:	2300      	movs	r3, #0
 800bca6:	4604      	mov	r4, r0
 800bca8:	4608      	mov	r0, r1
 800bcaa:	4611      	mov	r1, r2
 800bcac:	602b      	str	r3, [r5, #0]
 800bcae:	f7f8 fd31 	bl	8004714 <_fstat>
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	d102      	bne.n	800bcbc <_fstat_r+0x1c>
 800bcb6:	682b      	ldr	r3, [r5, #0]
 800bcb8:	b103      	cbz	r3, 800bcbc <_fstat_r+0x1c>
 800bcba:	6023      	str	r3, [r4, #0]
 800bcbc:	bd38      	pop	{r3, r4, r5, pc}
 800bcbe:	bf00      	nop
 800bcc0:	20000710 	.word	0x20000710

0800bcc4 <_isatty_r>:
 800bcc4:	b538      	push	{r3, r4, r5, lr}
 800bcc6:	4d06      	ldr	r5, [pc, #24]	@ (800bce0 <_isatty_r+0x1c>)
 800bcc8:	2300      	movs	r3, #0
 800bcca:	4604      	mov	r4, r0
 800bccc:	4608      	mov	r0, r1
 800bcce:	602b      	str	r3, [r5, #0]
 800bcd0:	f7f8 fd30 	bl	8004734 <_isatty>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d102      	bne.n	800bcde <_isatty_r+0x1a>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	b103      	cbz	r3, 800bcde <_isatty_r+0x1a>
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	bd38      	pop	{r3, r4, r5, pc}
 800bce0:	20000710 	.word	0x20000710

0800bce4 <abort>:
 800bce4:	b508      	push	{r3, lr}
 800bce6:	2006      	movs	r0, #6
 800bce8:	f000 f82c 	bl	800bd44 <raise>
 800bcec:	2001      	movs	r0, #1
 800bcee:	f7f8 fcc1 	bl	8004674 <_exit>

0800bcf2 <_raise_r>:
 800bcf2:	291f      	cmp	r1, #31
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	4605      	mov	r5, r0
 800bcf8:	460c      	mov	r4, r1
 800bcfa:	d904      	bls.n	800bd06 <_raise_r+0x14>
 800bcfc:	2316      	movs	r3, #22
 800bcfe:	6003      	str	r3, [r0, #0]
 800bd00:	f04f 30ff 	mov.w	r0, #4294967295
 800bd04:	bd38      	pop	{r3, r4, r5, pc}
 800bd06:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd08:	b112      	cbz	r2, 800bd10 <_raise_r+0x1e>
 800bd0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd0e:	b94b      	cbnz	r3, 800bd24 <_raise_r+0x32>
 800bd10:	4628      	mov	r0, r5
 800bd12:	f000 f831 	bl	800bd78 <_getpid_r>
 800bd16:	4622      	mov	r2, r4
 800bd18:	4601      	mov	r1, r0
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd20:	f000 b818 	b.w	800bd54 <_kill_r>
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d00a      	beq.n	800bd3e <_raise_r+0x4c>
 800bd28:	1c59      	adds	r1, r3, #1
 800bd2a:	d103      	bne.n	800bd34 <_raise_r+0x42>
 800bd2c:	2316      	movs	r3, #22
 800bd2e:	6003      	str	r3, [r0, #0]
 800bd30:	2001      	movs	r0, #1
 800bd32:	e7e7      	b.n	800bd04 <_raise_r+0x12>
 800bd34:	2100      	movs	r1, #0
 800bd36:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd3a:	4620      	mov	r0, r4
 800bd3c:	4798      	blx	r3
 800bd3e:	2000      	movs	r0, #0
 800bd40:	e7e0      	b.n	800bd04 <_raise_r+0x12>
	...

0800bd44 <raise>:
 800bd44:	4b02      	ldr	r3, [pc, #8]	@ (800bd50 <raise+0xc>)
 800bd46:	4601      	mov	r1, r0
 800bd48:	6818      	ldr	r0, [r3, #0]
 800bd4a:	f7ff bfd2 	b.w	800bcf2 <_raise_r>
 800bd4e:	bf00      	nop
 800bd50:	20000164 	.word	0x20000164

0800bd54 <_kill_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4d07      	ldr	r5, [pc, #28]	@ (800bd74 <_kill_r+0x20>)
 800bd58:	2300      	movs	r3, #0
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	4608      	mov	r0, r1
 800bd5e:	4611      	mov	r1, r2
 800bd60:	602b      	str	r3, [r5, #0]
 800bd62:	f7f8 fc77 	bl	8004654 <_kill>
 800bd66:	1c43      	adds	r3, r0, #1
 800bd68:	d102      	bne.n	800bd70 <_kill_r+0x1c>
 800bd6a:	682b      	ldr	r3, [r5, #0]
 800bd6c:	b103      	cbz	r3, 800bd70 <_kill_r+0x1c>
 800bd6e:	6023      	str	r3, [r4, #0]
 800bd70:	bd38      	pop	{r3, r4, r5, pc}
 800bd72:	bf00      	nop
 800bd74:	20000710 	.word	0x20000710

0800bd78 <_getpid_r>:
 800bd78:	f7f8 bc64 	b.w	8004644 <_getpid>

0800bd7c <_init>:
 800bd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7e:	bf00      	nop
 800bd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd82:	bc08      	pop	{r3}
 800bd84:	469e      	mov	lr, r3
 800bd86:	4770      	bx	lr

0800bd88 <_fini>:
 800bd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd8a:	bf00      	nop
 800bd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd8e:	bc08      	pop	{r3}
 800bd90:	469e      	mov	lr, r3
 800bd92:	4770      	bx	lr
