[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 349
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetRange/dut.v
n<> u<348> t<Top_level_rule> c<1> l<2:1> el<19:1>
  n<> u<1> t<Null_rule> p<348> s<347> l<2:1> el<2:1>
  n<> u<347> t<Source_text> p<348> c<126> l<2:1> el<17:10>
    n<> u<126> t<Description> p<347> c<125> s<195> l<2:1> el<5:10>
      n<> u<125> t<Module_declaration> p<126> c<66> l<2:1> el<5:10>
        n<> u<66> t<Module_ansi_header> p<125> c<2> s<100> l<2:1> el<2:88>
          n<module> u<2> t<Module_keyword> p<66> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<STRING_CONST> p<66> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<66> s<17> l<2:12> el<2:12>
          n<> u<17> t<Parameter_port_list> p<66> c<16> s<65> l<2:12> el<2:34>
            n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<2:14> el<2:33>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:14> el<2:33>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<2:24> el<2:24>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<2:24> el<2:33>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<2:24> el<2:33>
                    n<width> u<6> t<STRING_CONST> p<13> s<12> l<2:24> el<2:29>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:32> el<2:33>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:32> el<2:33>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<2:32> el<2:33>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<2:32> el<2:33>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<2:32> el<2:33>
                              n<1> u<7> t<INT_CONST> p<8> l<2:32> el<2:33>
          n<> u<65> t<Port_declaration_list> p<66> c<40> l<2:35> el<2:87>
            n<> u<40> t<Ansi_port_declaration> p<65> c<38> s<64> l<2:36> el<2:60>
              n<> u<38> t<Net_port_header> p<40> c<18> s<39> l<2:36> el<2:58>
                n<> u<18> t<PortDir_Inp> p<38> s<37> l<2:36> el<2:41>
                n<> u<37> t<Net_port_type> p<38> c<19> l<2:42> el<2:58>
                  n<> u<19> t<NetType_Wire> p<37> s<36> l<2:42> el<2:46>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<2:47> el<2:58>
                    n<> u<35> t<Packed_dimension> p<36> c<34> l<2:47> el<2:58>
                      n<> u<34> t<Constant_range> p<35> c<29> l<2:48> el<2:57>
                        n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<2:48> el<2:55>
                          n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<2:48> el<2:53>
                            n<> u<22> t<Constant_primary> p<23> c<21> l<2:48> el<2:53>
                              n<> u<21> t<Primary_literal> p<22> c<20> l<2:48> el<2:53>
                                n<width> u<20> t<STRING_CONST> p<21> l<2:48> el<2:53>
                          n<> u<28> t<BinOp_Minus> p<29> s<27> l<2:53> el<2:54>
                          n<> u<27> t<Constant_expression> p<29> c<26> l<2:54> el<2:55>
                            n<> u<26> t<Constant_primary> p<27> c<25> l<2:54> el<2:55>
                              n<> u<25> t<Primary_literal> p<26> c<24> l<2:54> el<2:55>
                                n<1> u<24> t<INT_CONST> p<25> l<2:54> el<2:55>
                        n<> u<33> t<Constant_expression> p<34> c<32> l<2:56> el<2:57>
                          n<> u<32> t<Constant_primary> p<33> c<31> l<2:56> el<2:57>
                            n<> u<31> t<Primary_literal> p<32> c<30> l<2:56> el<2:57>
                              n<0> u<30> t<INT_CONST> p<31> l<2:56> el<2:57>
              n<i> u<39> t<STRING_CONST> p<40> l<2:59> el<2:60>
            n<> u<64> t<Ansi_port_declaration> p<65> c<62> l<2:62> el<2:86>
              n<> u<62> t<Net_port_header> p<64> c<41> s<63> l<2:62> el<2:84>
                n<> u<41> t<PortDir_Out> p<62> s<61> l<2:62> el<2:68>
                n<> u<61> t<Net_port_type> p<62> c<60> l<2:69> el<2:84>
                  n<> u<60> t<Data_type_or_implicit> p<61> c<59> l<2:69> el<2:84>
                    n<> u<59> t<Data_type> p<60> c<42> l<2:69> el<2:84>
                      n<> u<42> t<IntVec_TypeReg> p<59> s<58> l<2:69> el<2:72>
                      n<> u<58> t<Packed_dimension> p<59> c<57> l<2:73> el<2:84>
                        n<> u<57> t<Constant_range> p<58> c<52> l<2:74> el<2:83>
                          n<> u<52> t<Constant_expression> p<57> c<46> s<56> l<2:74> el<2:81>
                            n<> u<46> t<Constant_expression> p<52> c<45> s<51> l<2:74> el<2:79>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<2:74> el<2:79>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<2:74> el<2:79>
                                  n<width> u<43> t<STRING_CONST> p<44> l<2:74> el<2:79>
                            n<> u<51> t<BinOp_Minus> p<52> s<50> l<2:79> el<2:80>
                            n<> u<50> t<Constant_expression> p<52> c<49> l<2:80> el<2:81>
                              n<> u<49> t<Constant_primary> p<50> c<48> l<2:80> el<2:81>
                                n<> u<48> t<Primary_literal> p<49> c<47> l<2:80> el<2:81>
                                  n<1> u<47> t<INT_CONST> p<48> l<2:80> el<2:81>
                          n<> u<56> t<Constant_expression> p<57> c<55> l<2:82> el<2:83>
                            n<> u<55> t<Constant_primary> p<56> c<54> l<2:82> el<2:83>
                              n<> u<54> t<Primary_literal> p<55> c<53> l<2:82> el<2:83>
                                n<0> u<53> t<INT_CONST> p<54> l<2:82> el<2:83>
              n<o> u<63> t<STRING_CONST> p<64> l<2:85> el<2:86>
        n<> u<100> t<Non_port_module_item> p<125> c<99> s<123> l<3:3> el<3:58>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<3:3> el<3:58>
            n<> u<98> t<Module_instantiation> p<99> c<67> l<3:3> el<3:58>
              n<ConnectTB> u<67> t<STRING_CONST> p<98> s<77> l<3:3> el<3:12>
              n<> u<77> t<Parameter_value_assignment> p<98> c<76> s<97> l<3:13> el<3:29>
                n<> u<76> t<Parameter_assignment_list> p<77> c<75> l<3:15> el<3:28>
                  n<> u<75> t<Named_parameter_assignment> p<76> c<68> l<3:15> el<3:28>
                    n<width> u<68> t<STRING_CONST> p<75> s<74> l<3:16> el<3:21>
                    n<> u<74> t<Param_expression> p<75> c<73> l<3:22> el<3:27>
                      n<> u<73> t<Mintypmax_expression> p<74> c<72> l<3:22> el<3:27>
                        n<> u<72> t<Expression> p<73> c<71> l<3:22> el<3:27>
                          n<> u<71> t<Primary> p<72> c<70> l<3:22> el<3:27>
                            n<> u<70> t<Primary_literal> p<71> c<69> l<3:22> el<3:27>
                              n<width> u<69> t<STRING_CONST> p<70> l<3:22> el<3:27>
              n<> u<97> t<Hierarchical_instance> p<98> c<79> l<3:30> el<3:57>
                n<> u<79> t<Name_of_instance> p<97> c<78> s<96> l<3:30> el<3:36>
                  n<conntb> u<78> t<STRING_CONST> p<79> l<3:30> el<3:36>
                n<> u<96> t<Port_connection_list> p<97> c<87> l<3:37> el<3:56>
                  n<> u<87> t<Named_port_connection> p<96> c<80> s<95> l<3:37> el<3:46>
                    n<con_i> u<80> t<STRING_CONST> p<87> s<85> l<3:38> el<3:43>
                    n<> u<85> t<OPEN_PARENS> p<87> s<84> l<3:43> el<3:44>
                    n<> u<84> t<Expression> p<87> c<83> s<86> l<3:44> el<3:45>
                      n<> u<83> t<Primary> p<84> c<82> l<3:44> el<3:45>
                        n<> u<82> t<Primary_literal> p<83> c<81> l<3:44> el<3:45>
                          n<i> u<81> t<STRING_CONST> p<82> l<3:44> el<3:45>
                    n<> u<86> t<CLOSE_PARENS> p<87> l<3:45> el<3:46>
                  n<> u<95> t<Named_port_connection> p<96> c<88> l<3:47> el<3:56>
                    n<con_o> u<88> t<STRING_CONST> p<95> s<93> l<3:48> el<3:53>
                    n<> u<93> t<OPEN_PARENS> p<95> s<92> l<3:53> el<3:54>
                    n<> u<92> t<Expression> p<95> c<91> s<94> l<3:54> el<3:55>
                      n<> u<91> t<Primary> p<92> c<90> l<3:54> el<3:55>
                        n<> u<90> t<Primary_literal> p<91> c<89> l<3:54> el<3:55>
                          n<o> u<89> t<STRING_CONST> p<90> l<3:54> el<3:55>
                    n<> u<94> t<CLOSE_PARENS> p<95> l<3:55> el<3:56>
        n<> u<123> t<Non_port_module_item> p<125> c<122> s<124> l<4:3> el<4:43>
          n<> u<122> t<Module_or_generate_item> p<123> c<121> l<4:3> el<4:43>
            n<> u<121> t<Module_instantiation> p<122> c<101> l<4:3> el<4:43>
              n<middle> u<101> t<STRING_CONST> p<121> s<111> l<4:3> el<4:9>
              n<> u<111> t<Parameter_value_assignment> p<121> c<110> s<120> l<4:10> el<4:26>
                n<> u<110> t<Parameter_assignment_list> p<111> c<109> l<4:12> el<4:25>
                  n<> u<109> t<Named_parameter_assignment> p<110> c<102> l<4:12> el<4:25>
                    n<width> u<102> t<STRING_CONST> p<109> s<108> l<4:13> el<4:18>
                    n<> u<108> t<Param_expression> p<109> c<107> l<4:19> el<4:24>
                      n<> u<107> t<Mintypmax_expression> p<108> c<106> l<4:19> el<4:24>
                        n<> u<106> t<Expression> p<107> c<105> l<4:19> el<4:24>
                          n<> u<105> t<Primary> p<106> c<104> l<4:19> el<4:24>
                            n<> u<104> t<Primary_literal> p<105> c<103> l<4:19> el<4:24>
                              n<width> u<103> t<STRING_CONST> p<104> l<4:19> el<4:24>
              n<> u<120> t<Hierarchical_instance> p<121> c<113> l<4:27> el<4:42>
                n<> u<113> t<Name_of_instance> p<120> c<112> s<119> l<4:27> el<4:34>
                  n<middle1> u<112> t<STRING_CONST> p<113> l<4:27> el<4:34>
                n<> u<119> t<Port_connection_list> p<120> c<118> l<4:35> el<4:41>
                  n<> u<118> t<Ordered_port_connection> p<119> c<117> l<4:35> el<4:41>
                    n<> u<117> t<Expression> p<118> c<116> l<4:35> el<4:41>
                      n<> u<116> t<Primary> p<117> c<115> l<4:35> el<4:41>
                        n<> u<115> t<Primary_literal> p<116> c<114> l<4:35> el<4:41>
                          n<conntb> u<114> t<STRING_CONST> p<115> l<4:35> el<4:41>
        n<> u<124> t<ENDMODULE> p<125> l<5:1> el<5:10>
    n<> u<195> t<Description> p<347> c<194> s<263> l<8:1> el<9:13>
      n<> u<194> t<Interface_declaration> p<195> c<192> l<8:1> el<9:13>
        n<> u<192> t<Interface_ansi_header> p<194> c<127> s<193> l<8:1> el<8:106>
          n<> u<127> t<INTERFACE> p<192> s<129> l<8:1> el<8:10>
          n<ConnectTB> u<129> t<Interface_identifier> p<192> c<128> s<130> l<8:11> el<8:20>
            n<ConnectTB> u<128> t<STRING_CONST> p<129> l<8:11> el<8:20>
          n<> u<130> t<Package_import_declaration_list> p<192> s<143> l<8:21> el<8:21>
          n<> u<143> t<Parameter_port_list> p<192> c<142> s<191> l<8:21> el<8:43>
            n<> u<142> t<Parameter_port_declaration> p<143> c<141> l<8:23> el<8:42>
              n<> u<141> t<Parameter_declaration> p<142> c<131> l<8:23> el<8:42>
                n<> u<131> t<Data_type_or_implicit> p<141> s<140> l<8:33> el<8:33>
                n<> u<140> t<Param_assignment_list> p<141> c<139> l<8:33> el<8:42>
                  n<> u<139> t<Param_assignment> p<140> c<132> l<8:33> el<8:42>
                    n<width> u<132> t<STRING_CONST> p<139> s<138> l<8:33> el<8:38>
                    n<> u<138> t<Constant_param_expression> p<139> c<137> l<8:41> el<8:42>
                      n<> u<137> t<Constant_mintypmax_expression> p<138> c<136> l<8:41> el<8:42>
                        n<> u<136> t<Constant_expression> p<137> c<135> l<8:41> el<8:42>
                          n<> u<135> t<Constant_primary> p<136> c<134> l<8:41> el<8:42>
                            n<> u<134> t<Primary_literal> p<135> c<133> l<8:41> el<8:42>
                              n<1> u<133> t<INT_CONST> p<134> l<8:41> el<8:42>
          n<> u<191> t<Port_declaration_list> p<192> c<166> l<8:44> el<8:104>
            n<> u<166> t<Ansi_port_declaration> p<191> c<164> s<190> l<8:45> el<8:73>
              n<> u<164> t<Net_port_header> p<166> c<144> s<165> l<8:45> el<8:67>
                n<> u<144> t<PortDir_Inp> p<164> s<163> l<8:45> el<8:50>
                n<> u<163> t<Net_port_type> p<164> c<145> l<8:51> el<8:67>
                  n<> u<145> t<NetType_Wire> p<163> s<162> l<8:51> el<8:55>
                  n<> u<162> t<Data_type_or_implicit> p<163> c<161> l<8:56> el<8:67>
                    n<> u<161> t<Packed_dimension> p<162> c<160> l<8:56> el<8:67>
                      n<> u<160> t<Constant_range> p<161> c<155> l<8:57> el<8:66>
                        n<> u<155> t<Constant_expression> p<160> c<149> s<159> l<8:57> el<8:64>
                          n<> u<149> t<Constant_expression> p<155> c<148> s<154> l<8:57> el<8:62>
                            n<> u<148> t<Constant_primary> p<149> c<147> l<8:57> el<8:62>
                              n<> u<147> t<Primary_literal> p<148> c<146> l<8:57> el<8:62>
                                n<width> u<146> t<STRING_CONST> p<147> l<8:57> el<8:62>
                          n<> u<154> t<BinOp_Minus> p<155> s<153> l<8:62> el<8:63>
                          n<> u<153> t<Constant_expression> p<155> c<152> l<8:63> el<8:64>
                            n<> u<152> t<Constant_primary> p<153> c<151> l<8:63> el<8:64>
                              n<> u<151> t<Primary_literal> p<152> c<150> l<8:63> el<8:64>
                                n<1> u<150> t<INT_CONST> p<151> l<8:63> el<8:64>
                        n<> u<159> t<Constant_expression> p<160> c<158> l<8:65> el<8:66>
                          n<> u<158> t<Constant_primary> p<159> c<157> l<8:65> el<8:66>
                            n<> u<157> t<Primary_literal> p<158> c<156> l<8:65> el<8:66>
                              n<0> u<156> t<INT_CONST> p<157> l<8:65> el<8:66>
              n<con_i> u<165> t<STRING_CONST> p<166> l<8:68> el<8:73>
            n<> u<190> t<Ansi_port_declaration> p<191> c<188> l<8:75> el<8:103>
              n<> u<188> t<Net_port_header> p<190> c<167> s<189> l<8:75> el<8:97>
                n<> u<167> t<PortDir_Out> p<188> s<187> l<8:75> el<8:81>
                n<> u<187> t<Net_port_type> p<188> c<186> l<8:82> el<8:97>
                  n<> u<186> t<Data_type_or_implicit> p<187> c<185> l<8:82> el<8:97>
                    n<> u<185> t<Data_type> p<186> c<168> l<8:82> el<8:97>
                      n<> u<168> t<IntVec_TypeReg> p<185> s<184> l<8:82> el<8:85>
                      n<> u<184> t<Packed_dimension> p<185> c<183> l<8:86> el<8:97>
                        n<> u<183> t<Constant_range> p<184> c<178> l<8:87> el<8:96>
                          n<> u<178> t<Constant_expression> p<183> c<172> s<182> l<8:87> el<8:94>
                            n<> u<172> t<Constant_expression> p<178> c<171> s<177> l<8:87> el<8:92>
                              n<> u<171> t<Constant_primary> p<172> c<170> l<8:87> el<8:92>
                                n<> u<170> t<Primary_literal> p<171> c<169> l<8:87> el<8:92>
                                  n<width> u<169> t<STRING_CONST> p<170> l<8:87> el<8:92>
                            n<> u<177> t<BinOp_Minus> p<178> s<176> l<8:92> el<8:93>
                            n<> u<176> t<Constant_expression> p<178> c<175> l<8:93> el<8:94>
                              n<> u<175> t<Constant_primary> p<176> c<174> l<8:93> el<8:94>
                                n<> u<174> t<Primary_literal> p<175> c<173> l<8:93> el<8:94>
                                  n<1> u<173> t<INT_CONST> p<174> l<8:93> el<8:94>
                          n<> u<182> t<Constant_expression> p<183> c<181> l<8:95> el<8:96>
                            n<> u<181> t<Constant_primary> p<182> c<180> l<8:95> el<8:96>
                              n<> u<180> t<Primary_literal> p<181> c<179> l<8:95> el<8:96>
                                n<0> u<179> t<INT_CONST> p<180> l<8:95> el<8:96>
              n<con_o> u<189> t<STRING_CONST> p<190> l<8:98> el<8:103>
        n<> u<193> t<ENDINTERFACE> p<194> l<9:1> el<9:13>
    n<> u<263> t<Description> p<347> c<262> s<346> l<11:1> el<13:10>
      n<> u<262> t<Module_declaration> p<263> c<220> l<11:1> el<13:10>
        n<> u<220> t<Module_ansi_header> p<262> c<196> s<260> l<11:1> el<11:55>
          n<module> u<196> t<Module_keyword> p<220> s<197> l<11:1> el<11:7>
          n<middle> u<197> t<STRING_CONST> p<220> s<198> l<11:8> el<11:14>
          n<> u<198> t<Package_import_declaration_list> p<220> s<211> l<11:15> el<11:15>
          n<> u<211> t<Parameter_port_list> p<220> c<210> s<219> l<11:15> el<11:37>
            n<> u<210> t<Parameter_port_declaration> p<211> c<209> l<11:17> el<11:36>
              n<> u<209> t<Parameter_declaration> p<210> c<199> l<11:17> el<11:36>
                n<> u<199> t<Data_type_or_implicit> p<209> s<208> l<11:27> el<11:27>
                n<> u<208> t<Param_assignment_list> p<209> c<207> l<11:27> el<11:36>
                  n<> u<207> t<Param_assignment> p<208> c<200> l<11:27> el<11:36>
                    n<width> u<200> t<STRING_CONST> p<207> s<206> l<11:27> el<11:32>
                    n<> u<206> t<Constant_param_expression> p<207> c<205> l<11:35> el<11:36>
                      n<> u<205> t<Constant_mintypmax_expression> p<206> c<204> l<11:35> el<11:36>
                        n<> u<204> t<Constant_expression> p<205> c<203> l<11:35> el<11:36>
                          n<> u<203> t<Constant_primary> p<204> c<202> l<11:35> el<11:36>
                            n<> u<202> t<Primary_literal> p<203> c<201> l<11:35> el<11:36>
                              n<1> u<201> t<INT_CONST> p<202> l<11:35> el<11:36>
          n<> u<219> t<Port_declaration_list> p<220> c<218> l<11:38> el<11:54>
            n<> u<218> t<Ansi_port_declaration> p<219> c<216> l<11:39> el<11:53>
              n<> u<216> t<Net_port_header> p<218> c<215> s<217> l<11:39> el<11:48>
                n<> u<215> t<Net_port_type> p<216> c<214> l<11:39> el<11:48>
                  n<> u<214> t<Data_type_or_implicit> p<215> c<213> l<11:39> el<11:48>
                    n<ConnectTB> u<213> t<Data_type> p<214> c<212> l<11:39> el<11:48>
                      n<ConnectTB> u<212> t<STRING_CONST> p<213> l<11:39> el<11:48>
              n<conn> u<217> t<STRING_CONST> p<218> l<11:49> el<11:53>
        n<> u<260> t<Non_port_module_item> p<262> c<259> s<261> l<12:3> el<12:64>
          n<> u<259> t<Module_or_generate_item> p<260> c<258> l<12:3> el<12:64>
            n<> u<258> t<Module_instantiation> p<259> c<221> l<12:3> el<12:64>
              n<SUB> u<221> t<STRING_CONST> p<258> s<231> l<12:3> el<12:6>
              n<> u<231> t<Parameter_value_assignment> p<258> c<230> s<257> l<12:7> el<12:23>
                n<> u<230> t<Parameter_assignment_list> p<231> c<229> l<12:9> el<12:22>
                  n<> u<229> t<Named_parameter_assignment> p<230> c<222> l<12:9> el<12:22>
                    n<width> u<222> t<STRING_CONST> p<229> s<228> l<12:10> el<12:15>
                    n<> u<228> t<Param_expression> p<229> c<227> l<12:16> el<12:21>
                      n<> u<227> t<Mintypmax_expression> p<228> c<226> l<12:16> el<12:21>
                        n<> u<226> t<Expression> p<227> c<225> l<12:16> el<12:21>
                          n<> u<225> t<Primary> p<226> c<224> l<12:16> el<12:21>
                            n<> u<224> t<Primary_literal> p<225> c<223> l<12:16> el<12:21>
                              n<width> u<223> t<STRING_CONST> p<224> l<12:16> el<12:21>
              n<> u<257> t<Hierarchical_instance> p<258> c<233> l<12:24> el<12:63>
                n<> u<233> t<Name_of_instance> p<257> c<232> s<256> l<12:24> el<12:28>
                  n<sub1> u<232> t<STRING_CONST> p<233> l<12:24> el<12:28>
                n<> u<256> t<Port_connection_list> p<257> c<244> l<12:29> el<12:62>
                  n<> u<244> t<Named_port_connection> p<256> c<234> s<255> l<12:29> el<12:45>
                    n<inp> u<234> t<STRING_CONST> p<244> s<242> l<12:30> el<12:33>
                    n<> u<242> t<OPEN_PARENS> p<244> s<241> l<12:33> el<12:34>
                    n<> u<241> t<Expression> p<244> c<240> s<243> l<12:34> el<12:44>
                      n<> u<240> t<Primary> p<241> c<239> l<12:34> el<12:44>
                        n<> u<239> t<Complex_func_call> p<240> c<235> l<12:34> el<12:44>
                          n<conn> u<235> t<STRING_CONST> p<239> s<236> l<12:34> el<12:38>
                          n<con_i> u<236> t<STRING_CONST> p<239> s<238> l<12:39> el<12:44>
                          n<> u<238> t<Select> p<239> c<237> l<12:44> el<12:44>
                            n<> u<237> t<Bit_select> p<238> l<12:44> el<12:44>
                    n<> u<243> t<CLOSE_PARENS> p<244> l<12:44> el<12:45>
                  n<> u<255> t<Named_port_connection> p<256> c<245> l<12:46> el<12:62>
                    n<out> u<245> t<STRING_CONST> p<255> s<253> l<12:47> el<12:50>
                    n<> u<253> t<OPEN_PARENS> p<255> s<252> l<12:50> el<12:51>
                    n<> u<252> t<Expression> p<255> c<251> s<254> l<12:51> el<12:61>
                      n<> u<251> t<Primary> p<252> c<250> l<12:51> el<12:61>
                        n<> u<250> t<Complex_func_call> p<251> c<246> l<12:51> el<12:61>
                          n<conn> u<246> t<STRING_CONST> p<250> s<247> l<12:51> el<12:55>
                          n<con_o> u<247> t<STRING_CONST> p<250> s<249> l<12:56> el<12:61>
                          n<> u<249> t<Select> p<250> c<248> l<12:61> el<12:61>
                            n<> u<248> t<Bit_select> p<249> l<12:61> el<12:61>
                    n<> u<254> t<CLOSE_PARENS> p<255> l<12:61> el<12:62>
        n<> u<261> t<ENDMODULE> p<262> l<13:1> el<13:10>
    n<> u<346> t<Description> p<347> c<345> l<15:1> el<17:10>
      n<> u<345> t<Module_declaration> p<346> c<328> l<15:1> el<17:10>
        n<> u<328> t<Module_ansi_header> p<345> c<264> s<343> l<15:1> el<15:92>
          n<module> u<264> t<Module_keyword> p<328> s<265> l<15:1> el<15:7>
          n<SUB> u<265> t<STRING_CONST> p<328> s<266> l<15:8> el<15:11>
          n<> u<266> t<Package_import_declaration_list> p<328> s<279> l<15:12> el<15:12>
          n<> u<279> t<Parameter_port_list> p<328> c<278> s<327> l<15:12> el<15:34>
            n<> u<278> t<Parameter_port_declaration> p<279> c<277> l<15:14> el<15:33>
              n<> u<277> t<Parameter_declaration> p<278> c<267> l<15:14> el<15:33>
                n<> u<267> t<Data_type_or_implicit> p<277> s<276> l<15:24> el<15:24>
                n<> u<276> t<Param_assignment_list> p<277> c<275> l<15:24> el<15:33>
                  n<> u<275> t<Param_assignment> p<276> c<268> l<15:24> el<15:33>
                    n<width> u<268> t<STRING_CONST> p<275> s<274> l<15:24> el<15:29>
                    n<> u<274> t<Constant_param_expression> p<275> c<273> l<15:32> el<15:33>
                      n<> u<273> t<Constant_mintypmax_expression> p<274> c<272> l<15:32> el<15:33>
                        n<> u<272> t<Constant_expression> p<273> c<271> l<15:32> el<15:33>
                          n<> u<271> t<Constant_primary> p<272> c<270> l<15:32> el<15:33>
                            n<> u<270> t<Primary_literal> p<271> c<269> l<15:32> el<15:33>
                              n<1> u<269> t<INT_CONST> p<270> l<15:32> el<15:33>
          n<> u<327> t<Port_declaration_list> p<328> c<302> l<15:35> el<15:91>
            n<> u<302> t<Ansi_port_declaration> p<327> c<300> s<326> l<15:36> el<15:62>
              n<> u<300> t<Net_port_header> p<302> c<280> s<301> l<15:36> el<15:58>
                n<> u<280> t<PortDir_Inp> p<300> s<299> l<15:36> el<15:41>
                n<> u<299> t<Net_port_type> p<300> c<281> l<15:42> el<15:58>
                  n<> u<281> t<NetType_Wire> p<299> s<298> l<15:42> el<15:46>
                  n<> u<298> t<Data_type_or_implicit> p<299> c<297> l<15:47> el<15:58>
                    n<> u<297> t<Packed_dimension> p<298> c<296> l<15:47> el<15:58>
                      n<> u<296> t<Constant_range> p<297> c<291> l<15:48> el<15:57>
                        n<> u<291> t<Constant_expression> p<296> c<285> s<295> l<15:48> el<15:55>
                          n<> u<285> t<Constant_expression> p<291> c<284> s<290> l<15:48> el<15:53>
                            n<> u<284> t<Constant_primary> p<285> c<283> l<15:48> el<15:53>
                              n<> u<283> t<Primary_literal> p<284> c<282> l<15:48> el<15:53>
                                n<width> u<282> t<STRING_CONST> p<283> l<15:48> el<15:53>
                          n<> u<290> t<BinOp_Minus> p<291> s<289> l<15:53> el<15:54>
                          n<> u<289> t<Constant_expression> p<291> c<288> l<15:54> el<15:55>
                            n<> u<288> t<Constant_primary> p<289> c<287> l<15:54> el<15:55>
                              n<> u<287> t<Primary_literal> p<288> c<286> l<15:54> el<15:55>
                                n<1> u<286> t<INT_CONST> p<287> l<15:54> el<15:55>
                        n<> u<295> t<Constant_expression> p<296> c<294> l<15:56> el<15:57>
                          n<> u<294> t<Constant_primary> p<295> c<293> l<15:56> el<15:57>
                            n<> u<293> t<Primary_literal> p<294> c<292> l<15:56> el<15:57>
                              n<0> u<292> t<INT_CONST> p<293> l<15:56> el<15:57>
              n<inp> u<301> t<STRING_CONST> p<302> l<15:59> el<15:62>
            n<> u<326> t<Ansi_port_declaration> p<327> c<324> l<15:64> el<15:90>
              n<> u<324> t<Net_port_header> p<326> c<303> s<325> l<15:64> el<15:86>
                n<> u<303> t<PortDir_Out> p<324> s<323> l<15:64> el<15:70>
                n<> u<323> t<Net_port_type> p<324> c<322> l<15:71> el<15:86>
                  n<> u<322> t<Data_type_or_implicit> p<323> c<321> l<15:71> el<15:86>
                    n<> u<321> t<Data_type> p<322> c<304> l<15:71> el<15:86>
                      n<> u<304> t<IntVec_TypeReg> p<321> s<320> l<15:71> el<15:74>
                      n<> u<320> t<Packed_dimension> p<321> c<319> l<15:75> el<15:86>
                        n<> u<319> t<Constant_range> p<320> c<314> l<15:76> el<15:85>
                          n<> u<314> t<Constant_expression> p<319> c<308> s<318> l<15:76> el<15:83>
                            n<> u<308> t<Constant_expression> p<314> c<307> s<313> l<15:76> el<15:81>
                              n<> u<307> t<Constant_primary> p<308> c<306> l<15:76> el<15:81>
                                n<> u<306> t<Primary_literal> p<307> c<305> l<15:76> el<15:81>
                                  n<width> u<305> t<STRING_CONST> p<306> l<15:76> el<15:81>
                            n<> u<313> t<BinOp_Minus> p<314> s<312> l<15:81> el<15:82>
                            n<> u<312> t<Constant_expression> p<314> c<311> l<15:82> el<15:83>
                              n<> u<311> t<Constant_primary> p<312> c<310> l<15:82> el<15:83>
                                n<> u<310> t<Primary_literal> p<311> c<309> l<15:82> el<15:83>
                                  n<1> u<309> t<INT_CONST> p<310> l<15:82> el<15:83>
                          n<> u<318> t<Constant_expression> p<319> c<317> l<15:84> el<15:85>
                            n<> u<317> t<Constant_primary> p<318> c<316> l<15:84> el<15:85>
                              n<> u<316> t<Primary_literal> p<317> c<315> l<15:84> el<15:85>
                                n<0> u<315> t<INT_CONST> p<316> l<15:84> el<15:85>
              n<out> u<325> t<STRING_CONST> p<326> l<15:87> el<15:90>
        n<> u<343> t<Non_port_module_item> p<345> c<342> s<344> l<16:3> el<16:20>
          n<> u<342> t<Module_or_generate_item> p<343> c<341> l<16:3> el<16:20>
            n<> u<341> t<Module_common_item> p<342> c<340> l<16:3> el<16:20>
              n<> u<340> t<Continuous_assign> p<341> c<339> l<16:3> el<16:20>
                n<> u<339> t<Net_assignment_list> p<340> c<338> l<16:10> el<16:19>
                  n<> u<338> t<Net_assignment> p<339> c<333> l<16:10> el<16:19>
                    n<> u<333> t<Net_lvalue> p<338> c<330> s<337> l<16:10> el<16:13>
                      n<> u<330> t<Ps_or_hierarchical_identifier> p<333> c<329> s<332> l<16:10> el<16:13>
                        n<out> u<329> t<STRING_CONST> p<330> l<16:10> el<16:13>
                      n<> u<332> t<Constant_select> p<333> c<331> l<16:14> el<16:14>
                        n<> u<331> t<Constant_bit_select> p<332> l<16:14> el<16:14>
                    n<> u<337> t<Expression> p<338> c<336> l<16:16> el<16:19>
                      n<> u<336> t<Primary> p<337> c<335> l<16:16> el<16:19>
                        n<> u<335> t<Primary_literal> p<336> c<334> l<16:16> el<16:19>
                          n<inp> u<334> t<STRING_CONST> p<335> l<16:16> el<16:19>
        n<> u<344> t<ENDMODULE> p<345> l<17:1> el<17:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 483
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetRange/tb.v
n<> u<482> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<482> s<481> l<1:1>
  n<> u<481> t<Source_text> p<482> c<285> l<1:1> el<23:10>
    n<> u<285> t<Description> p<481> c<284> s<480> l<1:1> el<13:11>
      n<> u<284> t<Program_declaration> p<285> c<66> l<1:1> el<13:11>
        n<> u<66> t<Program_ansi_header> p<284> c<2> s<282> l<1:1> el<1:105>
          n<> u<2> t<PROGRAM> p<66> s<3> l<1:1> el<1:8>
          n<TESTBENCH> u<3> t<STRING_CONST> p<66> s<4> l<1:9> el<1:18>
          n<> u<4> t<Package_import_declaration_list> p<66> s<17> l<1:19> el<1:19>
          n<> u<17> t<Parameter_port_list> p<66> c<16> s<65> l<1:19> el<1:41>
            n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<1:21> el<1:40>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<1:21> el<1:40>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<1:31> el<1:31>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<1:31> el<1:40>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<1:31> el<1:40>
                    n<width> u<6> t<STRING_CONST> p<13> s<12> l<1:31> el<1:36>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<1:39> el<1:40>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<1:39> el<1:40>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<1:39> el<1:40>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<1:39> el<1:40>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<1:39> el<1:40>
                              n<1> u<7> t<INT_CONST> p<8> l<1:39> el<1:40>
          n<> u<65> t<Port_declaration_list> p<66> c<40> l<1:42> el<1:104>
            n<> u<40> t<Ansi_port_declaration> p<65> c<38> s<64> l<1:43> el<1:73>
              n<> u<38> t<Net_port_header> p<40> c<18> s<39> l<1:43> el<1:65>
                n<> u<18> t<PortDir_Inp> p<38> s<37> l<1:43> el<1:48>
                n<> u<37> t<Net_port_type> p<38> c<19> l<1:49> el<1:65>
                  n<> u<19> t<NetType_Wire> p<37> s<36> l<1:49> el<1:53>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<1:54> el<1:65>
                    n<> u<35> t<Packed_dimension> p<36> c<34> l<1:54> el<1:65>
                      n<> u<34> t<Constant_range> p<35> c<29> l<1:55> el<1:64>
                        n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<1:55> el<1:62>
                          n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<1:55> el<1:60>
                            n<> u<22> t<Constant_primary> p<23> c<21> l<1:55> el<1:60>
                              n<> u<21> t<Primary_literal> p<22> c<20> l<1:55> el<1:60>
                                n<width> u<20> t<STRING_CONST> p<21> l<1:55> el<1:60>
                          n<> u<28> t<BinOp_Minus> p<29> s<27> l<1:60> el<1:61>
                          n<> u<27> t<Constant_expression> p<29> c<26> l<1:61> el<1:62>
                            n<> u<26> t<Constant_primary> p<27> c<25> l<1:61> el<1:62>
                              n<> u<25> t<Primary_literal> p<26> c<24> l<1:61> el<1:62>
                                n<1> u<24> t<INT_CONST> p<25> l<1:61> el<1:62>
                        n<> u<33> t<Constant_expression> p<34> c<32> l<1:63> el<1:64>
                          n<> u<32> t<Constant_primary> p<33> c<31> l<1:63> el<1:64>
                            n<> u<31> t<Primary_literal> p<32> c<30> l<1:63> el<1:64>
                              n<0> u<30> t<INT_CONST> p<31> l<1:63> el<1:64>
              n<observe> u<39> t<STRING_CONST> p<40> l<1:66> el<1:73>
            n<> u<64> t<Ansi_port_declaration> p<65> c<62> l<1:75> el<1:103>
              n<> u<62> t<Net_port_header> p<64> c<41> s<63> l<1:75> el<1:97>
                n<> u<41> t<PortDir_Out> p<62> s<61> l<1:75> el<1:81>
                n<> u<61> t<Net_port_type> p<62> c<60> l<1:82> el<1:97>
                  n<> u<60> t<Data_type_or_implicit> p<61> c<59> l<1:82> el<1:97>
                    n<> u<59> t<Data_type> p<60> c<42> l<1:82> el<1:97>
                      n<> u<42> t<IntVec_TypeReg> p<59> s<58> l<1:82> el<1:85>
                      n<> u<58> t<Packed_dimension> p<59> c<57> l<1:86> el<1:97>
                        n<> u<57> t<Constant_range> p<58> c<52> l<1:87> el<1:96>
                          n<> u<52> t<Constant_expression> p<57> c<46> s<56> l<1:87> el<1:94>
                            n<> u<46> t<Constant_expression> p<52> c<45> s<51> l<1:87> el<1:92>
                              n<> u<45> t<Constant_primary> p<46> c<44> l<1:87> el<1:92>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<1:87> el<1:92>
                                  n<width> u<43> t<STRING_CONST> p<44> l<1:87> el<1:92>
                            n<> u<51> t<BinOp_Minus> p<52> s<50> l<1:92> el<1:93>
                            n<> u<50> t<Constant_expression> p<52> c<49> l<1:93> el<1:94>
                              n<> u<49> t<Constant_primary> p<50> c<48> l<1:93> el<1:94>
                                n<> u<48> t<Primary_literal> p<49> c<47> l<1:93> el<1:94>
                                  n<1> u<47> t<INT_CONST> p<48> l<1:93> el<1:94>
                          n<> u<56> t<Constant_expression> p<57> c<55> l<1:95> el<1:96>
                            n<> u<55> t<Constant_primary> p<56> c<54> l<1:95> el<1:96>
                              n<> u<54> t<Primary_literal> p<55> c<53> l<1:95> el<1:96>
                                n<0> u<53> t<INT_CONST> p<54> l<1:95> el<1:96>
              n<drive> u<63> t<STRING_CONST> p<64> l<1:98> el<1:103>
        n<> u<282> t<Non_port_program_item> p<284> c<281> s<283> l<2:3> el<12:6>
          n<> u<281> t<Initial_construct> p<282> c<280> l<2:3> el<12:6>
            n<> u<280> t<Statement_or_null> p<281> c<279> l<2:11> el<12:6>
              n<> u<279> t<Statement> p<280> c<278> l<2:11> el<12:6>
                n<> u<278> t<Statement_item> p<279> c<277> l<2:11> el<12:6>
                  n<> u<277> t<Seq_block> p<278> c<78> l<2:11> el<12:6>
                    n<> u<78> t<Statement_or_null> p<277> c<77> s<87> l<3:5> el<3:27>
                      n<> u<77> t<Statement> p<78> c<76> l<3:5> el<3:27>
                        n<> u<76> t<Statement_item> p<77> c<75> l<3:5> el<3:27>
                          n<> u<75> t<Subroutine_call_statement> p<76> c<74> l<3:5> el<3:27>
                            n<> u<74> t<Subroutine_call> p<75> c<67> l<3:5> el<3:26>
                              n<> u<67> t<Dollar_keyword> p<74> s<68> l<3:5> el<3:6>
                              n<dumpfile> u<68> t<STRING_CONST> p<74> s<73> l<3:6> el<3:14>
                              n<> u<73> t<Argument_list> p<74> c<72> l<3:15> el<3:25>
                                n<> u<72> t<Expression> p<73> c<71> l<3:15> el<3:25>
                                  n<> u<71> t<Primary> p<72> c<70> l<3:15> el<3:25>
                                    n<> u<70> t<Primary_literal> p<71> c<69> l<3:15> el<3:25>
                                      n<"test.vcd"> u<69> t<STRING_LITERAL> p<70> l<3:15> el<3:25>
                    n<> u<87> t<Statement_or_null> p<277> c<86> s<115> l<4:5> el<4:15>
                      n<> u<86> t<Statement> p<87> c<85> l<4:5> el<4:15>
                        n<> u<85> t<Statement_item> p<86> c<84> l<4:5> el<4:15>
                          n<> u<84> t<Subroutine_call_statement> p<85> c<83> l<4:5> el<4:15>
                            n<> u<83> t<Subroutine_call> p<84> c<79> l<4:5> el<4:14>
                              n<> u<79> t<Dollar_keyword> p<83> s<80> l<4:5> el<4:6>
                              n<dumpvars> u<80> t<STRING_CONST> p<83> s<82> l<4:6> el<4:14>
                              n<> u<82> t<Select> p<83> c<81> l<4:14> el<4:14>
                                n<> u<81> t<Bit_select> p<82> l<4:14> el<4:14>
                    n<> u<115> t<Statement_or_null> p<277> c<114> s<130> l<5:5> el<5:62>
                      n<> u<114> t<Statement> p<115> c<113> l<5:5> el<5:62>
                        n<> u<113> t<Statement_item> p<114> c<112> l<5:5> el<5:62>
                          n<> u<112> t<Subroutine_call_statement> p<113> c<111> l<5:5> el<5:62>
                            n<> u<111> t<Subroutine_call> p<112> c<88> l<5:5> el<5:61>
                              n<> u<88> t<Dollar_keyword> p<111> s<89> l<5:5> el<5:6>
                              n<monitor> u<89> t<STRING_CONST> p<111> s<110> l<5:6> el<5:13>
                              n<> u<110> t<Argument_list> p<111> c<93> l<5:14> el<5:60>
                                n<> u<93> t<Expression> p<110> c<92> s<99> l<5:14> el<5:39>
                                  n<> u<92> t<Primary> p<93> c<91> l<5:14> el<5:39>
                                    n<> u<91> t<Primary_literal> p<92> c<90> l<5:14> el<5:39>
                                      n<"@%0dns i = %0d, o = %0d"> u<90> t<STRING_LITERAL> p<91> l<5:14> el<5:39>
                                n<> u<99> t<Argument> p<110> c<98> s<104> l<5:40> el<5:45>
                                  n<> u<98> t<Expression> p<99> c<97> l<5:40> el<5:45>
                                    n<> u<97> t<Primary> p<98> c<96> l<5:40> el<5:45>
                                      n<> u<96> t<System_task> p<97> c<95> l<5:40> el<5:45>
                                        n<> u<95> t<System_task_names> p<96> c<94> l<5:40> el<5:45>
                                          n<$time> u<94> t<STRING_CONST> p<95> l<5:41> el<5:45>
                                n<> u<104> t<Argument> p<110> c<103> s<109> l<5:46> el<5:51>
                                  n<> u<103> t<Expression> p<104> c<102> l<5:46> el<5:51>
                                    n<> u<102> t<Primary> p<103> c<101> l<5:46> el<5:51>
                                      n<> u<101> t<Primary_literal> p<102> c<100> l<5:46> el<5:51>
                                        n<drive> u<100> t<STRING_CONST> p<101> l<5:46> el<5:51>
                                n<> u<109> t<Argument> p<110> c<108> l<5:53> el<5:60>
                                  n<> u<108> t<Expression> p<109> c<107> l<5:53> el<5:60>
                                    n<> u<107> t<Primary> p<108> c<106> l<5:53> el<5:60>
                                      n<> u<106> t<Primary_literal> p<107> c<105> l<5:53> el<5:60>
                                        n<observe> u<105> t<STRING_CONST> p<106> l<5:53> el<5:60>
                    n<> u<130> t<Statement_or_null> p<277> c<129> s<184> l<6:5> el<6:17>
                      n<> u<129> t<Statement> p<130> c<128> l<6:5> el<6:17>
                        n<> u<128> t<Statement_item> p<129> c<127> l<6:5> el<6:17>
                          n<> u<127> t<Blocking_assignment> p<128> c<126> l<6:5> el<6:16>
                            n<> u<126> t<Operator_assignment> p<127> c<120> l<6:5> el<6:16>
                              n<> u<120> t<Variable_lvalue> p<126> c<117> s<121> l<6:5> el<6:10>
                                n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<6:5> el<6:10>
                                  n<drive> u<116> t<STRING_CONST> p<117> l<6:5> el<6:10>
                                n<> u<119> t<Select> p<120> c<118> l<6:11> el<6:11>
                                  n<> u<118> t<Bit_select> p<119> l<6:11> el<6:11>
                              n<> u<121> t<AssignOp_Assign> p<126> s<125> l<6:11> el<6:12>
                              n<> u<125> t<Expression> p<126> c<124> l<6:13> el<6:16>
                                n<> u<124> t<Primary> p<125> c<123> l<6:13> el<6:16>
                                  n<> u<123> t<Primary_literal> p<124> c<122> l<6:13> el<6:16>
                                    n<000> u<122> t<INT_CONST> p<123> l<6:13> el<6:16>
                    n<> u<184> t<Statement_or_null> p<277> c<183> s<206> l<7:5> el<7:86>
                      n<> u<183> t<Statement> p<184> c<182> l<7:5> el<7:86>
                        n<> u<182> t<Statement_item> p<183> c<181> l<7:5> el<7:86>
                          n<> u<181> t<Procedural_timing_control_statement> p<182> c<133> l<7:5> el<7:86>
                            n<> u<133> t<Procedural_timing_control> p<181> c<132> s<180> l<7:5> el<7:7>
                              n<> u<132> t<Delay_control> p<133> c<131> l<7:5> el<7:7>
                                n<#1> u<131> t<INT_CONST> p<132> l<7:5> el<7:7>
                            n<> u<180> t<Statement_or_null> p<181> c<179> l<7:8> el<7:86>
                              n<> u<179> t<Statement> p<180> c<178> l<7:8> el<7:86>
                                n<> u<178> t<Statement_item> p<179> c<177> l<7:8> el<7:86>
                                  n<> u<177> t<Procedural_assertion_statement> p<178> c<176> l<7:8> el<7:86>
                                    n<> u<176> t<Immediate_assertion_statement> p<177> c<175> l<7:8> el<7:86>
                                      n<> u<175> t<Simple_immediate_assertion_statement> p<176> c<174> l<7:8> el<7:86>
                                        n<> u<174> t<Simple_immediate_assert_statement> p<175> c<143> l<7:8> el<7:86>
                                          n<> u<143> t<Expression> p<174> c<137> s<173> l<7:15> el<7:31>
                                            n<> u<137> t<Expression> p<143> c<136> s<142> l<7:15> el<7:20>
                                              n<> u<136> t<Primary> p<137> c<135> l<7:15> el<7:20>
                                                n<> u<135> t<Primary_literal> p<136> c<134> l<7:15> el<7:20>
                                                  n<drive> u<134> t<STRING_CONST> p<135> l<7:15> el<7:20>
                                            n<> u<142> t<BinOp_Equiv> p<143> s<141> l<7:21> el<7:23>
                                            n<> u<141> t<Expression> p<143> c<140> l<7:24> el<7:31>
                                              n<> u<140> t<Primary> p<141> c<139> l<7:24> el<7:31>
                                                n<> u<139> t<Primary_literal> p<140> c<138> l<7:24> el<7:31>
                                                  n<observe> u<138> t<STRING_CONST> p<139> l<7:24> el<7:31>
                                          n<> u<173> t<Action_block> p<174> c<154> l<7:33> el<7:86>
                                            n<> u<154> t<Statement> p<173> c<153> s<172> l<7:33> el<7:49>
                                              n<> u<153> t<Statement_item> p<154> c<152> l<7:33> el<7:49>
                                                n<> u<152> t<Subroutine_call_statement> p<153> c<151> l<7:33> el<7:49>
                                                  n<> u<151> t<Subroutine_call> p<152> c<144> l<7:33> el<7:48>
                                                    n<> u<144> t<Dollar_keyword> p<151> s<145> l<7:33> el<7:34>
                                                    n<display> u<145> t<STRING_CONST> p<151> s<150> l<7:34> el<7:41>
                                                    n<> u<150> t<Argument_list> p<151> c<149> l<7:42> el<7:47>
                                                      n<> u<149> t<Expression> p<150> c<148> l<7:42> el<7:47>
                                                        n<> u<148> t<Primary> p<149> c<147> l<7:42> el<7:47>
                                                          n<> u<147> t<Primary_literal> p<148> c<146> l<7:42> el<7:47>
                                                            n<"OK!"> u<146> t<STRING_LITERAL> p<147> l<7:42> el<7:47>
                                            n<> u<172> t<ELSE> p<173> s<171> l<7:50> el<7:54>
                                            n<> u<171> t<Statement_or_null> p<173> c<170> l<7:55> el<7:86>
                                              n<> u<170> t<Statement> p<171> c<169> l<7:55> el<7:86>
                                                n<> u<169> t<Statement_item> p<170> c<168> l<7:55> el<7:86>
                                                  n<> u<168> t<Subroutine_call_statement> p<169> c<167> l<7:55> el<7:86>
                                                    n<> u<167> t<Subroutine_call> p<168> c<155> l<7:55> el<7:85>
                                                      n<> u<155> t<Dollar_keyword> p<167> s<156> l<7:55> el<7:56>
                                                      n<fatal> u<156> t<STRING_CONST> p<167> s<166> l<7:56> el<7:61>
                                                      n<> u<166> t<Argument_list> p<167> c<160> l<7:62> el<7:84>
                                                        n<> u<160> t<Expression> p<166> c<159> s<165> l<7:62> el<7:63>
                                                          n<> u<159> t<Primary> p<160> c<158> l<7:62> el<7:63>
                                                            n<> u<158> t<Primary_literal> p<159> c<157> l<7:62> el<7:63>
                                                              n<1> u<157> t<INT_CONST> p<158> l<7:62> el<7:63>
                                                        n<> u<165> t<Argument> p<166> c<164> l<7:65> el<7:84>
                                                          n<> u<164> t<Expression> p<165> c<163> l<7:65> el<7:84>
                                                            n<> u<163> t<Primary> p<164> c<162> l<7:65> el<7:84>
                                                              n<> u<162> t<Primary_literal> p<163> c<161> l<7:65> el<7:84>
                                                                n<"drive != observe!"> u<161> t<STRING_LITERAL> p<162> l<7:65> el<7:84>
                    n<> u<206> t<Statement_or_null> p<277> c<205> s<260> l<8:5> el<8:20>
                      n<> u<205> t<Statement> p<206> c<204> l<8:5> el<8:20>
                        n<> u<204> t<Statement_item> p<205> c<203> l<8:5> el<8:20>
                          n<> u<203> t<Procedural_timing_control_statement> p<204> c<187> l<8:5> el<8:20>
                            n<> u<187> t<Procedural_timing_control> p<203> c<186> s<202> l<8:5> el<8:7>
                              n<> u<186> t<Delay_control> p<187> c<185> l<8:5> el<8:7>
                                n<#5> u<185> t<INT_CONST> p<186> l<8:5> el<8:7>
                            n<> u<202> t<Statement_or_null> p<203> c<201> l<8:8> el<8:20>
                              n<> u<201> t<Statement> p<202> c<200> l<8:8> el<8:20>
                                n<> u<200> t<Statement_item> p<201> c<199> l<8:8> el<8:20>
                                  n<> u<199> t<Blocking_assignment> p<200> c<198> l<8:8> el<8:19>
                                    n<> u<198> t<Operator_assignment> p<199> c<192> l<8:8> el<8:19>
                                      n<> u<192> t<Variable_lvalue> p<198> c<189> s<193> l<8:8> el<8:13>
                                        n<> u<189> t<Ps_or_hierarchical_identifier> p<192> c<188> s<191> l<8:8> el<8:13>
                                          n<drive> u<188> t<STRING_CONST> p<189> l<8:8> el<8:13>
                                        n<> u<191> t<Select> p<192> c<190> l<8:14> el<8:14>
                                          n<> u<190> t<Bit_select> p<191> l<8:14> el<8:14>
                                      n<> u<193> t<AssignOp_Assign> p<198> s<197> l<8:14> el<8:15>
                                      n<> u<197> t<Expression> p<198> c<196> l<8:16> el<8:19>
                                        n<> u<196> t<Primary> p<197> c<195> l<8:16> el<8:19>
                                          n<> u<195> t<Primary_literal> p<196> c<194> l<8:16> el<8:19>
                                            n<111> u<194> t<INT_CONST> p<195> l<8:16> el<8:19>
                    n<> u<260> t<Statement_or_null> p<277> c<259> s<275> l<9:5> el<9:86>
                      n<> u<259> t<Statement> p<260> c<258> l<9:5> el<9:86>
                        n<> u<258> t<Statement_item> p<259> c<257> l<9:5> el<9:86>
                          n<> u<257> t<Procedural_timing_control_statement> p<258> c<209> l<9:5> el<9:86>
                            n<> u<209> t<Procedural_timing_control> p<257> c<208> s<256> l<9:5> el<9:7>
                              n<> u<208> t<Delay_control> p<209> c<207> l<9:5> el<9:7>
                                n<#1> u<207> t<INT_CONST> p<208> l<9:5> el<9:7>
                            n<> u<256> t<Statement_or_null> p<257> c<255> l<9:8> el<9:86>
                              n<> u<255> t<Statement> p<256> c<254> l<9:8> el<9:86>
                                n<> u<254> t<Statement_item> p<255> c<253> l<9:8> el<9:86>
                                  n<> u<253> t<Procedural_assertion_statement> p<254> c<252> l<9:8> el<9:86>
                                    n<> u<252> t<Immediate_assertion_statement> p<253> c<251> l<9:8> el<9:86>
                                      n<> u<251> t<Simple_immediate_assertion_statement> p<252> c<250> l<9:8> el<9:86>
                                        n<> u<250> t<Simple_immediate_assert_statement> p<251> c<219> l<9:8> el<9:86>
                                          n<> u<219> t<Expression> p<250> c<213> s<249> l<9:15> el<9:31>
                                            n<> u<213> t<Expression> p<219> c<212> s<218> l<9:15> el<9:20>
                                              n<> u<212> t<Primary> p<213> c<211> l<9:15> el<9:20>
                                                n<> u<211> t<Primary_literal> p<212> c<210> l<9:15> el<9:20>
                                                  n<drive> u<210> t<STRING_CONST> p<211> l<9:15> el<9:20>
                                            n<> u<218> t<BinOp_Equiv> p<219> s<217> l<9:21> el<9:23>
                                            n<> u<217> t<Expression> p<219> c<216> l<9:24> el<9:31>
                                              n<> u<216> t<Primary> p<217> c<215> l<9:24> el<9:31>
                                                n<> u<215> t<Primary_literal> p<216> c<214> l<9:24> el<9:31>
                                                  n<observe> u<214> t<STRING_CONST> p<215> l<9:24> el<9:31>
                                          n<> u<249> t<Action_block> p<250> c<230> l<9:33> el<9:86>
                                            n<> u<230> t<Statement> p<249> c<229> s<248> l<9:33> el<9:49>
                                              n<> u<229> t<Statement_item> p<230> c<228> l<9:33> el<9:49>
                                                n<> u<228> t<Subroutine_call_statement> p<229> c<227> l<9:33> el<9:49>
                                                  n<> u<227> t<Subroutine_call> p<228> c<220> l<9:33> el<9:48>
                                                    n<> u<220> t<Dollar_keyword> p<227> s<221> l<9:33> el<9:34>
                                                    n<display> u<221> t<STRING_CONST> p<227> s<226> l<9:34> el<9:41>
                                                    n<> u<226> t<Argument_list> p<227> c<225> l<9:42> el<9:47>
                                                      n<> u<225> t<Expression> p<226> c<224> l<9:42> el<9:47>
                                                        n<> u<224> t<Primary> p<225> c<223> l<9:42> el<9:47>
                                                          n<> u<223> t<Primary_literal> p<224> c<222> l<9:42> el<9:47>
                                                            n<"OK!"> u<222> t<STRING_LITERAL> p<223> l<9:42> el<9:47>
                                            n<> u<248> t<ELSE> p<249> s<247> l<9:50> el<9:54>
                                            n<> u<247> t<Statement_or_null> p<249> c<246> l<9:55> el<9:86>
                                              n<> u<246> t<Statement> p<247> c<245> l<9:55> el<9:86>
                                                n<> u<245> t<Statement_item> p<246> c<244> l<9:55> el<9:86>
                                                  n<> u<244> t<Subroutine_call_statement> p<245> c<243> l<9:55> el<9:86>
                                                    n<> u<243> t<Subroutine_call> p<244> c<231> l<9:55> el<9:85>
                                                      n<> u<231> t<Dollar_keyword> p<243> s<232> l<9:55> el<9:56>
                                                      n<fatal> u<232> t<STRING_CONST> p<243> s<242> l<9:56> el<9:61>
                                                      n<> u<242> t<Argument_list> p<243> c<236> l<9:62> el<9:84>
                                                        n<> u<236> t<Expression> p<242> c<235> s<241> l<9:62> el<9:63>
                                                          n<> u<235> t<Primary> p<236> c<234> l<9:62> el<9:63>
                                                            n<> u<234> t<Primary_literal> p<235> c<233> l<9:62> el<9:63>
                                                              n<1> u<233> t<INT_CONST> p<234> l<9:62> el<9:63>
                                                        n<> u<241> t<Argument> p<242> c<240> l<9:65> el<9:84>
                                                          n<> u<240> t<Expression> p<241> c<239> l<9:65> el<9:84>
                                                            n<> u<239> t<Primary> p<240> c<238> l<9:65> el<9:84>
                                                              n<> u<238> t<Primary_literal> p<239> c<237> l<9:65> el<9:84>
                                                                n<"drive != observe!"> u<237> t<STRING_LITERAL> p<238> l<9:65> el<9:84>
                    n<> u<275> t<Statement_or_null> p<277> c<274> s<276> l<10:5> el<10:20>
                      n<> u<274> t<Statement> p<275> c<273> l<10:5> el<10:20>
                        n<> u<273> t<Statement_item> p<274> c<272> l<10:5> el<10:20>
                          n<> u<272> t<Procedural_timing_control_statement> p<273> c<263> l<10:5> el<10:20>
                            n<> u<263> t<Procedural_timing_control> p<272> c<262> s<271> l<10:5> el<10:9>
                              n<> u<262> t<Delay_control> p<263> c<261> l<10:5> el<10:9>
                                n<#100> u<261> t<INT_CONST> p<262> l<10:5> el<10:9>
                            n<> u<271> t<Statement_or_null> p<272> c<270> l<10:10> el<10:20>
                              n<> u<270> t<Statement> p<271> c<269> l<10:10> el<10:20>
                                n<> u<269> t<Statement_item> p<270> c<268> l<10:10> el<10:20>
                                  n<> u<268> t<Subroutine_call_statement> p<269> c<267> l<10:10> el<10:20>
                                    n<> u<267> t<Subroutine_call> p<268> c<264> l<10:10> el<10:19>
                                      n<> u<264> t<Dollar_keyword> p<267> s<265> l<10:10> el<10:11>
                                      n<finish> u<265> t<STRING_CONST> p<267> s<266> l<10:11> el<10:17>
                                      n<> u<266> t<Argument_list> p<267> l<10:18> el<10:18>
                    n<> u<276> t<END> p<277> l<12:3> el<12:6>
        n<> u<283> t<ENDPROGRAM> p<284> l<13:1> el<13:11>
    n<> u<480> t<Description> p<481> c<479> l<16:1> el<23:10>
      n<> u<479> t<Module_declaration> p<480> c<290> l<16:1> el<23:10>
        n<> u<290> t<Module_nonansi_header> p<479> c<286> s<307> l<16:1> el<16:14>
          n<module> u<286> t<Module_keyword> p<290> s<287> l<16:1> el<16:7>
          n<TOP> u<287> t<STRING_CONST> p<290> s<288> l<16:8> el<16:11>
          n<> u<288> t<Package_import_declaration_list> p<290> s<289> l<16:11> el<16:11>
          n<> u<289> t<Port_list> p<290> l<16:11> el<16:13>
        n<> u<307> t<Module_item> p<479> c<306> s<335> l<17:3> el<17:24>
          n<> u<306> t<Non_port_module_item> p<307> c<305> l<17:3> el<17:24>
            n<> u<305> t<Module_or_generate_item> p<306> c<304> l<17:3> el<17:24>
              n<> u<304> t<Module_common_item> p<305> c<303> l<17:3> el<17:24>
                n<> u<303> t<Module_or_generate_item_declaration> p<304> c<302> l<17:3> el<17:24>
                  n<> u<302> t<Package_or_generate_item_declaration> p<303> c<301> l<17:3> el<17:24>
                    n<> u<301> t<Parameter_declaration> p<302> c<291> l<17:3> el<17:23>
                      n<> u<291> t<Data_type_or_implicit> p<301> s<300> l<17:13> el<17:13>
                      n<> u<300> t<Param_assignment_list> p<301> c<299> l<17:13> el<17:23>
                        n<> u<299> t<Param_assignment> p<300> c<292> l<17:13> el<17:23>
                          n<width> u<292> t<STRING_CONST> p<299> s<298> l<17:13> el<17:18>
                          n<> u<298> t<Constant_param_expression> p<299> c<297> l<17:21> el<17:23>
                            n<> u<297> t<Constant_mintypmax_expression> p<298> c<296> l<17:21> el<17:23>
                              n<> u<296> t<Constant_expression> p<297> c<295> l<17:21> el<17:23>
                                n<> u<295> t<Constant_primary> p<296> c<294> l<17:21> el<17:23>
                                  n<> u<294> t<Primary_literal> p<295> c<293> l<17:21> el<17:23>
                                    n<16> u<293> t<INT_CONST> p<294> l<17:21> el<17:23>
        n<> u<335> t<Module_item> p<479> c<334> s<363> l<18:3> el<18:22>
          n<> u<334> t<Non_port_module_item> p<335> c<333> l<18:3> el<18:22>
            n<> u<333> t<Module_or_generate_item> p<334> c<332> l<18:3> el<18:22>
              n<> u<332> t<Module_common_item> p<333> c<331> l<18:3> el<18:22>
                n<> u<331> t<Module_or_generate_item_declaration> p<332> c<330> l<18:3> el<18:22>
                  n<> u<330> t<Package_or_generate_item_declaration> p<331> c<329> l<18:3> el<18:22>
                    n<> u<329> t<Net_declaration> p<330> c<308> l<18:3> el<18:22>
                      n<> u<308> t<NetType_Wire> p<329> s<325> l<18:3> el<18:7>
                      n<> u<325> t<Data_type_or_implicit> p<329> c<324> s<328> l<18:8> el<18:19>
                        n<> u<324> t<Packed_dimension> p<325> c<323> l<18:8> el<18:19>
                          n<> u<323> t<Constant_range> p<324> c<318> l<18:9> el<18:18>
                            n<> u<318> t<Constant_expression> p<323> c<312> s<322> l<18:9> el<18:16>
                              n<> u<312> t<Constant_expression> p<318> c<311> s<317> l<18:9> el<18:14>
                                n<> u<311> t<Constant_primary> p<312> c<310> l<18:9> el<18:14>
                                  n<> u<310> t<Primary_literal> p<311> c<309> l<18:9> el<18:14>
                                    n<width> u<309> t<STRING_CONST> p<310> l<18:9> el<18:14>
                              n<> u<317> t<BinOp_Minus> p<318> s<316> l<18:14> el<18:15>
                              n<> u<316> t<Constant_expression> p<318> c<315> l<18:15> el<18:16>
                                n<> u<315> t<Constant_primary> p<316> c<314> l<18:15> el<18:16>
                                  n<> u<314> t<Primary_literal> p<315> c<313> l<18:15> el<18:16>
                                    n<1> u<313> t<INT_CONST> p<314> l<18:15> el<18:16>
                            n<> u<322> t<Constant_expression> p<323> c<321> l<18:17> el<18:18>
                              n<> u<321> t<Constant_primary> p<322> c<320> l<18:17> el<18:18>
                                n<> u<320> t<Primary_literal> p<321> c<319> l<18:17> el<18:18>
                                  n<0> u<319> t<INT_CONST> p<320> l<18:17> el<18:18>
                      n<> u<328> t<Net_decl_assignment_list> p<329> c<327> l<18:20> el<18:21>
                        n<> u<327> t<Net_decl_assignment> p<328> c<326> l<18:20> el<18:21>
                          n<i> u<326> t<STRING_CONST> p<327> l<18:20> el<18:21>
        n<> u<363> t<Module_item> p<479> c<362> s<397> l<19:3> el<19:22>
          n<> u<362> t<Non_port_module_item> p<363> c<361> l<19:3> el<19:22>
            n<> u<361> t<Module_or_generate_item> p<362> c<360> l<19:3> el<19:22>
              n<> u<360> t<Module_common_item> p<361> c<359> l<19:3> el<19:22>
                n<> u<359> t<Module_or_generate_item_declaration> p<360> c<358> l<19:3> el<19:22>
                  n<> u<358> t<Package_or_generate_item_declaration> p<359> c<357> l<19:3> el<19:22>
                    n<> u<357> t<Net_declaration> p<358> c<336> l<19:3> el<19:22>
                      n<> u<336> t<NetType_Wire> p<357> s<353> l<19:3> el<19:7>
                      n<> u<353> t<Data_type_or_implicit> p<357> c<352> s<356> l<19:8> el<19:19>
                        n<> u<352> t<Packed_dimension> p<353> c<351> l<19:8> el<19:19>
                          n<> u<351> t<Constant_range> p<352> c<346> l<19:9> el<19:18>
                            n<> u<346> t<Constant_expression> p<351> c<340> s<350> l<19:9> el<19:16>
                              n<> u<340> t<Constant_expression> p<346> c<339> s<345> l<19:9> el<19:14>
                                n<> u<339> t<Constant_primary> p<340> c<338> l<19:9> el<19:14>
                                  n<> u<338> t<Primary_literal> p<339> c<337> l<19:9> el<19:14>
                                    n<width> u<337> t<STRING_CONST> p<338> l<19:9> el<19:14>
                              n<> u<345> t<BinOp_Minus> p<346> s<344> l<19:14> el<19:15>
                              n<> u<344> t<Constant_expression> p<346> c<343> l<19:15> el<19:16>
                                n<> u<343> t<Constant_primary> p<344> c<342> l<19:15> el<19:16>
                                  n<> u<342> t<Primary_literal> p<343> c<341> l<19:15> el<19:16>
                                    n<1> u<341> t<INT_CONST> p<342> l<19:15> el<19:16>
                            n<> u<350> t<Constant_expression> p<351> c<349> l<19:17> el<19:18>
                              n<> u<349> t<Constant_primary> p<350> c<348> l<19:17> el<19:18>
                                n<> u<348> t<Primary_literal> p<349> c<347> l<19:17> el<19:18>
                                  n<0> u<347> t<INT_CONST> p<348> l<19:17> el<19:18>
                      n<> u<356> t<Net_decl_assignment_list> p<357> c<355> l<19:20> el<19:21>
                        n<> u<355> t<Net_decl_assignment> p<356> c<354> l<19:20> el<19:21>
                          n<o> u<354> t<STRING_CONST> p<355> l<19:20> el<19:21>
        n<> u<397> t<Module_item> p<479> c<396> s<437> l<20:3> el<20:50>
          n<> u<396> t<Non_port_module_item> p<397> c<395> l<20:3> el<20:50>
            n<> u<395> t<Module_or_generate_item> p<396> c<394> l<20:3> el<20:50>
              n<> u<394> t<Module_instantiation> p<395> c<364> l<20:3> el<20:50>
                n<ConnectTB> u<364> t<STRING_CONST> p<394> s<373> l<20:3> el<20:12>
                n<> u<373> t<Parameter_value_assignment> p<394> c<372> s<393> l<20:13> el<20:21>
                  n<> u<372> t<Parameter_assignment_list> p<373> c<371> l<20:15> el<20:20>
                    n<> u<371> t<Ordered_parameter_assignment> p<372> c<370> l<20:15> el<20:20>
                      n<> u<370> t<Param_expression> p<371> c<369> l<20:15> el<20:20>
                        n<> u<369> t<Mintypmax_expression> p<370> c<368> l<20:15> el<20:20>
                          n<> u<368> t<Expression> p<369> c<367> l<20:15> el<20:20>
                            n<> u<367> t<Primary> p<368> c<366> l<20:15> el<20:20>
                              n<> u<366> t<Primary_literal> p<367> c<365> l<20:15> el<20:20>
                                n<width> u<365> t<STRING_CONST> p<366> l<20:15> el<20:20>
                n<> u<393> t<Hierarchical_instance> p<394> c<375> l<20:22> el<20:49>
                  n<> u<375> t<Name_of_instance> p<393> c<374> s<392> l<20:22> el<20:28>
                    n<conntb> u<374> t<STRING_CONST> p<375> l<20:22> el<20:28>
                  n<> u<392> t<Port_connection_list> p<393> c<383> l<20:29> el<20:48>
                    n<> u<383> t<Named_port_connection> p<392> c<376> s<391> l<20:29> el<20:38>
                      n<con_i> u<376> t<STRING_CONST> p<383> s<381> l<20:30> el<20:35>
                      n<> u<381> t<OPEN_PARENS> p<383> s<380> l<20:35> el<20:36>
                      n<> u<380> t<Expression> p<383> c<379> s<382> l<20:36> el<20:37>
                        n<> u<379> t<Primary> p<380> c<378> l<20:36> el<20:37>
                          n<> u<378> t<Primary_literal> p<379> c<377> l<20:36> el<20:37>
                            n<i> u<377> t<STRING_CONST> p<378> l<20:36> el<20:37>
                      n<> u<382> t<CLOSE_PARENS> p<383> l<20:37> el<20:38>
                    n<> u<391> t<Named_port_connection> p<392> c<384> l<20:39> el<20:48>
                      n<con_o> u<384> t<STRING_CONST> p<391> s<389> l<20:40> el<20:45>
                      n<> u<389> t<OPEN_PARENS> p<391> s<388> l<20:45> el<20:46>
                      n<> u<388> t<Expression> p<391> c<387> s<390> l<20:46> el<20:47>
                        n<> u<387> t<Primary> p<388> c<386> l<20:46> el<20:47>
                          n<> u<386> t<Primary_literal> p<387> c<385> l<20:46> el<20:47>
                            n<o> u<385> t<STRING_CONST> p<386> l<20:46> el<20:47>
                      n<> u<390> t<CLOSE_PARENS> p<391> l<20:47> el<20:48>
        n<> u<437> t<Module_item> p<479> c<436> s<477> l<21:3> el<21:57>
          n<> u<436> t<Non_port_module_item> p<437> c<435> l<21:3> el<21:57>
            n<> u<435> t<Module_or_generate_item> p<436> c<434> l<21:3> el<21:57>
              n<> u<434> t<Module_instantiation> p<435> c<398> l<21:3> el<21:57>
                n<dut> u<398> t<STRING_CONST> p<434> s<407> l<21:3> el<21:6>
                n<> u<407> t<Parameter_value_assignment> p<434> c<406> s<433> l<21:7> el<21:15>
                  n<> u<406> t<Parameter_assignment_list> p<407> c<405> l<21:9> el<21:14>
                    n<> u<405> t<Ordered_parameter_assignment> p<406> c<404> l<21:9> el<21:14>
                      n<> u<404> t<Param_expression> p<405> c<403> l<21:9> el<21:14>
                        n<> u<403> t<Mintypmax_expression> p<404> c<402> l<21:9> el<21:14>
                          n<> u<402> t<Expression> p<403> c<401> l<21:9> el<21:14>
                            n<> u<401> t<Primary> p<402> c<400> l<21:9> el<21:14>
                              n<> u<400> t<Primary_literal> p<401> c<399> l<21:9> el<21:14>
                                n<width> u<399> t<STRING_CONST> p<400> l<21:9> el<21:14>
                n<> u<433> t<Hierarchical_instance> p<434> c<409> l<21:16> el<21:56>
                  n<> u<409> t<Name_of_instance> p<433> c<408> s<432> l<21:16> el<21:20>
                    n<dut1> u<408> t<STRING_CONST> p<409> l<21:16> el<21:20>
                  n<> u<432> t<Port_connection_list> p<433> c<420> l<21:21> el<21:55>
                    n<> u<420> t<Named_port_connection> p<432> c<410> s<431> l<21:21> el<21:37>
                      n<i> u<410> t<STRING_CONST> p<420> s<418> l<21:22> el<21:23>
                      n<> u<418> t<OPEN_PARENS> p<420> s<417> l<21:23> el<21:24>
                      n<> u<417> t<Expression> p<420> c<416> s<419> l<21:24> el<21:36>
                        n<> u<416> t<Primary> p<417> c<415> l<21:24> el<21:36>
                          n<> u<415> t<Complex_func_call> p<416> c<411> l<21:24> el<21:36>
                            n<conntb> u<411> t<STRING_CONST> p<415> s<412> l<21:24> el<21:30>
                            n<con_i> u<412> t<STRING_CONST> p<415> s<414> l<21:31> el<21:36>
                            n<> u<414> t<Select> p<415> c<413> l<21:36> el<21:36>
                              n<> u<413> t<Bit_select> p<414> l<21:36> el<21:36>
                      n<> u<419> t<CLOSE_PARENS> p<420> l<21:36> el<21:37>
                    n<> u<431> t<Named_port_connection> p<432> c<421> l<21:39> el<21:55>
                      n<o> u<421> t<STRING_CONST> p<431> s<429> l<21:40> el<21:41>
                      n<> u<429> t<OPEN_PARENS> p<431> s<428> l<21:41> el<21:42>
                      n<> u<428> t<Expression> p<431> c<427> s<430> l<21:42> el<21:54>
                        n<> u<427> t<Primary> p<428> c<426> l<21:42> el<21:54>
                          n<> u<426> t<Complex_func_call> p<427> c<422> l<21:42> el<21:54>
                            n<conntb> u<422> t<STRING_CONST> p<426> s<423> l<21:42> el<21:48>
                            n<con_o> u<423> t<STRING_CONST> p<426> s<425> l<21:49> el<21:54>
                            n<> u<425> t<Select> p<426> c<424> l<21:54> el<21:54>
                              n<> u<424> t<Bit_select> p<425> l<21:54> el<21:54>
                      n<> u<430> t<CLOSE_PARENS> p<431> l<21:54> el<21:55>
        n<> u<477> t<Module_item> p<479> c<476> s<478> l<22:3> el<22:70>
          n<> u<476> t<Non_port_module_item> p<477> c<475> l<22:3> el<22:70>
            n<> u<475> t<Module_or_generate_item> p<476> c<474> l<22:3> el<22:70>
              n<> u<474> t<Module_instantiation> p<475> c<438> l<22:3> el<22:70>
                n<TESTBENCH> u<438> t<STRING_CONST> p<474> s<447> l<22:3> el<22:12>
                n<> u<447> t<Parameter_value_assignment> p<474> c<446> s<473> l<22:13> el<22:21>
                  n<> u<446> t<Parameter_assignment_list> p<447> c<445> l<22:15> el<22:20>
                    n<> u<445> t<Ordered_parameter_assignment> p<446> c<444> l<22:15> el<22:20>
                      n<> u<444> t<Param_expression> p<445> c<443> l<22:15> el<22:20>
                        n<> u<443> t<Mintypmax_expression> p<444> c<442> l<22:15> el<22:20>
                          n<> u<442> t<Expression> p<443> c<441> l<22:15> el<22:20>
                            n<> u<441> t<Primary> p<442> c<440> l<22:15> el<22:20>
                              n<> u<440> t<Primary_literal> p<441> c<439> l<22:15> el<22:20>
                                n<width> u<439> t<STRING_CONST> p<440> l<22:15> el<22:20>
                n<> u<473> t<Hierarchical_instance> p<474> c<449> l<22:22> el<22:69>
                  n<> u<449> t<Name_of_instance> p<473> c<448> s<472> l<22:22> el<22:24>
                    n<tb> u<448> t<STRING_CONST> p<449> l<22:22> el<22:24>
                  n<> u<472> t<Port_connection_list> p<473> c<460> l<22:25> el<22:68>
                    n<> u<460> t<Named_port_connection> p<472> c<450> s<471> l<22:25> el<22:47>
                      n<observe> u<450> t<STRING_CONST> p<460> s<458> l<22:26> el<22:33>
                      n<> u<458> t<OPEN_PARENS> p<460> s<457> l<22:33> el<22:34>
                      n<> u<457> t<Expression> p<460> c<456> s<459> l<22:34> el<22:46>
                        n<> u<456> t<Primary> p<457> c<455> l<22:34> el<22:46>
                          n<> u<455> t<Complex_func_call> p<456> c<451> l<22:34> el<22:46>
                            n<conntb> u<451> t<STRING_CONST> p<455> s<452> l<22:34> el<22:40>
                            n<con_o> u<452> t<STRING_CONST> p<455> s<454> l<22:41> el<22:46>
                            n<> u<454> t<Select> p<455> c<453> l<22:46> el<22:46>
                              n<> u<453> t<Bit_select> p<454> l<22:46> el<22:46>
                      n<> u<459> t<CLOSE_PARENS> p<460> l<22:46> el<22:47>
                    n<> u<471> t<Named_port_connection> p<472> c<461> l<22:48> el<22:68>
                      n<drive> u<461> t<STRING_CONST> p<471> s<469> l<22:49> el<22:54>
                      n<> u<469> t<OPEN_PARENS> p<471> s<468> l<22:54> el<22:55>
                      n<> u<468> t<Expression> p<471> c<467> s<470> l<22:55> el<22:67>
                        n<> u<467> t<Primary> p<468> c<466> l<22:55> el<22:67>
                          n<> u<466> t<Complex_func_call> p<467> c<462> l<22:55> el<22:67>
                            n<conntb> u<462> t<STRING_CONST> p<466> s<463> l<22:55> el<22:61>
                            n<con_i> u<463> t<STRING_CONST> p<466> s<465> l<22:62> el<22:67>
                            n<> u<465> t<Select> p<466> c<464> l<22:67> el<22:67>
                              n<> u<464> t<Bit_select> p<465> l<22:67> el<22:67>
                      n<> u<470> t<CLOSE_PARENS> p<471> l<22:67> el<22:68>
        n<> u<478> t<ENDMODULE> p<479> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/dut.v:8:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/dut.v:11:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/dut.v:15:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetRange/tb.v:16:1: No timescale set for "TOP".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetRange/dut.v:8:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetRange/dut.v:15:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetRange/tb.v:16:1: Compile module "work@TOP".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetRange/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetRange/dut.v:11:1: Compile module "work@middle".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetRange/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetRange/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                              34
ContAssign                                             1
DelayControl                                           4
Design                                                 1
HierPath                                               6
Identifier                                            16
ImmediateAssert                                        2
Initial                                                1
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                              10
LogicTypespec                                         16
LogicVar                                               2
Module                                                 4
ModuleTypespec                                         4
Operation                                             11
ParamAssign                                            6
Parameter                                              6
Port                                                  20
Program                                                1
ProgramTypespec                                        1
Range                                                  9
RefModule                                              6
RefObj                                                40
RefTypespec                                           17
SourceFile                                             2
SysFuncCall                                            9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetRange/dut.v
  |vpiParent:
  \_Design: (unnamed)
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetRange/tb.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ConnectTB)
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiName:work@ConnectTB
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.con_i), line:8:68, endln:8:73
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:8:51, endln:8:55
      |vpiParent:
      \_LogicVar: (work@ConnectTB.con_i), line:8:68, endln:8:73
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.con_o), line:8:98, endln:8:103
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_o), line:8:82, endln:8:85
      |vpiParent:
      \_LogicVar: (work@ConnectTB.con_o), line:8:98, endln:8:103
      |vpiFullName:work@ConnectTB.con_o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@ConnectTB.con_i), line:8:68, endln:8:73
  |vpiReg:
  \_LogicVar: (work@ConnectTB.con_o), line:8:98, endln:8:103
  |vpiParameter:
  \_Parameter: (work@ConnectTB.width), line:8:33, endln:8:42
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |UINT:1
    |vpiName:width
    |vpiFullName:work@ConnectTB.width
  |vpiParamAssign:
  \_ParamAssign: , line:8:33, endln:8:42
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiRhs:
    \_Constant: , line:8:41, endln:8:42
      |vpiParent:
      \_ParamAssign: , line:8:33, endln:8:42
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@ConnectTB.width), line:8:33, endln:8:42
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiRange:
    \_Range: , line:8:56, endln:8:67
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:8:57, endln:8:64
        |vpiParent:
        \_Range: , line:8:56, endln:8:67
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@ConnectTB.width), line:8:57, endln:8:62
          |vpiParent:
          \_Operation: , line:8:57, endln:8:64
          |vpiName:width
          |vpiFullName:work@ConnectTB.width
          |vpiActual:
          \_Parameter: (work@ConnectTB.width), line:8:33, endln:8:42
        |vpiOperand:
        \_Constant: , line:8:63, endln:8:64
          |vpiParent:
          \_Operation: , line:8:57, endln:8:64
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:65, endln:8:66
        |vpiParent:
        \_Range: , line:8:56, endln:8:67
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.con_i), line:8:68, endln:8:73
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.con_o), line:8:98, endln:8:103
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_i), line:8:68, endln:8:73
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.con_o), line:8:98, endln:8:103
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_i), line:8:68, endln:8:73
  |vpiNet:
  \_LogicNet: (work@ConnectTB.con_o), line:8:98, endln:8:103
  |vpiPort:
  \_Port: (con_i), line:8:68, endln:8:73
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_i.con_i), line:8:68, endln:8:73
      |vpiParent:
      \_Port: (con_i), line:8:68, endln:8:73
      |vpiName:con_i
      |vpiFullName:work@ConnectTB.con_i.con_i
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_i), line:8:68, endln:8:73
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_i), line:8:51, endln:8:55
      |vpiParent:
      \_Port: (con_i), line:8:68, endln:8:73
      |vpiFullName:work@ConnectTB.con_i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (con_o), line:8:98, endln:8:103
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@ConnectTB.con_o.con_o), line:8:98, endln:8:103
      |vpiParent:
      \_Port: (con_o), line:8:98, endln:8:103
      |vpiName:con_o
      |vpiFullName:work@ConnectTB.con_o.con_o
      |vpiActual:
      \_LogicNet: (work@ConnectTB.con_o), line:8:98, endln:8:103
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.con_o), line:8:82, endln:8:85
      |vpiParent:
      \_Port: (con_o), line:8:98, endln:8:103
      |vpiFullName:work@ConnectTB.con_o
      |vpiActual:
      \_LogicTypespec: 
|vpiAllPrograms:
\_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TESTBENCH)
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiName:work@TESTBENCH
  |vpiParameter:
  \_Parameter: (work@TESTBENCH.width), line:1:31, endln:1:40
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |UINT:1
    |vpiName:width
    |vpiFullName:work@TESTBENCH.width
  |vpiParamAssign:
  \_ParamAssign: , line:1:31, endln:1:40
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiRhs:
    \_Constant: , line:1:39, endln:1:40
      |vpiParent:
      \_ParamAssign: , line:1:31, endln:1:40
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@TESTBENCH.width), line:1:31, endln:1:40
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiRange:
    \_Range: , line:1:54, endln:1:65
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:1:55, endln:1:62
        |vpiParent:
        \_Range: , line:1:54, endln:1:65
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@TESTBENCH.width), line:1:55, endln:1:60
          |vpiParent:
          \_Operation: , line:1:55, endln:1:62
          |vpiName:width
          |vpiFullName:work@TESTBENCH.width
          |vpiActual:
          \_Parameter: (work@TESTBENCH.width), line:1:31, endln:1:40
        |vpiOperand:
        \_Constant: , line:1:61, endln:1:62
          |vpiParent:
          \_Operation: , line:1:55, endln:1:62
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:1:63, endln:1:64
        |vpiParent:
        \_Range: , line:1:54, endln:1:65
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TESTBENCH.observe), line:1:66, endln:1:73
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TESTBENCH.drive), line:1:98, endln:1:103
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.observe), line:1:66, endln:1:73
  |vpiNet:
  \_LogicNet: (work@TESTBENCH.drive), line:1:98, endln:1:103
  |vpiProcess:
  \_Initial: , line:2:3, endln:12:6
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiStmt:
    \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
      |vpiParent:
      \_Initial: , line:2:3, endln:12:6
      |vpiFullName:work@TESTBENCH
      |vpiImportTypespec:
      \_ImmediateAssert: , line:7:8, endln:7:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiExpr:
        \_Operation: , line:7:15, endln:7:31
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.drive), line:7:15, endln:7:20
            |vpiParent:
            \_Operation: , line:7:15, endln:7:31
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:98, endln:1:103
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.observe), line:7:24, endln:7:31
            |vpiParent:
            \_Operation: , line:7:15, endln:7:31
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
            |vpiActual:
            \_Port: (observe), line:1:66, endln:1:73
        |vpiStmt:
        \_SysFuncCall: ($display), line:7:33, endln:7:48
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiArgument:
          \_Constant: , line:7:42, endln:7:47
            |vpiParent:
            \_SysFuncCall: ($display), line:7:33, endln:7:48
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:7:33, endln:7:48
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:7:55, endln:7:85
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:86
          |vpiArgument:
          \_Constant: , line:7:62, endln:7:63
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:7:65, endln:7:84
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiDecompile:"drive != observe!"
            |vpiSize:136
            |STRING:drive != observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:55, endln:7:85
            |vpiName:$fatal
      |vpiImportTypespec:
      \_ImmediateAssert: , line:9:8, endln:9:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiExpr:
        \_Operation: , line:9:15, endln:9:31
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.drive), line:9:15, endln:9:20
            |vpiParent:
            \_Operation: , line:9:15, endln:9:31
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:98, endln:1:103
          |vpiOperand:
          \_RefObj: (work@TESTBENCH.observe), line:9:24, endln:9:31
            |vpiParent:
            \_Operation: , line:9:15, endln:9:31
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
            |vpiActual:
            \_Port: (observe), line:1:66, endln:1:73
        |vpiStmt:
        \_SysFuncCall: ($display), line:9:33, endln:9:48
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiArgument:
          \_Constant: , line:9:42, endln:9:47
            |vpiParent:
            \_SysFuncCall: ($display), line:9:33, endln:9:48
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:9:33, endln:9:48
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:9:55, endln:9:85
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:86
          |vpiArgument:
          \_Constant: , line:9:62, endln:9:63
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:9:65, endln:9:84
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiDecompile:"drive != observe!"
            |vpiSize:136
            |STRING:drive != observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:55, endln:9:85
            |vpiName:$fatal
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiArgument:
        \_Constant: , line:3:15, endln:3:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($dumpfile)
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiName:
        \_Identifier: ($dumpvars)
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
          |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:5:5, endln:5:61
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiArgument:
        \_Constant: , line:5:14, endln:5:39
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:5:40, endln:5:45
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.drive), line:5:46, endln:5:51
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_Port: (drive), line:1:98, endln:1:103
        |vpiArgument:
        \_RefObj: (work@TESTBENCH.observe), line:5:53, endln:5:60
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
          |vpiActual:
          \_Port: (observe), line:1:66, endln:1:73
        |vpiName:
        \_Identifier: ($monitor)
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:61
          |vpiName:$monitor
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:16
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:13, endln:6:16
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:16
          |vpiDecompile:000
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@TESTBENCH.drive), line:6:5, endln:6:10
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:16
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_Port: (drive), line:1:98, endln:1:103
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:7:8, endln:7:86
      |vpiStmt:
      \_DelayControl: , line:8:5, endln:8:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#5
        |vpiStmt:
        \_Assignment: , line:8:8, endln:8:19
          |vpiParent:
          \_DelayControl: , line:8:5, endln:8:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:16, endln:8:19
            |vpiParent:
            \_Assignment: , line:8:8, endln:8:19
            |vpiDecompile:111
            |vpiSize:64
            |UINT:111
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_Assignment: , line:8:8, endln:8:19
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_Port: (drive), line:1:98, endln:1:103
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:86
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:9:8, endln:9:86
      |vpiStmt:
      \_DelayControl: , line:10:5, endln:10:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_DelayControl: , line:10:5, endln:10:19
          |vpiName:
          \_Identifier: ($finish)
            |vpiParent:
            \_SysFuncCall: ($finish), line:10:10, endln:10:19
            |vpiName:$finish
  |vpiPort:
  \_Port: (observe), line:1:66, endln:1:73
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.observe.observe), line:1:66, endln:1:73
      |vpiParent:
      \_Port: (observe), line:1:66, endln:1:73
      |vpiName:observe
      |vpiFullName:work@TESTBENCH.observe.observe
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.observe), line:1:66, endln:1:73
    |vpiTypespec:
    \_RefTypespec: (work@TESTBENCH.observe), line:1:49, endln:1:53
      |vpiParent:
      \_Port: (observe), line:1:66, endln:1:73
      |vpiFullName:work@TESTBENCH.observe
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (drive), line:1:98, endln:1:103
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@TESTBENCH.drive.drive), line:1:98, endln:1:103
      |vpiParent:
      \_Port: (drive), line:1:98, endln:1:103
      |vpiName:drive
      |vpiFullName:work@TESTBENCH.drive.drive
      |vpiActual:
      \_LogicNet: (work@TESTBENCH.drive), line:1:98, endln:1:103
    |vpiTypespec:
    \_RefTypespec: (work@TESTBENCH.drive), line:1:82, endln:1:85
      |vpiParent:
      \_Port: (drive), line:1:98, endln:1:103
      |vpiFullName:work@TESTBENCH.drive
      |vpiActual:
      \_LogicTypespec: 
|vpiAllModules:
\_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@SUB)
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiName:work@SUB
  |vpiParameter:
  \_Parameter: (work@SUB.width), line:15:24, endln:15:33
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |UINT:1
    |vpiName:width
    |vpiFullName:work@SUB.width
  |vpiParamAssign:
  \_ParamAssign: , line:15:24, endln:15:33
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:15:32, endln:15:33
      |vpiParent:
      \_ParamAssign: , line:15:24, endln:15:33
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@SUB.width), line:15:24, endln:15:33
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiRange:
    \_Range: , line:15:47, endln:15:58
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:15:48, endln:15:55
        |vpiParent:
        \_Range: , line:15:47, endln:15:58
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@SUB.width), line:15:48, endln:15:53
          |vpiParent:
          \_Operation: , line:15:48, endln:15:55
          |vpiName:width
          |vpiFullName:work@SUB.width
          |vpiActual:
          \_Parameter: (work@SUB.width), line:15:24, endln:15:33
        |vpiOperand:
        \_Constant: , line:15:54, endln:15:55
          |vpiParent:
          \_Operation: , line:15:48, endln:15:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:56, endln:15:57
        |vpiParent:
        \_Range: , line:15:47, endln:15:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.inp), line:15:59, endln:15:62
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:15:42, endln:15:46
      |vpiParent:
      \_LogicNet: (work@SUB.inp), line:15:59, endln:15:62
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.out), line:15:87, endln:15:90
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:15:71, endln:15:74
      |vpiParent:
      \_LogicNet: (work@SUB.out), line:15:87, endln:15:90
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiDefName:work@SUB
  |vpiNet:
  \_LogicNet: (work@SUB.inp), line:15:59, endln:15:62
  |vpiNet:
  \_LogicNet: (work@SUB.out), line:15:87, endln:15:90
  |vpiPort:
  \_Port: (inp), line:15:59, endln:15:62
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:15:42, endln:15:46
      |vpiParent:
      \_Port: (inp), line:15:59, endln:15:62
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out), line:15:87, endln:15:90
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:15:71, endln:15:74
      |vpiParent:
      \_Port: (out), line:15:87, endln:15:90
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:16:10, endln:16:19
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiRhs:
    \_RefObj: (work@SUB.inp), line:16:16, endln:16:19
      |vpiParent:
      \_ContAssign: , line:16:10, endln:16:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:15:59, endln:15:62
    |vpiLhs:
    \_RefObj: (work@SUB.out), line:16:10, endln:16:13
      |vpiParent:
      \_ContAssign: , line:16:10, endln:16:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:15:87, endln:15:90
|vpiAllModules:
\_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TOP)
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:work@TOP
  |vpiParameter:
  \_Parameter: (work@TOP.width), line:17:13, endln:17:23
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |UINT:16
    |vpiName:width
    |vpiFullName:work@TOP.width
  |vpiParamAssign:
  \_ParamAssign: , line:17:13, endln:17:23
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:17:21, endln:17:23
      |vpiParent:
      \_ParamAssign: , line:17:13, endln:17:23
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@TOP.width), line:17:13, endln:17:23
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiName:
    \_Identifier: (ConnectTB)
      |vpiParent:
      \_InterfaceTypespec: (ConnectTB)
      |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
  |vpiTypedef:
  \_ProgramTypespec: (TESTBENCH)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:TESTBENCH
    |vpiProgram:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiRange:
    \_Range: , line:18:8, endln:18:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:18:9, endln:18:16
        |vpiParent:
        \_Range: , line:18:8, endln:18:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@TOP.width), line:18:9, endln:18:14
          |vpiParent:
          \_Operation: , line:18:9, endln:18:16
          |vpiName:width
          |vpiFullName:work@TOP.width
          |vpiActual:
          \_Parameter: (work@TOP.width), line:17:13, endln:17:23
        |vpiOperand:
        \_Constant: , line:18:15, endln:18:16
          |vpiParent:
          \_Operation: , line:18:9, endln:18:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:18:17, endln:18:18
        |vpiParent:
        \_Range: , line:18:8, endln:18:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiRange:
    \_Range: , line:19:8, endln:19:19
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:19:9, endln:19:16
        |vpiParent:
        \_Range: , line:19:8, endln:19:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@TOP.width), line:19:9, endln:19:14
          |vpiParent:
          \_Operation: , line:19:9, endln:19:16
          |vpiName:width
          |vpiFullName:work@TOP.width
          |vpiActual:
          \_Parameter: (work@TOP.width), line:17:13, endln:17:23
        |vpiOperand:
        \_Constant: , line:19:15, endln:19:16
          |vpiParent:
          \_Operation: , line:19:9, endln:19:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:17, endln:19:18
        |vpiParent:
        \_Range: , line:19:8, endln:19:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.i), line:18:20, endln:18:21
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TOP.i), line:18:3, endln:18:7
      |vpiParent:
      \_LogicNet: (work@TOP.i), line:18:20, endln:18:21
      |vpiFullName:work@TOP.i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:i
    |vpiFullName:work@TOP.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.o), line:19:20, endln:19:21
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@TOP.o), line:19:3, endln:19:7
      |vpiParent:
      \_LogicNet: (work@TOP.o), line:19:20, endln:19:21
      |vpiFullName:work@TOP.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@TOP.o
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.con_i), line:21:31, endln:21:36
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:con_i
    |vpiFullName:work@TOP.con_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.con_o), line:21:49, endln:21:54
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:con_o
    |vpiFullName:work@TOP.con_o
    |vpiNetType:1
  |vpiDefName:work@TOP
  |vpiNet:
  \_LogicNet: (work@TOP.i), line:18:20, endln:18:21
  |vpiNet:
  \_LogicNet: (work@TOP.o), line:19:20, endln:19:21
  |vpiNet:
  \_LogicNet: (work@TOP.con_i), line:21:31, endln:21:36
  |vpiNet:
  \_LogicNet: (work@TOP.con_o), line:21:49, endln:21:54
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiPort:
    \_Port: (con_i), line:20:30, endln:20:35
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@TOP.conntb.con_i.i), line:20:36, endln:20:37
        |vpiParent:
        \_Port: (con_i), line:20:30, endln:20:35
        |vpiName:i
        |vpiFullName:work@TOP.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@TOP.i), line:18:20, endln:18:21
    |vpiPort:
    \_Port: (con_o), line:20:40, endln:20:45
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@TOP.conntb.con_o.o), line:20:46, endln:20:47
        |vpiParent:
        \_Port: (con_o), line:20:40, endln:20:45
        |vpiName:o
        |vpiFullName:work@TOP.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@TOP.o), line:19:20, endln:19:21
  |vpiRefModule:
  \_RefModule: work@dut (dut1), line:21:3, endln:21:6
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiPort:
    \_Port: (i), line:21:22, endln:21:23
      |vpiParent:
      \_RefModule: work@dut (dut1), line:21:3, endln:21:6
      |vpiName:i
      |vpiHighConn:
      \_HierPath: (conntb.con_i), line:21:24, endln:21:36
        |vpiParent:
        \_Port: (i), line:21:22, endln:21:23
        |vpiActual:
        \_RefObj: (conntb), line:21:24, endln:21:30
          |vpiParent:
          \_HierPath: (conntb.con_i), line:21:24, endln:21:36
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.i.con_i), line:21:31, endln:21:36
          |vpiParent:
          \_HierPath: (conntb.con_i), line:21:24, endln:21:36
          |vpiName:con_i
          |vpiFullName:work@TOP.dut1.i.con_i
          |vpiActual:
          \_LogicNet: (work@TOP.con_i), line:21:31, endln:21:36
        |vpiName:conntb.con_i
    |vpiPort:
    \_Port: (o), line:21:40, endln:21:41
      |vpiParent:
      \_RefModule: work@dut (dut1), line:21:3, endln:21:6
      |vpiName:o
      |vpiHighConn:
      \_HierPath: (conntb.con_o), line:21:42, endln:21:54
        |vpiParent:
        \_Port: (o), line:21:40, endln:21:41
        |vpiActual:
        \_RefObj: (conntb), line:21:42, endln:21:48
          |vpiParent:
          \_HierPath: (conntb.con_o), line:21:42, endln:21:54
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.o.con_o), line:21:49, endln:21:54
          |vpiParent:
          \_HierPath: (conntb.con_o), line:21:42, endln:21:54
          |vpiName:con_o
          |vpiFullName:work@TOP.dut1.o.con_o
          |vpiActual:
          \_LogicNet: (work@TOP.con_o), line:21:49, endln:21:54
        |vpiName:conntb.con_o
  |vpiRefModule:
  \_RefModule: work@TESTBENCH (tb), line:22:3, endln:22:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:1:1, endln:13:11
    |vpiPort:
    \_Port: (observe), line:22:26, endln:22:33
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:22:3, endln:22:12
      |vpiName:observe
      |vpiHighConn:
      \_HierPath: (conntb.con_o), line:22:34, endln:22:46
        |vpiParent:
        \_Port: (observe), line:22:26, endln:22:33
        |vpiActual:
        \_RefObj: (conntb), line:22:34, endln:22:40
          |vpiParent:
          \_HierPath: (conntb.con_o), line:22:34, endln:22:46
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
        |vpiActual:
        \_RefObj: (work@TOP.tb.observe.con_o), line:22:41, endln:22:46
          |vpiParent:
          \_HierPath: (conntb.con_o), line:22:34, endln:22:46
          |vpiName:con_o
          |vpiFullName:work@TOP.tb.observe.con_o
          |vpiActual:
          \_LogicNet: (work@TOP.con_o), line:21:49, endln:21:54
        |vpiName:conntb.con_o
    |vpiPort:
    \_Port: (drive), line:22:49, endln:22:54
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:22:3, endln:22:12
      |vpiName:drive
      |vpiHighConn:
      \_HierPath: (conntb.con_i), line:22:55, endln:22:67
        |vpiParent:
        \_Port: (drive), line:22:49, endln:22:54
        |vpiActual:
        \_RefObj: (conntb), line:22:55, endln:22:61
          |vpiParent:
          \_HierPath: (conntb.con_i), line:22:55, endln:22:67
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:20:3, endln:20:12
        |vpiActual:
        \_RefObj: (work@TOP.tb.drive.con_i), line:22:62, endln:22:67
          |vpiParent:
          \_HierPath: (conntb.con_i), line:22:55, endln:22:67
          |vpiName:con_i
          |vpiFullName:work@TOP.tb.drive.con_i
          |vpiActual:
          \_LogicNet: (work@TOP.con_i), line:21:31, endln:21:36
        |vpiName:conntb.con_i
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.width), line:2:24, endln:2:33
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |UINT:1
    |vpiName:width
    |vpiFullName:work@dut.width
  |vpiParamAssign:
  \_ParamAssign: , line:2:24, endln:2:33
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:32, endln:2:33
      |vpiParent:
      \_ParamAssign: , line:2:24, endln:2:33
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.width), line:2:24, endln:2:33
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB)
  |vpiTypedef:
  \_ModuleTypespec: (middle)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:middle
    |vpiModule:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:47, endln:2:58
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:2:48, endln:2:55
        |vpiParent:
        \_Range: , line:2:47, endln:2:58
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@dut.width), line:2:48, endln:2:53
          |vpiParent:
          \_Operation: , line:2:48, endln:2:55
          |vpiName:width
          |vpiFullName:work@dut.width
          |vpiActual:
          \_Parameter: (work@dut.width), line:2:24, endln:2:33
        |vpiOperand:
        \_Constant: , line:2:54, endln:2:55
          |vpiParent:
          \_Operation: , line:2:48, endln:2:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:56, endln:2:57
        |vpiParent:
        \_Range: , line:2:47, endln:2:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.i), line:2:59, endln:2:60
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:42, endln:2:46
      |vpiParent:
      \_LogicNet: (work@dut.i), line:2:59, endln:2:60
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:2:85, endln:2:86
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:69, endln:2:72
      |vpiParent:
      \_LogicNet: (work@dut.o), line:2:85, endln:2:86
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:2:59, endln:2:60
  |vpiNet:
  \_LogicNet: (work@dut.o), line:2:85, endln:2:86
  |vpiPort:
  \_Port: (i), line:2:59, endln:2:60
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:42, endln:2:46
      |vpiParent:
      \_Port: (i), line:2:59, endln:2:60
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (o), line:2:85, endln:2:86
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:69, endln:2:72
      |vpiParent:
      \_Port: (o), line:2:85, endln:2:86
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:8:1, endln:9:13
    |vpiPort:
    \_Port: (con_i), line:3:38, endln:3:43
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
      |vpiName:con_i
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_i.i), line:3:44, endln:3:45
        |vpiParent:
        \_Port: (con_i), line:3:38, endln:3:43
        |vpiName:i
        |vpiFullName:work@dut.conntb.con_i.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:2:59, endln:2:60
    |vpiPort:
    \_Port: (con_o), line:3:48, endln:3:53
      |vpiParent:
      \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
      |vpiName:con_o
      |vpiHighConn:
      \_RefObj: (work@dut.conntb.con_o.o), line:3:54, endln:3:55
        |vpiParent:
        \_Port: (con_o), line:3:48, endln:3:53
        |vpiName:o
        |vpiFullName:work@dut.conntb.con_o.o
        |vpiActual:
        \_LogicNet: (work@dut.o), line:2:85, endln:2:86
  |vpiRefModule:
  \_RefModule: work@middle (middle1), line:4:3, endln:4:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:2:1, endln:5:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiPort:
    \_Port: (conntb), line:4:35, endln:4:41
      |vpiParent:
      \_RefModule: work@middle (middle1), line:4:3, endln:4:9
      |vpiName:conntb
      |vpiHighConn:
      \_RefObj: (work@dut.middle1.conntb.conntb), line:4:35, endln:4:41
        |vpiParent:
        \_Port: (conntb), line:4:35, endln:4:41
        |vpiName:conntb
        |vpiFullName:work@dut.middle1.conntb.conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:3:3, endln:3:12
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@middle)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiName:work@middle
  |vpiParameter:
  \_Parameter: (work@middle.width), line:11:27, endln:11:36
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |UINT:1
    |vpiName:width
    |vpiFullName:work@middle.width
  |vpiParamAssign:
  \_ParamAssign: , line:11:27, endln:11:36
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:11:35, endln:11:36
      |vpiParent:
      \_ParamAssign: , line:11:27, endln:11:36
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@middle.width), line:11:27, endln:11:36
  |vpiTypedef:
  \_ModuleTypespec: (SUB)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:SUB
    |vpiModule:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB)
  |vpiImportTypespec:
  \_InterfaceTypespec: (ConnectTB)
  |vpiDefName:work@middle
  |vpiPort:
  \_Port: (conn), line:11:49, endln:11:53
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiName:conn
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@middle.conn.ConnectTB), line:11:39, endln:11:48
      |vpiParent:
      \_Port: (conn), line:11:49, endln:11:53
      |vpiName:ConnectTB
      |vpiFullName:work@middle.conn.ConnectTB
      |vpiActual:
      \_InterfaceTypespec: (ConnectTB)
  |vpiRefModule:
  \_RefModule: work@SUB (sub1), line:12:3, endln:12:6
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:11:1, endln:13:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetRange/dut.v, line:15:1, endln:17:10
    |vpiPort:
    \_Port: (inp), line:12:30, endln:12:33
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:12:3, endln:12:6
      |vpiName:inp
      |vpiHighConn:
      \_HierPath: (conn.con_i), line:12:34, endln:12:44
        |vpiParent:
        \_Port: (inp), line:12:30, endln:12:33
        |vpiActual:
        \_RefObj: (conn), line:12:34, endln:12:38
          |vpiParent:
          \_HierPath: (conn.con_i), line:12:34, endln:12:44
          |vpiName:conn
          |vpiActual:
          \_Port: (conn), line:11:49, endln:11:53
        |vpiActual:
        \_RefObj: (work@middle.sub1.inp.con_i), line:12:39, endln:12:44
          |vpiParent:
          \_HierPath: (conn.con_i), line:12:34, endln:12:44
          |vpiName:con_i
          |vpiFullName:work@middle.sub1.inp.con_i
          |vpiActual:
          \_Port: (con_i), line:8:68, endln:8:73
        |vpiName:conn.con_i
    |vpiPort:
    \_Port: (out), line:12:47, endln:12:50
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:12:3, endln:12:6
      |vpiName:out
      |vpiHighConn:
      \_HierPath: (conn.con_o), line:12:51, endln:12:61
        |vpiParent:
        \_Port: (out), line:12:47, endln:12:50
        |vpiActual:
        \_RefObj: (conn), line:12:51, endln:12:55
          |vpiParent:
          \_HierPath: (conn.con_o), line:12:51, endln:12:61
          |vpiName:conn
          |vpiActual:
          \_Port: (conn), line:11:49, endln:11:53
        |vpiActual:
        \_RefObj: (work@middle.sub1.out.con_o), line:12:56, endln:12:61
          |vpiParent:
          \_HierPath: (conn.con_o), line:12:51, endln:12:61
          |vpiName:con_o
          |vpiFullName:work@middle.sub1.out.con_o
          |vpiActual:
          \_Port: (con_o), line:8:98, endln:8:103
        |vpiName:conn.con_o
|vpiTypedef:
\_ProgramTypespec: (TESTBENCH)
|vpiTypedef:
\_ModuleTypespec: (SUB)
|vpiTypedef:
\_ModuleTypespec: (TOP)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:TOP
  |vpiModule:
  \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetRange/tb.v, line:16:1, endln:23:10
|vpiTypedef:
\_ModuleTypespec: (dut)
|vpiTypedef:
\_ModuleTypespec: (middle)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 0
