$date
	Mon Oct 13 12:05:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! current_pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & current_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
b100 !
b100 &
b100 #
b100 %
1"
#20
0"
#25
b1000 !
b1000 &
b1000 #
b1000 %
1"
#30
0"
#35
b1100 !
b1100 &
b1100 #
b1100 %
1"
#40
0"
#45
b10000 !
b10000 &
b10000 #
b10000 %
1"
#50
0"
#55
b10100 !
b10100 &
b10100 #
b10100 %
1"
#60
0"
#65
b11000 !
b11000 &
b11000 #
b11000 %
1"
#70
0"
#75
b11100 !
b11100 &
b11100 #
b11100 %
1"
#80
0"
#85
b100000 !
b100000 &
b100000 #
b100000 %
1"
