<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="real_matmul.cpp:45:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 300 has been inferred" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:45:19" LoopName="VITIS_LOOP_45_1" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" Length="300" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.6" OrigAccess-DebugLoc="real_matmul.cpp:47:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="real_matmul.cpp:64:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 2 has been inferred" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:64:20" LoopName="VITIS_LOOP_64_7" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" Length="2" Direction="write" AccessID="scevgep1seq" OrigID="for.inc106.i.store.8" OrigAccess-DebugLoc="real_matmul.cpp:66:76" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="real_matmul.cpp:46:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="MatB_DRAM" LoopLoc="real_matmul.cpp:46:20" LoopName="VITIS_LOOP_46_2" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="for.inc.i.load.11" OrigAccess-DebugLoc="real_matmul.cpp:48:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="real_matmul.cpp:63:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:63:19" LoopName="VITIS_LOOP_63_6" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgep1seq" OrigAccess-DebugLoc="real_matmul.cpp:64:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="real_matmul.cpp:27:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:27:19" LoopName="VITIS_LOOP_27_1" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgepseq" OrigAccess-DebugLoc="real_matmul.cpp:45:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="real_matmul.cpp:64:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="MatC_DRAM" LoopLoc="real_matmul.cpp:64:20" LoopName="VITIS_LOOP_64_7" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgep1seq" OrigAccess-DebugLoc="real_matmul.cpp:64:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="real_matmul.cpp:46:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="MatA_DRAM" LoopLoc="real_matmul.cpp:46:20" LoopName="VITIS_LOOP_46_2" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" OrigID="scevgepseq" OrigAccess-DebugLoc="real_matmul.cpp:45:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="real_matmul.cpp:45:19" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="mem" ParentFunc="real_matmul(ap_int&lt;16&gt; (*) [150], ap_int&lt;16&gt; (*) [200], ap_int&lt;16&gt; (*) [200])" Direction="read" OrigID="seq" OrigAccess-DebugLoc="real_matmul.cpp:45:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="real_matmul.cpp:64:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 2 and bit width 16 in loop 'VITIS_LOOP_64_7' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="real_matmul.cpp:64:20" LoopName="VITIS_LOOP_64_7" Length="2" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

