#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000175364185e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017536418770 .scope module, "MemoryArray40x30" "MemoryArray40x30" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
o000001753644fac8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0000017536440dd0_0 .net "addr", 10 0, o000001753644fac8;  0 drivers
o000001753644faf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000175364406f0_0 .net "clk", 0 0, o000001753644faf8;  0 drivers
o000001753644fb28 .functor BUFZ 2, C4<zz>; HiZ drive
v000001753643f9d0_0 .net "data_in", 1 0, o000001753644fb28;  0 drivers
v000001753643ef30_0 .var "data_out", 1 0;
v00000175364401f0 .array "memory", 1199 0, 1 0;
o000001753644fb88 .functor BUFZ 1, C4<z>; HiZ drive
v00000175364405b0_0 .net "rst_n", 0 0, o000001753644fb88;  0 drivers
o000001753644fbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017536440790_0 .net "write_en", 0 0, o000001753644fbb8;  0 drivers
E_0000017536437980 .event posedge, v00000175364406f0_0;
S_0000017536404100 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 22, 3 22 0, S_0000017536418770;
 .timescale -9 -12;
v0000017536440150_0 .var/2s "i", 31 0;
S_0000017536403f70 .scope module, "tb" "tb" 4 4;
 .timescale -9 -12;
P_0000017536438900 .param/l "DELAY" 0 4 7, +C4<00000000000000000000000001100100>;
v0000017536498230_0 .var "clk", 0 0;
v0000017536497e70_0 .var/i "counter", 31 0;
v0000017536499270_0 .var "data_in", 7 0;
v0000017536498a50_0 .var "data_out", 7 0;
v0000017536499310_0 .var "ena", 0 0;
v0000017536498e10_0 .net "miso", 0 0, L_0000017536499bd0;  1 drivers
v00000175364984b0_0 .var "mosi", 0 0;
v0000017536499450_0 .var/i "outfile", 31 0;
v0000017536498550_0 .var "rst_n", 0 0;
v0000017536499810_0 .var "sclk", 0 0;
v00000175364998b0_0 .net "segments", 6 0, L_0000017536499a90;  1 drivers
v0000017536499b30_0 .var "ss", 0 0;
v0000017536498690_0 .var "ui_in", 7 0;
v0000017536498cd0_0 .var "uio_in", 7 0;
v00000175364999f0_0 .net "uio_oe", 7 0, L_000001753653a1c0;  1 drivers
v0000017536497fb0_0 .net "uio_out", 7 0, L_000001753653bde0;  1 drivers
v00000175364994f0_0 .net "uo_out", 7 0, L_000001753653b700;  1 drivers
E_00000175364379c0 .event anyedge, v0000017536499b30_0, v00000175364984b0_0, v0000017536499810_0;
L_0000017536499bd0 .part L_000001753653bde0, 0, 1;
L_0000017536499a90 .part L_000001753653b700, 0, 7;
S_000001753641f0e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 113, 4 113 0, S_0000017536403f70;
 .timescale -9 -12;
v0000017536440ab0_0 .var/i "i", 31 0;
S_000001753641f270 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 128, 4 128 0, S_0000017536403f70;
 .timescale -9 -12;
v000001753643f4d0_0 .var/i "i", 31 0;
S_00000175363fed80 .scope module, "DUT" "tt_um_devinatkin_arduino_vga" 4 66, 5 3 0, S_0000017536403f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_00000175364e24e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000175364975d0_0 .net/2s *"_ivl_31", 0 0, L_00000175364e24e0;  1 drivers
L_00000175364e2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496a90_0 .net/2s *"_ivl_35", 0 0, L_00000175364e2528;  1 drivers
L_00000175364e2570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536497710_0 .net/2s *"_ivl_39", 0 0, L_00000175364e2570;  1 drivers
L_00000175364e25b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496450_0 .net/2s *"_ivl_43", 0 0, L_00000175364e25b8;  1 drivers
L_00000175364e2600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496b30_0 .net/2s *"_ivl_47", 0 0, L_00000175364e2600;  1 drivers
L_00000175364e2648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496630_0 .net/2s *"_ivl_51", 0 0, L_00000175364e2648;  1 drivers
L_00000175364e2690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000175364977b0_0 .net/2s *"_ivl_55", 0 0, L_00000175364e2690;  1 drivers
L_00000175364e26d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536497990_0 .net/2s *"_ivl_60", 0 0, L_00000175364e26d8;  1 drivers
L_00000175364e2720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536497a30_0 .net/2s *"_ivl_64", 0 0, L_00000175364e2720;  1 drivers
L_00000175364e2768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000175364968b0_0 .net/2s *"_ivl_68", 0 0, L_00000175364e2768;  1 drivers
L_00000175364e27b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536495e10_0 .net/2s *"_ivl_72", 0 0, L_00000175364e27b0;  1 drivers
L_00000175364e27f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536495cd0_0 .net/2s *"_ivl_76", 0 0, L_00000175364e27f8;  1 drivers
L_00000175364e2840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496950_0 .net/2s *"_ivl_80", 0 0, L_00000175364e2840;  1 drivers
L_00000175364e2888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496bd0_0 .net/2s *"_ivl_84", 0 0, L_00000175364e2888;  1 drivers
L_00000175364e28d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017536496e50_0 .net/2s *"_ivl_89", 0 0, L_00000175364e28d0;  1 drivers
v0000017536496f90_0 .net "active", 0 0, L_0000017536436030;  1 drivers
v0000017536499950_0 .net "address", 10 0, v0000017536492d90_0;  1 drivers
v0000017536499130_0 .net "blue_pixel", 1 0, L_000001753653b7a0;  1 drivers
v0000017536498410_0 .net "clk", 0 0, v0000017536498230_0;  1 drivers
v0000017536498ff0_0 .net "ena", 0 0, v0000017536499310_0;  1 drivers
v0000017536499630_0 .net "green_pixel", 1 0, L_000001753653ac60;  1 drivers
v0000017536498370_0 .net "rand_num", 11 0, v00000175364922f0_0;  1 drivers
v0000017536498c30_0 .net "red_pixel", 1 0, L_000001753653b660;  1 drivers
v00000175364996d0_0 .net "rst_n", 0 0, v0000017536498550_0;  1 drivers
v0000017536498b90_0 .net "ui_in", 7 0, v0000017536498690_0;  1 drivers
v0000017536497f10_0 .net "uio_in", 7 0, v0000017536498cd0_0;  1 drivers
v00000175364993b0_0 .net "uio_oe", 7 0, L_000001753653a1c0;  alias, 1 drivers
v0000017536498190_0 .net "uio_out", 7 0, L_000001753653bde0;  alias, 1 drivers
v0000017536497dd0_0 .net "uo_out", 7 0, L_000001753653b700;  alias, 1 drivers
v0000017536499770_0 .net "x", 9 0, L_0000017536435fc0;  1 drivers
v00000175364989b0_0 .net "xcoor", 9 0, v0000017536496810_0;  1 drivers
v0000017536498050_0 .net "y", 9 0, L_0000017536436180;  1 drivers
v0000017536498af0_0 .net "ycoor", 9 0, v0000017536497490_0;  1 drivers
L_000001753653b700 .concat8 [ 1 1 6 0], L_0000017536435a10, L_0000017536435ee0, L_000001753653b3e0;
L_000001753653b340 .part v00000175364922f0_0, 0, 6;
L_000001753653b2a0 .part v0000017536498690_0, 6, 2;
L_000001753653b660 .part v00000175364927f0_0, 4, 2;
L_000001753653ac60 .part v00000175364927f0_0, 2, 2;
L_000001753653b7a0 .part v00000175364927f0_0, 0, 2;
L_000001753653a300 .part v0000017536498690_0, 2, 1;
L_000001753653b480 .part v0000017536498690_0, 0, 1;
L_000001753653aee0 .part v0000017536498690_0, 1, 1;
LS_000001753653a1c0_0_0 .concat8 [ 1 1 1 1], L_00000175364e24e0, L_00000175364e2528, L_00000175364e2570, L_00000175364e25b8;
LS_000001753653a1c0_0_4 .concat8 [ 1 1 1 1], L_00000175364e2600, L_00000175364e2648, L_00000175364e2690, L_00000175364e26d8;
L_000001753653a1c0 .concat8 [ 4 4 0 0], LS_000001753653a1c0_0_0, LS_000001753653a1c0_0_4;
LS_000001753653bde0_0_0 .concat8 [ 1 1 1 1], v0000017536493010_0, L_00000175364e2720, L_00000175364e2768, L_00000175364e27b0;
LS_000001753653bde0_0_4 .concat8 [ 1 1 1 1], L_00000175364e27f8, L_00000175364e2840, L_00000175364e2888, L_00000175364e28d0;
L_000001753653bde0 .concat8 [ 4 4 0 0], LS_000001753653bde0_0_0, LS_000001753653bde0_0_4;
S_00000175363fef10 .scope module, "output_control" "rgb_active" 5 41, 6 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "active";
    .port_info 1 /INPUT 2 "red_pixel";
    .port_info 2 /INPUT 2 "green_pixel";
    .port_info 3 /INPUT 2 "blue_pixel";
    .port_info 4 /OUTPUT 6 "vga_out";
L_00000175364361f0 .functor AND 1, L_0000017536436030, L_000001753653a080, C4<1>, C4<1>;
L_0000017536436420 .functor AND 1, L_0000017536436030, L_000001753653b200, C4<1>, C4<1>;
L_0000017536436260 .functor AND 1, L_0000017536436030, L_000001753653a440, C4<1>, C4<1>;
L_00000175364362d0 .functor AND 1, L_0000017536436030, L_000001753653b520, C4<1>, C4<1>;
L_0000017536436490 .functor AND 1, L_0000017536436030, L_000001753653b5c0, C4<1>, C4<1>;
L_0000017536420260 .functor AND 1, L_0000017536436030, L_000001753653bca0, C4<1>, C4<1>;
v0000017536440330_0 .net *"_ivl_10", 0 0, L_0000017536436420;  1 drivers
v000001753643fbb0_0 .net *"_ivl_15", 0 0, L_000001753653a440;  1 drivers
v000001753643fc50_0 .net *"_ivl_16", 0 0, L_0000017536436260;  1 drivers
v00000175364403d0_0 .net *"_ivl_21", 0 0, L_000001753653b520;  1 drivers
v000001753643fcf0_0 .net *"_ivl_22", 0 0, L_00000175364362d0;  1 drivers
v0000017536440470_0 .net *"_ivl_27", 0 0, L_000001753653b5c0;  1 drivers
v00000175364327a0_0 .net *"_ivl_28", 0 0, L_0000017536436490;  1 drivers
v0000017536432700_0 .net *"_ivl_3", 0 0, L_000001753653a080;  1 drivers
v00000175364938d0_0 .net *"_ivl_34", 0 0, L_000001753653bca0;  1 drivers
v00000175364930b0_0 .net *"_ivl_35", 0 0, L_0000017536420260;  1 drivers
v0000017536493150_0 .net *"_ivl_4", 0 0, L_00000175364361f0;  1 drivers
v0000017536493330_0 .net *"_ivl_9", 0 0, L_000001753653b200;  1 drivers
v0000017536492610_0 .net "active", 0 0, L_0000017536436030;  alias, 1 drivers
v0000017536493970_0 .net "blue_pixel", 1 0, L_000001753653b7a0;  alias, 1 drivers
v00000175364931f0_0 .net "green_pixel", 1 0, L_000001753653ac60;  alias, 1 drivers
v0000017536493a10_0 .net "red_pixel", 1 0, L_000001753653b660;  alias, 1 drivers
v0000017536493830_0 .net "vga_out", 5 0, L_000001753653b3e0;  1 drivers
L_000001753653a080 .part L_000001753653b660, 0, 1;
L_000001753653b200 .part L_000001753653b660, 1, 1;
L_000001753653a440 .part L_000001753653ac60, 0, 1;
L_000001753653b520 .part L_000001753653ac60, 1, 1;
L_000001753653b5c0 .part L_000001753653b7a0, 0, 1;
LS_000001753653b3e0_0_0 .concat8 [ 1 1 1 1], L_00000175364361f0, L_0000017536436420, L_0000017536436260, L_00000175364362d0;
LS_000001753653b3e0_0_4 .concat8 [ 1 1 0 0], L_0000017536436490, L_0000017536420260;
L_000001753653b3e0 .concat8 [ 4 2 0 0], LS_000001753653b3e0_0_0, LS_000001753653b3e0_0_4;
L_000001753653bca0 .part L_000001753653b7a0, 1, 1;
S_00000175364206c0 .scope module, "peripher_module" "SPI_Peripheral" 5 78, 7 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ss";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "miso";
    .port_info 5 /INPUT 1 "sclk";
P_00000175363ff0a0 .param/l "IDLE" 0 7 15, C4<00>;
P_00000175363ff0d8 .param/l "RECEIVING" 0 7 16, C4<01>;
P_00000175363ff110 .param/l "SENDING" 0 7 17, C4<10>;
P_00000175363ff148 .param/l "bit_width" 0 7 4, +C4<00000000000000000000000000100000>;
v0000017536493290_0 .var "bit_counter", 2 0;
v0000017536491c10_0 .net "clk", 0 0, v0000017536498230_0;  alias, 1 drivers
v0000017536491f30_0 .var "data_reg", 7 0;
v0000017536493010_0 .var "miso", 0 0;
v00000175364935b0_0 .net "mosi", 0 0, L_000001753653b480;  1 drivers
v0000017536491b70_0 .net "rst_n", 0 0, v0000017536498550_0;  alias, 1 drivers
v0000017536491fd0_0 .net "sclk", 0 0, L_000001753653aee0;  1 drivers
v00000175364926b0_0 .net "ss", 0 0, L_000001753653a300;  1 drivers
v0000017536491df0_0 .var "state", 1 0;
E_0000017536437cc0/0 .event negedge, v0000017536491b70_0;
E_0000017536437cc0/1 .event posedge, v0000017536491c10_0;
E_0000017536437cc0 .event/or E_0000017536437cc0/0, E_0000017536437cc0/1;
S_0000017536420850 .scope module, "pixel_address_calc" "PixelBlockAddress" 5 58, 8 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "x";
    .port_info 1 /INPUT 10 "y";
    .port_info 2 /OUTPUT 11 "address";
L_00000175364e23c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017536492cf0_0 .net *"_ivl_10", 3 0, L_00000175364e23c0;  1 drivers
v0000017536493650_0 .net *"_ivl_2", 5 0, L_000001753653bd40;  1 drivers
L_00000175364e2378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000017536492570_0 .net *"_ivl_4", 3 0, L_00000175364e2378;  1 drivers
v0000017536492750_0 .net *"_ivl_8", 5 0, L_000001753653a120;  1 drivers
v0000017536492d90_0 .var "address", 10 0;
v00000175364921b0_0 .net "x", 9 0, v0000017536496810_0;  alias, 1 drivers
v0000017536491cb0_0 .net "x_block", 9 0, L_000001753653b8e0;  1 drivers
v0000017536491e90_0 .net "y", 9 0, v0000017536497490_0;  alias, 1 drivers
v0000017536492070_0 .net "y_block", 9 0, L_000001753653a9e0;  1 drivers
E_0000017536437ec0 .event anyedge, v0000017536492070_0, v0000017536491cb0_0;
L_000001753653bd40 .part v0000017536496810_0, 4, 6;
L_000001753653b8e0 .concat [ 6 4 0 0], L_000001753653bd40, L_00000175364e2378;
L_000001753653a120 .part v0000017536497490_0, 4, 6;
L_000001753653a9e0 .concat [ 6 4 0 0], L_000001753653a120, L_00000175364e23c0;
S_000001753640e810 .scope module, "pixel_multiplexer" "pixel_mux" 5 68, 9 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "input0";
    .port_info 1 /INPUT 6 "input1";
    .port_info 2 /INPUT 6 "input2";
    .port_info 3 /INPUT 6 "input3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 6 "out";
v00000175364929d0_0 .net "input0", 5 0, L_000001753653b340;  1 drivers
L_00000175364e2408 .functor BUFT 1, C4<110000>, C4<0>, C4<0>, C4<0>;
v0000017536493790_0 .net "input1", 5 0, L_00000175364e2408;  1 drivers
L_00000175364e2450 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017536491d50_0 .net "input2", 5 0, L_00000175364e2450;  1 drivers
L_00000175364e2498 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017536492930_0 .net "input3", 5 0, L_00000175364e2498;  1 drivers
v00000175364927f0_0 .var "out", 5 0;
v0000017536492e30_0 .net "select", 1 0, L_000001753653b2a0;  1 drivers
E_0000017536438a00/0 .event anyedge, v0000017536492e30_0, v0000017536492930_0, v0000017536491d50_0, v0000017536493790_0;
E_0000017536438a00/1 .event anyedge, v00000175364929d0_0;
E_0000017536438a00 .event/or E_0000017536438a00/0, E_0000017536438a00/1;
S_000001753640e9a0 .scope module, "rand_generator_mod" "rand_generator" 5 61, 10 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 12 "rand_num";
v0000017536492110_0 .var "LFSR", 47 0;
v0000017536492250_0 .net "clk", 0 0, v0000017536498230_0;  alias, 1 drivers
v00000175364922f0_0 .var "rand_num", 11 0;
v0000017536492390_0 .net "reset_n", 0 0, v0000017536498550_0;  alias, 1 drivers
E_0000017536438bc0 .event posedge, v0000017536491c10_0;
S_0000017536423fe0 .scope module, "vga_timing" "vga_timing_gen" 5 30, 11 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hs";
    .port_info 3 /OUTPUT 1 "vs";
    .port_info 4 /OUTPUT 10 "x";
    .port_info 5 /OUTPUT 10 "y";
    .port_info 6 /OUTPUT 1 "active";
P_0000017536424170 .param/l "H_ACTIVE" 1 11 16, +C4<00000000000000000000001010000000>;
P_00000175364241a8 .param/l "H_BACK_PORCH" 1 11 15, +C4<00000000000000000000000000110000>;
P_00000175364241e0 .param/l "H_FRONT_PORCH" 1 11 17, +C4<00000000000000000000000000010000>;
P_0000017536424218 .param/l "H_SYNC_CYCLES" 1 11 14, C4<0001100000>;
P_0000017536424250 .param/l "H_TOTAL" 1 11 18, C4<1100100000>;
P_0000017536424288 .param/l "V_ACTIVE" 1 11 22, +C4<00000000000000000000000111100000>;
P_00000175364242c0 .param/l "V_BACK_PORCH" 1 11 21, +C4<00000000000000000000000000100001>;
P_00000175364242f8 .param/l "V_FRONT_PORCH" 1 11 23, +C4<00000000000000000000000000001010>;
P_0000017536424330 .param/l "V_SYNC_CYCLES" 1 11 20, C4<0000000010>;
P_0000017536424368 .param/l "V_TOTAL" 1 11 24, C4<1000001101>;
L_0000017536435a10 .functor BUFZ 1, v0000017536492b10_0, C4<0>, C4<0>, C4<0>;
L_0000017536435ee0 .functor NOT 1, v0000017536493470_0, C4<0>, C4<0>, C4<0>;
L_0000017536435f50 .functor AND 1, L_00000175364982d0, L_0000017536498730, C4<1>, C4<1>;
L_0000017536436110 .functor AND 1, L_0000017536435f50, L_0000017536498870, C4<1>, C4<1>;
L_0000017536436030 .functor AND 1, L_0000017536436110, L_0000017536498d70, C4<1>, C4<1>;
L_0000017536435fc0 .functor BUFZ 10, v0000017536492890_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000017536436180 .functor BUFZ 10, v0000017536492ed0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00000175364936f0_0 .net *"_ivl_12", 31 0, L_0000017536497d30;  1 drivers
L_00000175364e2138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000175364970d0_0 .net *"_ivl_15", 21 0, L_00000175364e2138;  1 drivers
L_00000175364e2180 .functor BUFT 1, C4<00000000000000000000000010010000>, C4<0>, C4<0>, C4<0>;
v0000017536497030_0 .net/2u *"_ivl_16", 31 0, L_00000175364e2180;  1 drivers
v0000017536495b90_0 .net *"_ivl_18", 0 0, L_00000175364982d0;  1 drivers
v0000017536495f50_0 .net *"_ivl_20", 31 0, L_0000017536499590;  1 drivers
L_00000175364e21c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017536495d70_0 .net *"_ivl_23", 21 0, L_00000175364e21c8;  1 drivers
L_00000175364e2210 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v0000017536495c30_0 .net/2u *"_ivl_24", 31 0, L_00000175364e2210;  1 drivers
v0000017536496db0_0 .net *"_ivl_26", 0 0, L_0000017536498730;  1 drivers
v0000017536495eb0_0 .net *"_ivl_29", 0 0, L_0000017536435f50;  1 drivers
v00000175364973f0_0 .net *"_ivl_30", 31 0, L_00000175364987d0;  1 drivers
L_00000175364e2258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017536495ff0_0 .net *"_ivl_33", 21 0, L_00000175364e2258;  1 drivers
L_00000175364e22a0 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v00000175364963b0_0 .net/2u *"_ivl_34", 31 0, L_00000175364e22a0;  1 drivers
v0000017536497170_0 .net *"_ivl_36", 0 0, L_0000017536498870;  1 drivers
v0000017536497670_0 .net *"_ivl_39", 0 0, L_0000017536436110;  1 drivers
v0000017536497530_0 .net *"_ivl_40", 31 0, L_0000017536498eb0;  1 drivers
L_00000175364e22e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017536496c70_0 .net *"_ivl_43", 21 0, L_00000175364e22e8;  1 drivers
L_00000175364e2330 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v00000175364966d0_0 .net/2u *"_ivl_44", 31 0, L_00000175364e2330;  1 drivers
v0000017536496090_0 .net *"_ivl_46", 0 0, L_0000017536498d70;  1 drivers
v0000017536496270_0 .net "active", 0 0, L_0000017536436030;  alias, 1 drivers
v00000175364969f0_0 .net "clk", 0 0, v0000017536498230_0;  alias, 1 drivers
v0000017536497210_0 .net "h_count", 9 0, v0000017536492890_0;  1 drivers
v00000175364972b0_0 .net "hs", 0 0, L_0000017536435a10;  1 drivers
v0000017536496d10_0 .net "hs_pwm", 0 0, v0000017536492b10_0;  1 drivers
v0000017536496130_0 .net "rst_n", 0 0, v0000017536498550_0;  alias, 1 drivers
v0000017536497350_0 .net "v_count", 9 0, v0000017536492ed0_0;  1 drivers
v0000017536497850_0 .net "vs", 0 0, L_0000017536435ee0;  1 drivers
v00000175364961d0_0 .net "vs_pwm", 0 0, v0000017536493470_0;  1 drivers
v0000017536496770_0 .net "x", 9 0, L_0000017536435fc0;  alias, 1 drivers
v00000175364978f0_0 .net "y", 9 0, L_0000017536436180;  alias, 1 drivers
L_0000017536497d30 .concat [ 10 22 0 0], v0000017536492890_0, L_00000175364e2138;
L_00000175364982d0 .cmp/ge 32, L_0000017536497d30, L_00000175364e2180;
L_0000017536499590 .concat [ 10 22 0 0], v0000017536492890_0, L_00000175364e21c8;
L_0000017536498730 .cmp/gt 32, L_00000175364e2210, L_0000017536499590;
L_00000175364987d0 .concat [ 10 22 0 0], v0000017536492ed0_0, L_00000175364e2258;
L_0000017536498870 .cmp/ge 32, L_00000175364987d0, L_00000175364e22a0;
L_0000017536498eb0 .concat [ 10 22 0 0], v0000017536492ed0_0, L_00000175364e22e8;
L_0000017536498d70 .cmp/gt 32, L_00000175364e2330, L_0000017536498eb0;
S_00000175363f72d0 .scope module, "hs_pwm_gen" "pwm_module" 11 33, 12 4 0, S_0000017536423fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
    .port_info 5 /OUTPUT 10 "counter";
P_0000017536439c40 .param/l "bit_width" 0 12 5, +C4<00000000000000000000000000001010>;
v0000017536492430_0 .net "clk", 0 0, v0000017536498230_0;  alias, 1 drivers
v0000017536492890_0 .var "counter", 9 0;
L_00000175364e2018 .functor BUFT 1, C4<0001100000>, C4<0>, C4<0>, C4<0>;
v00000175364924d0_0 .net "duty", 9 0, L_00000175364e2018;  1 drivers
L_00000175364e2060 .functor BUFT 1, C4<1100100000>, C4<0>, C4<0>, C4<0>;
v0000017536492a70_0 .net "max_value", 9 0, L_00000175364e2060;  1 drivers
v0000017536492b10_0 .var "pwm_out", 0 0;
v0000017536492bb0_0 .net "rst_n", 0 0, v0000017536498550_0;  alias, 1 drivers
S_00000175363f7460 .scope module, "vs_pwm_gen" "pwm_module" 11 43, 12 4 0, S_0000017536423fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
    .port_info 5 /OUTPUT 10 "counter";
P_000001753643a040 .param/l "bit_width" 0 12 5, +C4<00000000000000000000000000001010>;
v0000017536492c50_0 .net "clk", 0 0, v0000017536492b10_0;  alias, 1 drivers
v0000017536492ed0_0 .var "counter", 9 0;
L_00000175364e20a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0000017536492f70_0 .net "duty", 9 0, L_00000175364e20a8;  1 drivers
L_00000175364e20f0 .functor BUFT 1, C4<1000001101>, C4<0>, C4<0>, C4<0>;
v0000017536493510_0 .net "max_value", 9 0, L_00000175364e20f0;  1 drivers
v0000017536493470_0 .var "pwm_out", 0 0;
v00000175364933d0_0 .net "rst_n", 0 0, v0000017536498550_0;  alias, 1 drivers
E_000001753643a5c0 .event posedge, v0000017536492b10_0;
S_0000017536497b50 .scope module, "xy_calc" "VGA_Coord_Calc" 5 49, 13 3 0, S_00000175363fed80;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "x";
    .port_info 1 /INPUT 10 "y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /OUTPUT 10 "xcoor";
    .port_info 5 /OUTPUT 10 "ycoor";
v00000175364964f0_0 .net "clk", 0 0, v0000017536498230_0;  alias, 1 drivers
v0000017536496310_0 .net "rst_n", 0 0, v0000017536498550_0;  alias, 1 drivers
v0000017536496590_0 .net "x", 9 0, L_0000017536435fc0;  alias, 1 drivers
v0000017536496810_0 .var "xcoor", 9 0;
v0000017536496ef0_0 .net "y", 9 0, L_0000017536436180;  alias, 1 drivers
v0000017536497490_0 .var "ycoor", 9 0;
S_00000175363f3ce0 .scope task, "write_to_file" "write_to_file" 4 29, 4 29 0, S_0000017536403f70;
 .timescale -9 -12;
v0000017536498910_0 .var "blue", 1 0;
v00000175364985f0_0 .var "green", 1 0;
v00000175364980f0_0 .var "hs", 0 0;
v0000017536499090_0 .var "red", 1 0;
v0000017536498f50_0 .var/i "sim_time", 31 0;
v00000175364991d0_0 .var "vs", 0 0;
TD_tb.write_to_file ;
    %vpi_call/w 4 31 "$fwrite", v0000017536499450_0, "%0d ns: %b %b %b %b %b\012", v0000017536498f50_0, v00000175364980f0_0, v00000175364991d0_0, v0000017536499090_0, v00000175364985f0_0, v0000017536498910_0 {0 0 0};
    %end;
    .scope S_0000017536418770;
T_1 ;
    %wait E_0000017536437980;
    %load/vec4 v00000175364405b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0000017536404100;
    %jmp t_0;
    .scope S_0000017536404100;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017536440150_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000017536440150_0;
    %cmpi/s 1200, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0000017536440150_0;
    %store/vec4a v00000175364401f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017536440150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000017536440150_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0000017536418770;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017536440790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001753643f9d0_0;
    %load/vec4 v0000017536440dd0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000175364401f0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000017536440dd0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000175364401f0, 4;
    %assign/vec4 v000001753643ef30_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000175363f72d0;
T_2 ;
    %wait E_0000017536438bc0;
    %load/vec4 v0000017536492bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536492890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536492b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017536492890_0;
    %load/vec4 v0000017536492a70_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536492890_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000017536492890_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000017536492890_0, 0;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0000017536492890_0;
    %load/vec4 v00000175364924d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000017536492b10_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000175363f7460;
T_3 ;
    %wait E_000001753643a5c0;
    %load/vec4 v00000175364933d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536492ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536493470_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017536492ed0_0;
    %load/vec4 v0000017536493510_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536492ed0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000017536492ed0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000017536492ed0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0000017536492ed0_0;
    %load/vec4 v0000017536492f70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000017536493470_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017536497b50;
T_4 ;
    %wait E_0000017536438bc0;
    %load/vec4 v0000017536496310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536496810_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017536496590_0;
    %pad/u 32;
    %cmpi/u 145, 0, 32;
    %jmp/1 T_4.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000017536496590_0;
    %pad/u 32;
    %cmpi/u 624, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_4.4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536496810_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000017536496590_0;
    %subi 144, 0, 10;
    %assign/vec4 v0000017536496810_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017536497b50;
T_5 ;
    %wait E_0000017536438bc0;
    %load/vec4 v0000017536496310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000017536497490_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017536496ef0_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %jmp/1 T_5.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000017536496ef0_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_5.4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000017536496ef0_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 480, 0, 10;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v0000017536497490_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000017536496ef0_0;
    %subi 12, 0, 10;
    %assign/vec4 v0000017536497490_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017536420850;
T_6 ;
    %wait E_0000017536437ec0;
    %load/vec4 v0000017536492070_0;
    %pad/u 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000017536492070_0;
    %pad/u 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000017536491cb0_0;
    %pad/u 11;
    %add;
    %store/vec4 v0000017536492d90_0, 0, 11;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001753640e9a0;
T_7 ;
    %wait E_0000017536438bc0;
    %load/vec4 v0000017536492390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 6844, 0, 13;
    %assign/vec4 v0000017536492110_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000175364922f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017536492110_0;
    %parti/s 47, 0, 2;
    %load/vec4 v0000017536492110_0;
    %parti/s 1, 47, 7;
    %load/vec4 v0000017536492110_0;
    %parti/s 1, 35, 7;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017536492110_0, 0;
    %load/vec4 v0000017536492110_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v00000175364922f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001753640e810;
T_8 ;
    %wait E_0000017536438a00;
    %load/vec4 v0000017536492e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000175364927f0_0, 0, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v00000175364929d0_0;
    %store/vec4 v00000175364927f0_0, 0, 6;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000017536493790_0;
    %store/vec4 v00000175364927f0_0, 0, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000017536491d50_0;
    %store/vec4 v00000175364927f0_0, 0, 6;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000017536492930_0;
    %store/vec4 v00000175364927f0_0, 0, 6;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000175364206c0;
T_9 ;
    %wait E_0000017536437cc0;
    %load/vec4 v0000017536491b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000017536491f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017536493290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536493010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017536491df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v00000175364926b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v00000175364926b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0000017536493290_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0000017536491f30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000175364935b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017536491f30_0, 0;
    %load/vec4 v0000017536493290_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017536493290_0, 0;
T_9.11 ;
T_9.9 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000175364926b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0000017536491f30_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000017536493010_0, 0;
    %load/vec4 v0000017536491f30_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000017536491f30_0, 0;
    %load/vec4 v0000017536493290_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000017536493290_0, 0;
    %load/vec4 v0000017536493290_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017536491df0_0, 0;
T_9.14 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017536403f70;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017536497e70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017536498230_0, 0, 1;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000017536499270_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0000017536403f70;
T_11 ;
    %vpi_func 4 37 "$fopen" 32, "output.txt", "w" {0 0 0};
    %store/vec4 v0000017536499450_0, 0, 32;
    %vpi_call/w 4 38 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 4 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017536403f70 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_11;
    .scope S_0000017536403f70;
T_12 ;
    %delay 20000, 0;
    %load/vec4 v0000017536498230_0;
    %inv;
    %store/vec4 v0000017536498230_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017536403f70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536498550_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536498550_0, 0;
    %end;
    .thread T_13;
    .scope S_0000017536403f70;
T_14 ;
    %wait E_0000017536438bc0;
    %load/vec4 v0000017536497e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017536497e70_0, 0, 32;
    %load/vec4 v0000017536497e70_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017536498690_0, 4, 2;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017536403f70;
T_15 ;
    %wait E_0000017536438bc0;
    %vpi_func/r 4 62 "$realtime" {0 0 0};
    %cvt/vr 32;
    %store/vec4 v0000017536498f50_0, 0, 32;
    %load/vec4 v00000175364994f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000175364980f0_0, 0, 1;
    %load/vec4 v00000175364994f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000175364991d0_0, 0, 1;
    %load/vec4 v00000175364994f0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017536499090_0, 0, 2;
    %load/vec4 v00000175364994f0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v00000175364985f0_0, 0, 2;
    %load/vec4 v00000175364994f0_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0000017536498910_0, 0, 2;
    %fork TD_tb.write_to_file, S_00000175363f3ce0;
    %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0000017536403f70;
T_16 ;
    %delay 1215752192, 23;
    %vpi_call/w 4 82 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000017536403f70;
T_17 ;
    %vpi_call/w 4 86 "$fclose", v0000017536499450_0 {0 0 0};
    %end;
    .thread T_17, $final;
    .scope S_0000017536403f70;
T_18 ;
    %wait E_00000175364379c0;
    %load/vec4 v0000017536499b30_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017536498690_0, 4, 1;
    %load/vec4 v00000175364984b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017536498690_0, 4, 1;
    %load/vec4 v0000017536499810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017536498690_0, 4, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000017536403f70;
T_19 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536499b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536499810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000175364984b0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536499b30_0, 0;
    %fork t_3, S_000001753641f0e0;
    %jmp t_2;
    .scope S_000001753641f0e0;
t_3 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000017536440ab0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000017536440ab0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0000017536499270_0;
    %load/vec4 v0000017536440ab0_0;
    %part/s 1;
    %assign/vec4 v00000175364984b0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536499810_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536499810_0, 0;
    %load/vec4 v0000017536440ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000017536440ab0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0000017536403f70;
t_2 %join;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536499b30_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536499b30_0, 0;
    %fork t_5, S_000001753641f270;
    %jmp t_4;
    .scope S_000001753641f270;
t_5 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001753643f4d0_0, 0, 32;
T_19.2 ;
    %load/vec4 v000001753643f4d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.3, 5;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536499810_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017536499810_0, 0;
    %load/vec4 v0000017536498e10_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v000001753643f4d0_0;
    %assign/vec4/off/d v0000017536498a50_0, 4, 5;
    %load/vec4 v000001753643f4d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001753643f4d0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %end;
    .scope S_0000017536403f70;
t_4 %join;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017536499b30_0, 0;
    %delay 100000, 0;
    %load/vec4 v0000017536499270_0;
    %load/vec4 v0000017536498a50_0;
    %cmp/e;
    %jmp/0xz  T_19.4, 4;
    %vpi_call/w 4 140 "$display", "Test passed. Received data is correct." {0 0 0};
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 4 142 "$display", "Test failed. Received data: %h, Expected data: %h", v0000017536498a50_0, v0000017536499270_0 {0 0 0};
T_19.5 ;
    %vpi_call/w 4 143 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    ".\src\frame.v";
    ".\src\tb\tb.v";
    ".\src\tt_um_devinatkin_arduino_vga.v";
    ".\src\rgb_active.v";
    ".\src\spi_peripheral.v";
    ".\src\pixelblockaddress.v";
    ".\src\pixel_mux.v";
    ".\src\rand_generator.v";
    ".\src\vga_timing.v";
    ".\src\pwm_module.v";
    ".\src\vga_coord_calc.v";
