##################################### Digital-Alarm-Clock-###################################################

This project is a digital alarm clock design in Verilog HDL language

rtl directory contains design codes of submodules in Verilog language
sim directory contains work library, can be deleted if you're cloning and compiling fresh, but make sure to make your work library in a different folder if compiling through ModelSim /QuestaSim
tb directory contains testbench for submodules
synthesis directory can be discarded

###############################################################################################################
