#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 25 20:23:41 2022
# Process ID: 18528
# Current directory: C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Top_Level_LCD_IP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_LCD_IP.tcl
# Log file: C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.runs/synth_1/Top_Level_LCD_IP.vds
# Journal file: C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-OJ12GV1, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 32, Host memory: 34227 MB
#-----------------------------------------------------------
source Top_Level_LCD_IP.tcl -notrace
Command: synth_design -top Top_Level_LCD_IP -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30700
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level_LCD_IP' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:15]
WARNING: [Synth 8-614] signal 'LCD_iCol_sig' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:122]
WARNING: [Synth 8-614] signal 'Scroll_Counter' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:122]
WARNING: [Synth 8-614] signal 'LCD_BUFF' is read in the process but is not in the sensitivity list [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:122]
	Parameter DELAY_LENGTH bound to: 20'b11111111111111111111 
INFO: [Synth 8-3491] module 'reset_delay' declared at 'C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/reset_delay.vhd:8' bound to instance 'INST_RESET_DELAY' of component 'reset_delay' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:255]
INFO: [Synth 8-638] synthesizing module 'reset_delay' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/reset_delay.vhd:17]
	Parameter DELAY_LENGTH bound to: 20'b11111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'reset_delay' (0#1) [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/reset_delay.vhd:17]
	Parameter input_clk bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'lcd_user_level' declared at 'C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/lcd_master.vhd:7' bound to instance 'INST_LCD' of component 'lcd_user_level' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:261]
INFO: [Synth 8-638] synthesizing module 'lcd_user_level' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/lcd_master.vhd:23]
	Parameter input_clk bound to: 125000000 - type: integer 
WARNING: [Synth 8-5640] Port 'the_handshake' is missing in component declaration [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/lcd_master.vhd:24]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/i2c_master.vhd:36' bound to instance 'inst_i2cm' of component 'i2c_master' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/lcd_master.vhd:230]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/i2c_master.vhd:56]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/i2c_master.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'lcd_user_level' (0#1) [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/lcd_master.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_LCD_IP' (0#1) [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:15]
WARNING: [Synth 8-5856] 3D RAM LCD_BUFF_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  LCD_BUFF_reg 
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][16] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][17] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][18] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][19] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][20] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][21] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][22] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][23] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][24] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][25] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][26] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][27] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][28] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][29] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][30] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][31] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][32] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][33] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][34] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][35] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][36] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][37] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][38] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][39] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][40] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][41] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][42] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][43] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][44] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][45] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][46] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][47] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][48] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][49] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][50] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][51] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][52] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][53] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][54] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][55] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][56] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][57] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][58] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][59] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][60] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][61] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][62] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][63] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][64] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][65] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][66] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][67] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][68] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][69] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][70] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][71] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][72] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][73] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][74] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][75] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][76] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][77] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][78] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][79] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][80] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][81] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][82] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][83] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][84] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][85] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][86] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][87] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][88] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][89] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][90] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][91] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][92] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][93] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][94] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][95] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][96] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][97] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][98] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][99] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][100] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][101] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][102] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][103] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][104] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][105] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][106] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][107] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][108] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][109] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][110] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][111] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][112] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][113] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][114] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element LCD_BUFF_reg[1][115] was removed.  [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:197]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net rx_data_sig in module/entity Top_Level_LCD_IP does not have driver. [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:84]
WARNING: [Synth 8-3848] Net do_character in module/entity Top_Level_LCD_IP does not have driver. [C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.srcs/sources_1/Top_Level_PS2_TEST.vhd:107]
WARNING: [Synth 8-7129] Port ena in module lcd_user_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[7] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[4] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[0] in module Top_Level_LCD_IP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_user_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
               lcd_init1 |                              010 |                               01
               lcd_init2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lcd_user_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 149   
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 121   
	   3 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 112   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ena in module lcd_user_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[7] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[4] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[0] in module Top_Level_LCD_IP is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (INST_LCD/FSM_onehot_state_reg[0]) is unused and will be removed from module Top_Level_LCD_IP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------------+---------------+----------------+
|Module Name    | RTL Object       | Depth x Width | Implemented As | 
+---------------+------------------+---------------+----------------+
|lcd_user_level | seq_cntr_reg_rep | 256x8         | Block RAM      | 
+---------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (INST_LCD/inst_i2cm/FSM_onehot_state_reg[7]) is unused and will be removed from module Top_Level_LCD_IP.
WARNING: [Synth 8-3332] Sequential element (INST_LCD/inst_i2cm/FSM_onehot_state_reg[6]) is unused and will be removed from module Top_Level_LCD_IP.
INFO: [Synth 8-7052] The timing for the instance INST_LCD/seq_cntr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    28|
|3     |LUT1     |     6|
|4     |LUT2     |    78|
|5     |LUT3     |    47|
|6     |LUT4     |    33|
|7     |LUT5     |    13|
|8     |LUT6     |    27|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |FDCE     |    19|
|12    |FDPE     |     6|
|13    |FDRE     |    99|
|14    |FDSE     |     8|
|15    |IBUF     |     1|
|16    |IOBUF    |     1|
|17    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   371|
|2     |  INST_LCD         |lcd_user_level |   333|
|3     |    inst_i2cm      |i2c_master     |   117|
|4     |  INST_RESET_DELAY |reset_delay    |    34|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1637.160 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1637.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 3496827
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1637.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicks/Documents/SeniorCapstone/LCDIP/project_1/project_1.runs/synth_1/Top_Level_LCD_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_LCD_IP_utilization_synth.rpt -pb Top_Level_LCD_IP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 20:24:13 2022...
