,source,edge,target
0,questionable  that,offers,cloud computing
1,binary  codes,pose,native Web security
3,paper,discusses,modern CPU architectures
4,architecture,tends,multicycle instructions
6,architecture,shares many,many RISC architecture features
7,c condition codes,has complex,most  instructions
10,64  r,extended to,instead bit eax
15,x86 64,defines,new register selection
17,implementation,based on,untrusted multithreaded plug in
18,bundle disassembly,reaches,valid bundle instructions
20,32 byte instruction,divided into,pseudo bundle
21,that,replaced by,address boundaries
22,x86 ARM,features of,Table
23,flow  sandboxing,incur less,average ARM overhead
24,SFI,incur less,average  overhead
