latch
latches
logic
combinational
tradeooe
reachable
encoding
bdd
sentovich
horia
removal
toma
rard
sigma2943
sequenceur
esterel
removable
ellen
cation
veri
trappes
blifopt
tcintnocount
circuits
bdds
berry
inria
ln91
tcint
hot
rem
removed
circuit
sis
retiming
dioeerent
dioecult
rr
foreach
nova
renault
literals
reg
cant
unreachable
transformation
designs
combopt
exorbitant
controle
fsm
descriptions
speci
encodings
runner
satis
nal
lit
synthesis
registers
migrate
signi
jrj
assignment
rst
suoeciently
redundant
cofactor
optimization
eoecient
fold
removing
snecma
ubiquitously
abcdef
controlecount
bt93
heuristics
abc
encoded
remove
reachability
literal
eoeects
reaeect
eoeect
controlling
gate
dat
resynthesis
deltar
brayton
ed
script
implementations
tiger
iterating
heuristic
decoding
simpli
jlj
traversal
exploration
iscas
symbolic
fpgas
vs
nonetheless
strive
shannon
automation
gates
merge
transition
nite
blow
industrial
greedily
selecting
thoroughly
iterate
fanout
incremental
hardware
sequential
hotj
sis_single
berry579111315
har61
pessimize
irobustj
camurati
iredundant
dbsv85
8868
5182
resyn
msbsv91
sbt96
cmt93
mesr
gard
11826
cumulatives
vsv90
eoecacy
seawright
kalla
latchesj
3402
priyank
remlatch2503504508
resoundingly
quer
yunjian
8865
ciesielski
135718
bcm90
remlatch
insigni
3630
9505943
gianpiero
2678
reaeects
igroup
extracting
favorably
replaced
expensive
subsequent
198
cpu
updated
machines
causal
s444
hahnsang
epspectra
7692
tradeooes
systemsthe
sacres
qcc
winkelmann
cabodi
genie
aoeect
aeexibility
chm
amar
traoec
bouali
metrics
benchmarks
197
nd
s400
eoeciency
of latches
single latch
latch removal
l i
the latch
logic optimization
state assignment
latch l
reachable states
the reachable
m sentovich
latch logic
latch optimization
one hot
latches that
veri cation
ellen m
horia toma
removed list
circuits generated
sentovich horia
combinational logic
level descriptions
reachable state
toma g
g rard
n sigma2943
inria latch
re encoding
latches and
from high
rard berry
rem latch
minimum latch
logic tradeooe
explicit state
in circuits
rr n
the logic
generated from
latches is
combinational function
r l
optimization in
state set
removable list
foreach latch
latches with
other latches
high level
the combinational
latches to
the encoding
one latch
latches as
latches by
by 1
2 by
the bdd
in ln91
redundant latches
many latches
reg lit
hot encoded
fold states
subsequent logic
logic size
redundant registers
remove latches
for sequenceur
each reachable
the latches
state l
the bdds
encoding is
initial implementation
logic and
the unreachable
latches the
latch is
be removed
transition graph
transformation 2
resulting logic
a combinational
exact algorithm
removed and
signi cant
speci cation
bdds for
equivalent states
remaining latches
sigma2943 ellen
remove latch
removing latches
best latch
2 jrj
latches while
states computation
which latches
tcintnocount 19
latch 2
latch cost
two latches
latch algorithms
three latches
latches has
exact single
tradeooe for
and trappes
latch encoding
nal implementation
nova sis
latch m
latch 1
list removed
migrate states
latch version
cation times
large designs
the esterel
l j
small examples
care conditions
unreachable state
literal count
implementation size
encoding space
states condition
approximate reachability
reachability analysis
removal and
far too
and optimization
state machines
and replaced
i l
each latch
symbolic traversal
latch with
designs generated
removal in
cation of
bdd size
dioecult to
of latch
removed while
many redundant
minimum number
replaced by
encoding and
state encoding
state transition
logic synthesis
additional logic
removal algorithm
in sis
2 transformation
logic but
a latch
is satis
l 0
let l
1 algorithm
and logic
satis ed
the encodings
nite state
the rst
the algorithms
large circuits
r new
too expensive
log 2
we were
the minimum
the size
d and
finite state
successively remove
maximum latch
lit reg
couple each
from esterel
quite dioeerent
hot implementation
additional combinational
overall logic
list foreach
equivalent state
k brayton
2 removable
encoding will
good latch
e logic
2 veri
re encode
i deltar
sequenceur and
fsm there
number of latches
2 by 1
generated from high
high level descriptions
ellen m sentovich
latch l i
sentovich horia toma
m sentovich horia
circuits generated from
in circuits generated
optimization in circuits
latch optimization in
from high level
r l i
rr n sigma2943
inria latch optimization
horia toma g
toma g rard
single latch removal
the latch logic
latch logic tradeooe
g rard berry
the reachable states
reachable state set
the combinational logic
a single latch
of latches is
the single latch
set of latches
of the combinational
foreach latch l
the reachable state
each reachable state
a combinational function
of the latch
of latches and
as many latches
latches that are
one hot encoded
latches that can
explicit state assignment
latch removal and
many latches as
can be removed
d and e
by n 1
state transition graph
combinational function of
of latches to
latches and the
a one hot
the exact algorithm
size of the
an explicit state
the bdds for
l i l
n by n
the number of
the size of
n 1 algorithm
latch removal in
of latch removal
single latch 1
latch removal algorithm
sigma2943 ellen m
states the re
the re encoding
remove latch m
subsequent logic optimization
single latch 2
latch m l
the other latches
single latch algorithms
best latch cost
removal and optimization
list removed list
log 2 jrj
reachable states computation
n sigma2943 ellen
transformation 2 by
veri cation times
of latches that
the logic size
approximate reachability analysis
for approximate reachability
l i and
and replaced by
by a combinational
state assignment is
reachable states are
far too expensive
t care conditions
condition the condition
state l 1
explicit state transition
minimum number of
that are constant
the resulting logic
bdds for the
c l i
of the encoding
very large circuits
is satis ed
i l j
replaced by a
l i 2
the n by
the minimum number
l 1 l
synthesis and optimization
of reachable states
removed and the
from a high
hardware and software
with the unreachable
eoeect on the
single latch algorithm
sequenceur and trappes
assignment from high
selecting the latch
this implies r
j oe return
for selecting d
the latch l
circuit in out
trappes 53 154
logic and not
as desired given
tradeooe can be
controlling the logic
of veri cation
small examples the
runner 6 5
three latches by
implies r l
generated from esterel
latches to remove
k for r
3 by 2
latches that do
fsm there is
unreachable state l
the unreachable state
of latches has
latch removal algorithms
the bdd sizes
encoding function e
the latch removal
couple each reachable
reg lit reg
complete in that
latches with the
latches as possible
to one hot
the removed latch
the delay statements
state space decomposition
delay statements in
latches inria latch
2 veri cation
the esterel compiler
a minimum latch
2 removable list
latches l i
deltar l i
removed list removed
list j oe
or as many
incremental re encoding
logic optimization in
robert k brayton
reachable states ffl
designs generated from
for single latch
for hardware and
re encoding will
on the bdd
l i deltar
decomposition for approximate
signi cant logic
removing as many
redundant registers we
all 0 encoding
encoding will couple
apply heuristic techniques
optimization in sis
lit reg lit
l to produce
exact state minimization
do not fanout
examples behaved similarly
1 l to
1 l with
i deltar l
the overall logic
many redundant registers
machine fsm there
removed latch l
removed list foreach
selecting d and
