module i_eth_receivecontrol(
input [15:0]  LatchedTimerValue,
input [7:0] RxData,
input       RxStatusWriteLatched_sync2,
input       ReceivedPacketGood,
input        ResetSlotTimer,           // 
input       TxDoneIn,
input         DetectionWindow,          // Detection of the PAUSE frame is possible within this window
input        SlotFinished,             // 
input        PauseTimerEq0,            // 
input       RxStartFrm,
input       TxReset, 
input         OpCodeOK,                 // PAUSE opcode detected (0x0001)
input        ByteCntEq1,               // ByteCnt ,
input        ByteCntEq5,               // ByteCnt ,
input        ByteCntEq17,              // ByteCnt ,
input        ByteCntEq15,              // ByteCnt ,
input [15:0]  PauseTimer,
input        ByteCntEq16,              // ByteCnt ,
input       RxFlow,
input  [4:0]  ByteCnt,
input        IncrementSlotTimer,       // 
input [15:0] TypeLength,               // 0x8808
input       RxValid,
input  [2:0]  DlyCrcCnt,
input      Pause,
input       RxReset, 
input      ReceivedPauseFrm,
input         Divider2,
input       r_PassAll,
input         PauseTimerEq0_sync2,
input        ByteCntEq2,               // ByteCnt ,
input        ByteCntEq4,               // ByteCnt ,
input         ReceivedPauseFrmWAddr,
input       MRxClk,
input         TypeLengthOK,             // Type/Length field contains 0x8808
input [15:0]  AssembledTimerValue,
input [47:0] ReservedMulticast,        // 0x0180C2000001
input  [5:0]  SlotTimer,
input       DlyCrcEn,
input       TxUsedDataOutDetected,
input        ByteCntEq0,               // ByteCnt ,
input        ByteCntEq18,              // ByteCnt ,
input        DecrementPauseTimer,      // 
input       TxStartFrmOut,
input        ResetByteCnt,             // 
input        IncrementByteCnt,         // 
input        ByteCntEq3,               // ByteCnt ,
input        ByteCntEq13,              // ByteCnt ,
input       ReceiveEnd,
input      SetPauseTimer,
input         AddressOK,                // Multicast or unicast address detected
input         PauseTimerEq0_sync1,
input        ByteCntEq12,              // ByteCnt ,
input       RxEndFrm,
input        ByteCntEq14,              // ByteCnt ,
input       MTxClk,
input [47:0]MAC,
input       TxAbortIn,
input       ReceivedLengthOK
);

assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MRxClk ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!OpCodeOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DetectionWindow ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TypeLengthOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SlotFinished ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxReset) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SetPauseTimer ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Pause ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SlotFinished ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!OpCodeOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DetectionWindow ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TypeLengthOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxReset ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!OpCodeOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DetectionWindow ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MRxClk ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxReset ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SetPauseTimer ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Pause ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TypeLengthOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!SlotFinished ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SetPauseTimer ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MRxClk ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!Pause ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DetectionWindow ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!SlotFinished ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TypeLengthOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DetectionWindow ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SlotFinished ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxReset ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!Pause ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TypeLengthOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!OpCodeOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SetPauseTimer ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!OpCodeOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Pause ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxReset ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!SetPauseTimer ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MRxClk ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MRxClk ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DetectionWindow ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TypeLengthOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((TypeLength == 34824) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq13 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!IncrementSlotTimer ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxReset ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxReset ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((LatchedTimerValue == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!OpCodeOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrm ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MRxClk ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MRxClk ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq16 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Divider2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TypeLengthOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DetectionWindow ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((PauseTimer == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq14 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((AssembledTimerValue == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SetPauseTimer ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!Pause ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!SlotFinished ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq15 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!SlotFinished ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!Divider2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq17 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq18 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((SlotTimer == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!Pause ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPauseFrmWAddr ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!OpCodeOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!SetPauseTimer ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq12 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DecrementPauseTimer ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxReset ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ResetSlotTimer ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync1 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxReset ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq5 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!AddressOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (PauseTimerEq0_sync2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!AddressOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!AddressOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq4 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!AddressOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!AddressOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!AddressOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!AddressOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 0)) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1)) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 0)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq0 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (r_PassAll) |-> r_PassAll);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0)) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0)) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0)) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ReceivedLengthOK) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (TxAbortIn) |-> TxAbortIn);
assert property(@(posedge MRxClk) (TxDoneIn) |-> TxDoneIn);
assert property(@(posedge MRxClk) (ReceiveEnd) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxEndFrm) |-> RxEndFrm);
assert property(@(posedge MRxClk) (ResetByteCnt) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (RxEndFrm) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (ResetByteCnt) |-> RxEndFrm);
assert property(@(posedge MRxClk) (RxValid) |-> RxValid);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetByteCnt) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxEndFrm) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxStartFrm) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ReceivedPacketGood) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (TxStartFrmOut) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (RxFlow) |-> RxFlow);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DlyCrcEn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!DlyCrcEn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk) |-> MTxClk);
assert property(@(posedge MRxClk) (TxReset) |-> TxReset);
assert property(@(posedge MRxClk) (r_PassAll) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (r_PassAll ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (r_PassAll ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (r_PassAll ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (r_PassAll ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (r_PassAll ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (r_PassAll ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (r_PassAll ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (r_PassAll ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxReset ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxReset ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxReset ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxReset ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxReset ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxReset ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxReset ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedLengthOK) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!MTxClk ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!MTxClk ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!MTxClk ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!MTxClk ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!MTxClk ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!MTxClk ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetByteCnt ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxEndFrm) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxEndFrm ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetByteCnt) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!MTxClk ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxAbortIn ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxAbortIn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxAbortIn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxAbortIn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (TxDoneIn) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxDoneIn ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxDoneIn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxFlow ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxFlow ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxFlow ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxDoneIn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxDoneIn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxFlow ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxFlow ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxFlow ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxFlow ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStartFrm ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStartFrm ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStartFrm ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStartFrm ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStartFrm ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStartFrm ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStartFrm ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceiveEnd) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceiveEnd ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceiveEnd ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceiveEnd ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceiveEnd ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceiveEnd ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceiveEnd ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxValid ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxValid ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxValid ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetByteCnt ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxEndFrm ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxEndFrm ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxValid ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxEndFrm ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetByteCnt ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxEndFrm ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxEndFrm ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetByteCnt ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxValid ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxEndFrm ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ResetByteCnt ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxValid ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxEndFrm ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ResetByteCnt ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxValid ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxEndFrm ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxEndFrm) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetByteCnt ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxEndFrm ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxEndFrm ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetByteCnt ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxEndFrm ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxValid) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxValid ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxValid ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxValid ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxValid ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxValid ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxValid ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxValid ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxValid ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxEndFrm ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxEndFrm ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetByteCnt ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxEndFrm ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxEndFrm ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetByteCnt ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceiveEnd ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceiveEnd ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceiveEnd ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceiveEnd ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceiveEnd ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStartFrm ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStartFrm) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStartFrm ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStartFrm ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStartFrm ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStartFrm) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStartFrm ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStartFrm ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxStartFrm ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxStartFrm ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedPacketGood) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedPacketGood) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxStartFrmOut) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxStartFrmOut ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxStartFrmOut) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxStartFrmOut ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxStartFrmOut ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxStartFrmOut ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxStartFrmOut ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxStartFrmOut ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxFlow) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxFlow ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxFlow ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxFlow ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxFlow ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxDoneIn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxDoneIn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxDoneIn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxFlow ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxFlow ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxFlow ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxFlow ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxDoneIn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxDoneIn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 129) && (RxData <= 255)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 129) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxAbortIn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxAbortIn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxAbortIn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxAbortIn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxAbortIn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxAbortIn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MTxClk ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxReset) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MTxClk ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (MTxClk ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (MTxClk ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxReset) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxReset ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxReset ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxReset ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxReset ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxReset ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxReset ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxReset ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (TxReset ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!r_PassAll ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!r_PassAll ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!r_PassAll ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!r_PassAll ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!r_PassAll ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!r_PassAll ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!r_PassAll ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DlyCrcEn) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DlyCrcEn ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DlyCrcEn ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (DlyCrcEn ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq0) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ByteCntEq0) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq0) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 2) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 2)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 2)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (IncrementByteCnt) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (IncrementByteCnt) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq0) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq0 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 66) && (RxData <= 131)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 65)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 193) && (RxData <= 255)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 169) && (RxData <= 255)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 169) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 81) && (RxData <= 167)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 82) && (RxData <= 168) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 82) && (RxData <= 168)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq0 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq0 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq0 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq0 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq0 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq0 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq0 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq0 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq0) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1)) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1)) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 192)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 40) && (RxData <= 84)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 3)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 43) && (RxData <= 84)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 131)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 213) && (RxData <= 255)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 214) && (RxData <= 255)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (IncrementByteCnt ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (IncrementByteCnt) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (IncrementByteCnt ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 1)) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 42)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 125)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 213)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 169)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 189) && (RxData <= 255)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 189) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 171) && (RxData <= 212)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 29) && (RxData <= 62)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 39)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 30) && (RxData <= 63)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 222)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 64) && (RxData <= 97)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2)) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 27) && (RxData <= 57)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 170)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 98) && (RxData <= 131)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 223) && (RxData <= 255)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 29) && (RxData <= 58)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 125)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 125) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 125)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (ByteCntEq1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 91) && (RxData <= 122)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (ByteCntEq1) |-> RxValid);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 166)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 153)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 167) && (RxData <= 200)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 201)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 90)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((RxData >= 229) && (RxData <= 255)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 229) && (RxData <= 255)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 154) && (RxData <= 187)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 59) && (RxData <= 84)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 138) && (RxData <= 169)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 201) && (RxData <= 227)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 24) && (RxData <= 49)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 125) && (RxData <= 152)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 230) && (RxData <= 255)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 124)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 229)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 112) && (RxData <= 137)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4)) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 73) && (RxData <= 98)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 28)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 202) && (RxData <= 227)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 28)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 58) && (RxData <= 83)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 178) && (RxData <= 204)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 29)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 111)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 72)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 159)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 42) && (RxData <= 62)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 84) && (RxData <= 108)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 122)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((RxData >= 233) && (RxData <= 255)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 233) && (RxData <= 255)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 108)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 84)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 233) && (RxData <= 255)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 26)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 234) && (RxData <= 255)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 235) && (RxData <= 255)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 161) && (RxData <= 187)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 43) && (RxData <= 62)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 160) && (RxData <= 186)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 211) && (RxData <= 232)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 187) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 187) && (RxData <= 210)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 211) && (RxData <= 232)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 210)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 23)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 212) && (RxData <= 232)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 109) && (RxData <= 131)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData >= 213) && (RxData <= 232)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 131) && (RxData <= 152)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 32) && (RxData <= 49)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 79) && (RxData <= 98)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 21) && (RxData <= 42)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 20)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 129) && (RxData <= 148)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 20)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 33) && (RxData <= 49)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 192) && (RxData <= 211)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 216) && (RxData <= 233)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 80) && (RxData <= 98)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((RxData >= 109) && (RxData <= 128)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 114) && (RxData <= 131)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 201) && (RxData <= 255)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 217) && (RxData <= 234)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 114) && (RxData <= 130)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 24) && (RxData <= 42)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 151)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 191)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 21) && (RxData <= 41)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 140) && (RxData <= 160)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 193) && (RxData <= 212)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 150)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 172) && (RxData <= 192)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 177)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 90) && (RxData <= 144)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 188) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 79)) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 188)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 15)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 136) && (RxData <= 152)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 139)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 78)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 48) && (RxData <= 62)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 187) && (RxData <= 204)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 149) && (RxData <= 169)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 215) && (RxData <= 227)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 169) && (RxData <= 186)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 136) && (RxData <= 151)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 187)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 204)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 72) && (RxData <= 85)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 242) && (RxData <= 255)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 171) && (RxData <= 187)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 98) && (RxData <= 113)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 62)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 152) && (RxData <= 170)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 151) && (RxData <= 169)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 202)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 122) && (RxData <= 135)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 113)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 152) && (RxData <= 171)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 190) && (RxData <= 204)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3)) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3)) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 243) && (RxData <= 255)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 229) && (RxData <= 241)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 22) && (RxData <= 36)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 135)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 59) && (RxData <= 71)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 174) && (RxData <= 187)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 174) && (RxData <= 187)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 37) && (RxData <= 47)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 206) && (RxData <= 255)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4)) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 86) && (RxData <= 98)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 67) && (RxData <= 77)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 97)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 178) && (RxData <= 189)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 168)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 16) && (RxData <= 31)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 133) && (RxData <= 144)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 10) && (RxData <= 23)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 110) && (RxData <= 121)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 42) && (RxData <= 89)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 145) && (RxData <= 157)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 30) && (RxData <= 40)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 158) && (RxData <= 173)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 9) && (RxData <= 21)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 216)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 109)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 2)) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((ByteCnt == 2)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 232) && (RxData <= 242)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 2)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 204) && (RxData <= 215)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 41) && (RxData <= 49)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 78) && (RxData <= 88)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 58)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 161) && (RxData <= 173)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 89) && (RxData <= 98)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 214) && (RxData <= 221)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 222) && (RxData <= 231)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 123) && (RxData <= 132)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 9)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 10) && (RxData <= 19)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 9)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 20) && (RxData <= 32)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 9) && (RxData <= 18)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 8)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 57) && (RxData <= 66)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 214)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 8)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 56)) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 213)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 19) && (RxData <= 29)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 1)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq2) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (ByteCntEq2) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 159) && (RxData <= 167)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 168) && (RxData <= 177)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq2) |-> RxValid);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 160)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 106) && (RxData <= 154)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 158)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) ((RxData == 197)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData == 0)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (AddressOK) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) ((RxData == 161)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData == 161) ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2) |-> RxReset);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2) |-> RxReset);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2) |-> RxReset);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (DlyCrcEn ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2) |-> RxReset);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> RxReset);
assert property(@(posedge MRxClk) (RxReset) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK) |-> RxReset);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0)) |-> RxReset);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (DlyCrcEn ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid) |-> RxReset);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((MAC == 0)) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (RxReset) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0)) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) ((MAC == 0)) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid) |-> ResetSlotTimer);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll) |-> RxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn) |-> RxReset);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm) |-> RxReset);
assert property(@(posedge MRxClk) (!TxReset ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!r_PassAll && (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4)) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!RxFlow ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) && (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxEndFrm ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData == 161) && MTxClk) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 161) && ReceivedPacketGood) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 188) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (RxValid ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 161) && RxValid) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((MAC == 1666969542) ##3 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (r_PassAll ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxFlow ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##4 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (r_PassAll ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxReset ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (r_PassAll ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxAbortIn && (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut && (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxValid ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxValid ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxFlow ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxEndFrm ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ResetByteCnt ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((MAC == 874446696) ##2 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ReceivedLengthOK ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181)) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (RxValid ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (r_PassAll ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxValid ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (IncrementByteCnt ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxFlow ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 188) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 161) && ReceiveEnd) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (r_PassAll ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxEndFrm ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((MAC == 1666969542) ##3 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxFlow ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!r_PassAll ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((MAC == 874446696) ##2 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxEndFrm ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData == 161) && IncrementByteCnt) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!r_PassAll && (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!ResetByteCnt ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData == 161) && RxValid) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxEndFrm ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxFlow ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxReset ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ResetByteCnt ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ResetByteCnt ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ReceiveEnd ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 161) && ReceiveEnd) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData == 161) && IncrementByteCnt) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxReset ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) && (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (RxValid ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (r_PassAll ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!RxEndFrm ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!TxAbortIn && (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxReset ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut && (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!r_PassAll ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181)) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##4 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!TxReset ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ReceiveEnd ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4)) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData == 161) && MTxClk) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 161) && ReceivedPacketGood) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxStartFrm ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!TxDoneIn ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!MTxClk ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) (!RxValid ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxFlow ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!MTxClk ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##3 1) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxValid ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (RxFlow ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (RxFlow ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxDoneIn ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxFlow ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (RxStartFrm ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (RxValid ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (ByteCnt == 4) ##1 1) |-> ByteCntEq5);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((MAC == 260498207)) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((MAC == 874446696) ##1 1) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (RxStartFrm ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##3 1) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxEndFrm ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((MAC == 874446696) ##1 1) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 5));
assert property(@(posedge MRxClk) (RxStartFrm ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!ReceiveEnd ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (ResetByteCnt ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 !TxDoneIn ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 RxFlow ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!RxStartFrm ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (TxStartFrmOut ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 102) ##2 RxFlow) |-> AddressOK);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##2 ResetByteCnt) |-> AddressOK);
assert property(@(posedge MRxClk) (!ResetByteCnt && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((MAC == 1290719641) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!ReceivedLengthOK && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (TxDoneIn ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (RxFlow ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##2 TxDoneIn) |-> AddressOK);
assert property(@(posedge MRxClk) (RxEndFrm ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxStartFrm && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 128) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (TxAbortIn ##3 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((MAC == 894636394) ##4 1) |-> AddressOK);
assert property(@(posedge MRxClk) (ByteCntEq0 ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (TxAbortIn ##3 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!RxEndFrm && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 102) ##2 !r_PassAll) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##1 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (!TxReset && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 !RxStatusWriteLatched_sync2 ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 !TxUsedDataOutDetected ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) && ReceiveEnd ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (TxStartFrmOut ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((MAC == 2067913206) ##3 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##2 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData == 102) ##1 ReceivedPacketGood ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 128) ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) (TxAbortIn ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##2 RxEndFrm) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##4 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 r_PassAll ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!ReceiveEnd ##1 (RxData == 161)) |-> ByteCntEq4);
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##4 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData == 102) ##2 (DlyCrcCnt == 0)) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 (DlyCrcCnt == 2) ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 TxStartFrmOut ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##2 TxUsedDataOutDetected) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##2 (RxData == 161)) |-> (ByteCnt == 4));
assert property(@(posedge MRxClk) ((RxData == 102) ##2 (RxData == 255)) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 110) && (RxData <= 155) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) && (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 !MTxClk ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData == 102) ##1 (RxData == 168) ##1 1) |-> AddressOK);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!TxReset ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 130) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 130) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (RxValid ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!r_PassAll ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData >= 64) && (RxData <= 125) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((RxData >= 92) && (RxData <= 144) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (TxReset ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##2 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!TxStartFrmOut ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (TxAbortIn ##1 (RxData == 102) ##2 1) |-> AddressOK);
assert property(@(posedge MRxClk) (!MTxClk && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!RxEndFrm && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 (RxData == 215) ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (ResetByteCnt ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 TxReset ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 !ByteCntEq0) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 (ByteCnt == 2) ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 ByteCntEq2 ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !MTxClk ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 TxAbortIn) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!ReceiveEnd ##1 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData == 39) ##2 (ByteCnt == 3)) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 MTxClk) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 RxValid ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!RxStartFrm ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData == 39) ##2 TxReset) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!TxReset && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && TxUsedDataOutDetected ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 ReceiveEnd) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 RxStatusWriteLatched_sync2) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && r_PassAll ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((MAC == 1666969542) ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 r_PassAll) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 IncrementByteCnt) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 !DlyCrcEn) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 !ResetByteCnt) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!ResetByteCnt && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!DlyCrcEn && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 (DlyCrcCnt == 4)) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt == 1) && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !RxEndFrm ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (RxEndFrm ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 (RxData == 124)) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !ReceivedLengthOK ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 202) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((MAC == 676958544) ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 TxAbortIn ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (ReceivedLengthOK ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !r_PassAll ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !RxFlow ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 IncrementByteCnt ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && RxValid ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && ReceivedPacketGood ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && IncrementByteCnt ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) && ByteCntEq1 ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ReceiveEnd && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##2 !RxEndFrm) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!ReceivedLengthOK && (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 ReceivedPacketGood ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (r_PassAll ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 200391447) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData == 39) ##1 !ResetByteCnt ##1 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 66) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxReset ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxDoneIn ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (RxStartFrm ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!TxReset ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 128) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (TxDoneIn ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!RxFlow ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 56) && (RxData <= 107) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (TxAbortIn ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ResetByteCnt ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (r_PassAll ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxEndFrm ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 63) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ByteCntEq0 && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxReset && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxStartFrm && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!ResetByteCnt ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 189) && RxValid) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!ResetByteCnt ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxFlow ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 152) && (RxData <= 202) ##1 (RxData == 189) && r_PassAll) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxEndFrm ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 152) && (RxData <= 202) ##1 !RxStatusWriteLatched_sync2 && (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) && (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxFlow ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (MTxClk ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxEndFrm ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 152) && (RxData <= 202) ##1 (RxData == 189) && TxUsedDataOutDetected) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!IncrementByteCnt && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (TxStartFrmOut ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 170) && (RxData <= 255) ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 831994211)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 4) && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData == 189) && ReceiveEnd) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 188) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 874446696)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxReset ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 189) && IncrementByteCnt) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxValid && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxDoneIn && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 676958544) ##3 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 1062098814) ##4 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxReset ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (RxFlow ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (RxValid ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxFlow ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 436783412) ##3 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!ReceiveEnd ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 1062098814) ##3 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 1422079913) ##3 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 205) && (RxData <= 255) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 188) && (RxData <= 255) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 2) && (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 235170588) ##3 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 202) ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ReceiveEnd ##1 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (IncrementByteCnt ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 395401519) ##4 1) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 161) && ReceiveEnd) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 161) && RxValid) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxValid ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 161) && ReceivedPacketGood) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!RxEndFrm ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##2 (RxData == 39) ##2 1) |-> ByteCntEq3);
assert property(@(posedge MRxClk) (!TxDoneIn ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxAbortIn && (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 161) && MTxClk) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) && (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData == 161) && IncrementByteCnt) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 132) && (RxData <= 255) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut && (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!RxFlow ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxDoneIn ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!r_PassAll && (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!MTxClk ##2 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 676958544) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxReset ##1 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 874446696)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 874446696) ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 395401519) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 436783412) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 1062098814) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 997000566) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ReceiveEnd ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!TxDoneIn ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 874446696) ##2 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxReset ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 (RxData >= 152) && (RxData <= 202) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 831994211)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxValid ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ReceivedLengthOK ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxFlow ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (RxStartFrm ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 235170588) ##3 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 200391447) ##2 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 235170588) ##2 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 1666969542) ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##2 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!MTxClk ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((MAC == 736868695) ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##4 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((MAC == 436783412) ##3 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 676958544) ##2 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((MAC == 1277532568) ##4 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (!TxAbortIn ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStartFrm ##3 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ReceiveEnd ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (RxData == 2)) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 81) ##2 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 (RxData == 161)) |-> (ByteCnt >= 3) && (ByteCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (DlyCrcCnt == 2)) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##2 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##1 (RxData == 189)) |-> (ByteCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !ReceiveEnd) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !DlyCrcEn ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 ReceivedLengthOK ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !TxReset ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !TxReset) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 RxStartFrm ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !r_PassAll) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !TxDoneIn) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 (ByteCnt == 2) ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !ByteCntEq0) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##3 (DlyCrcCnt == 2) ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !ResetByteCnt) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !ByteCntEq0 ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!r_PassAll ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !RxStatusWriteLatched_sync2 ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !ResetByteCnt ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !MTxClk) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 ReceivedLengthOK) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##3 (RxData == 123) ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !RxEndFrm ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !RxValid ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 ReceivedPacketGood ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !DlyCrcEn) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##1 !r_PassAll ##1 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !RxEndFrm) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 RxFlow) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 !RxValid) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 !RxStatusWriteLatched_sync2 && (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 !TxReset && (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 !RxFlow && (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (RxData == 35) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 !TxUsedDataOutDetected && (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) && TxStartFrmOut ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 TxStartFrmOut ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 !DlyCrcEn && (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) && ReceivedLengthOK ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (DlyCrcCnt == 2) && ReceiveEnd ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 TxUsedDataOutDetected ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 !TxDoneIn ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (MAC >= 1176996748) && (MAC <= 2053874164) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 r_PassAll ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 !ReceiveEnd ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 ReceivedLengthOK ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (MAC >= 1397303718) && (MAC <= 2053874164) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 RxStartFrm ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 !MTxClk ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (RxData >= 209) && (RxData <= 246) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (RxData == 240) ##3 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (RxData >= 226) && (RxData <= 246) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (RxData >= 239) && (RxData <= 246) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 3) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 TxReset ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 (RxData >= 240) && (RxData <= 246) ##1 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 (RxData == 115)) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 (ByteCnt == 2)) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) && (RxData == 106) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!TxDoneIn && ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 2126929405) ##3 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((MAC == 1311609756) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && (DlyCrcCnt == 4) ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((RxData >= 172) && (RxData <= 255) ##1 (RxData >= 204) && (RxData <= 255) ##2 !IncrementByteCnt && (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((RxData >= 204) && (RxData <= 255) ##1 (RxData >= 90) && (RxData <= 172) ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxValid && (RxData >= 172) && (RxData <= 255) ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!ReceivedLengthOK && !RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (ByteCntEq2 && TxStartFrmOut ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((RxData >= 133) && (RxData <= 255) ##1 (RxData >= 204) && (RxData <= 255) ##2 !IncrementByteCnt && (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && TxStartFrmOut ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!MTxClk && !RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && !TxReset ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!DlyCrcEn && !RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && (RxData >= 133) && (RxData <= 255) ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && !TxDoneIn ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 && !RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid && TxUsedDataOutDetected ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!TxAbortIn && ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (ByteCntEq2 && TxReset ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!ReceiveEnd && !RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !TxDoneIn && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (DlyCrcCnt == 4) && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((RxData >= 91) && (RxData <= 138) && ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 !ReceivedPacketGood ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !ReceivedLengthOK && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !MTxClk && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 226) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) && ReceivedPacketGood ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !TxStartFrmOut && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) && RxEndFrm ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) && ResetByteCnt ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 !ReceiveEnd && (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 TxReset) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !DlyCrcEn) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !TxStartFrmOut) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !RxStartFrm && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !RxEndFrm) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) && ReceivedPacketGood ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) && RxStatusWriteLatched_sync2 ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !TxDoneIn) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !RxFlow) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 !TxDoneIn ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) && RxFlow ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 IncrementByteCnt) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !r_PassAll) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 RxFlow ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 MTxClk) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !ByteCntEq0) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 r_PassAll ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !TxAbortIn) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 (DlyCrcCnt == 4)) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 ReceivedPacketGood) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 RxStatusWriteLatched_sync2) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) && MTxClk ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 !ResetByteCnt) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 TxStartFrmOut ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) && TxStartFrmOut ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) && TxReset ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 !TxAbortIn && (RxData >= 204) && (RxData <= 255) ##2 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) (!RxValid ##1 (RxData >= 204) && (RxData <= 255) ##1 !TxAbortIn ##1 (DlyCrcCnt == 4) ##1 1) |-> ByteCntEq2);
assert property(@(posedge MRxClk) ((RxData >= 91) && (RxData <= 105) && ByteCntEq2 ##2 (DlyCrcCnt == 2) ##2 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 997000566) ##3 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 923345262) ##3 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((RxData == 97) && ByteCntEq2 ##4 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 1487444913) ##4 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 1942950887) ##3 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 2126929405) ##3 1) |-> (ByteCnt == 2));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 MTxClk ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 TxReset ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181) ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !ReceivedLengthOK) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!TxReset ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ByteCntEq1 ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (RxData == 71)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxEndFrm ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !RxFlow) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 DlyCrcEn ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4) ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !RxValid) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 4) ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 96) ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStatusWriteLatched_sync2 ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxEndFrm ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !IncrementByteCnt ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !IncrementByteCnt) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !IncrementByteCnt ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 MTxClk) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 MTxClk ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !RxStatusWriteLatched_sync2) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !ByteCntEq1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !r_PassAll) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 DlyCrcEn ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 TxUsedDataOutDetected) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStartFrm ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0 ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ByteCntEq0 ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ResetByteCnt ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 TxUsedDataOutDetected ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 0) ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 218) ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ResetByteCnt ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxValid ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 4) ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (ByteCnt == 0)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxReset ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxDoneIn ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !TxAbortIn) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 TxAbortIn ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceiveEnd ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceivedPacketGood ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxFlow ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ReceiveEnd ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxValid ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##4 1) |-> (DlyCrcCnt == 4));
assert property(@(posedge MRxClk) (!MTxClk ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 (DlyCrcCnt == 3) ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && ReceiveEnd ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 RxFlow ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && !TxUsedDataOutDetected ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (DlyCrcCnt == 3) ##2 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 100) && (RxData <= 189) && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && RxStatusWriteLatched_sync2 ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 !TxAbortIn ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 20) && (RxData <= 189) && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ReceiveEnd ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && (ByteCnt == 0) ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 (RxData == 47) ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!ReceivedLengthOK && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && !r_PassAll ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && MTxClk ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 !RxValid) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 TxReset ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && ResetByteCnt ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 (ByteCnt == 0)) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (RxData == 36)) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 ResetByteCnt) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!TxReset && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 r_PassAll ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 RxStartFrm ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && RxFlow ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !ReceivedLengthOK && !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 !RxStartFrm ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##1 ByteCntEq3 ##3 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ReceivedPacketGood ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !DlyCrcEn && !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 !MTxClk) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 !IncrementByteCnt) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 RxEndFrm) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && TxAbortIn ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 !ByteCntEq4) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (RxData == 106) ##2 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 TxReset) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 !TxDoneIn ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 TxStartFrmOut) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 !TxStartFrmOut ##1 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut ##1 !TxUsedDataOutDetected) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 !TxStartFrmOut && RxEndFrm ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 65) && (RxData <= 100) && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!TxStartFrmOut && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 100) && (RxData <= 130) && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected && ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData == 100) && ByteCntEq3 ##3 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxStartFrm ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!r_PassAll ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 ByteCntEq3 ##2 !TxStartFrmOut ##1 1) |-> (DlyCrcCnt == 3));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 2) && (ByteCnt <= 5));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (r_PassAll ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181)) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!TxDoneIn ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!r_PassAll ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!TxReset ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 67) && (RxData <= 134) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (RxFlow ##2 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 86) && (RxData <= 170) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 63) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 100) && (RxData <= 149) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17)) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1)) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1)) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##1 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!r_PassAll ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!RxFlow ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedPacketGood ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxAbortIn ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !MTxClk) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxUsedDataOutDetected ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ResetByteCnt ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1 ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxEndFrm ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2 ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) ((MAC == 992211318) ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 170) ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStatusWriteLatched_sync2 ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 PauseTimerEq0_sync2 ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxReset ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxAbortIn) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197) ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStartFrm ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 65) ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStatusWriteLatched_sync2 ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedPacketGood ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 RxFlow) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedLengthOK ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0 ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (RxData == 241)) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 1) ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxUsedDataOutDetected) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxUsedDataOutDetected ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ByteCntEq0 ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 RxValid) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxFlow ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxReset) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxDoneIn) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceiveEnd ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStartFrm ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxReset ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedLengthOK ##2 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxAbortIn ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 ByteCntEq0) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm ##3 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxValid ##1 1) |-> (DlyCrcCnt == 2));
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 (ByteCnt == 4) ##1 1) |-> (DlyCrcCnt >= 3) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 67) && (RxData <= 134) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (r_PassAll ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 86) && (RxData <= 170) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxFlow ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 63) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (TxDoneIn ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 100) && (RxData <= 149) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1)) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17)) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##1 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxValid ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxFlow ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxFlow ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!TxDoneIn ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (r_PassAll ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 !RxEndFrm ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!r_PassAll ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 !ResetByteCnt ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ByteCntEq1 && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!r_PassAll ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 RxStatusWriteLatched_sync2 ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (TxReset ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 ByteCntEq0 ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 ByteCntEq0) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK && ByteCntEq0 ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK && DlyCrcEn ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 !ReceiveEnd) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 RxValid ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 (ByteCnt == 0) && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 RxEndFrm) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 (RxData == 255) && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 !IncrementByteCnt && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 !ByteCntEq1 && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 (ByteCnt == 0)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 (DlyCrcCnt == 0)) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 ResetByteCnt) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 !TxDoneIn) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 !RxStatusWriteLatched_sync2 && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK && TxDoneIn ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 RxValid) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 RxFlow ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 !TxReset && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 TxAbortIn) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (MTxClk ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 DlyCrcEn ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 !IncrementByteCnt ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 (RxData >= 132) && (RxData <= 255) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!r_PassAll ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (RxReset) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 0)) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxFlow ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##2 (DlyCrcCnt >= 1) && (DlyCrcCnt <= 2) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) ##1 r_PassAll ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 0) && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (TxReset ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (!IncrementByteCnt && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!ReceiveEnd && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) && (RxData >= 0) && (RxData <= 131) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) && RxEndFrm ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 131) && ResetByteCnt ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197) ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ResetByteCnt ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 1) ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxUsedDataOutDetected) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxReset) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxAbortIn) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxAbortIn ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStartFrm) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedLengthOK ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxUsedDataOutDetected ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 PauseTimerEq0_sync2 ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!RxEndFrm ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ByteCntEq0) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedPacketGood) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2 ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxReset ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 170) ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedPacketGood ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxValid) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!ResetByteCnt ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedLengthOK) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStartFrm ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceiveEnd ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxFlow) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0 ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStatusWriteLatched_sync2 ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStatusWriteLatched_sync2) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxEndFrm ##1 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) ((MAC == 992211318) ##2 1) |-> (RxData >= 50) && (RxData <= 98));
assert property(@(posedge MRxClk) (!RxFlow ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (r_PassAll ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (r_PassAll ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!ByteCntEq0 ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!RxValid ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !MTxClk) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 IncrementByteCnt) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxValid) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 ReceivedLengthOK) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 r_PassAll) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxFlow) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (!RxValid ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (ByteCnt == 1)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 ByteCntEq1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 TxAbortIn) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !TxUsedDataOutDetected) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (DlyCrcCnt == 1)) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (MTxClk ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##3 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxStatusWriteLatched_sync2) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxEndFrm ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 34) ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ResetByteCnt ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ReceiveEnd ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxStartFrmOut ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0) ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) (r_PassAll ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ByteCntEq0 ##1 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##4 1) |-> (RxData >= 205) && (RxData <= 255));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##2 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!ReceiveEnd && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK ##1 !RxStatusWriteLatched_sync2) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 0) && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK && ResetByteCnt ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK && TxUsedDataOutDetected ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!TxStartFrmOut && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK ##1 RxStartFrm) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!r_PassAll && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK ##1 TxReset) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (AddressOK ##1 DlyCrcEn) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##2 1) |-> ByteCntEq1);
assert property(@(posedge MRxClk) (AddressOK && RxEndFrm ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!ReceivedLengthOK && AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 0) && (DlyCrcCnt <= 1) ##3 AddressOK ##1 !IncrementByteCnt) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 0) ##3 AddressOK ##1 !IncrementByteCnt) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (ReceiveEnd ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 2) && (DlyCrcCnt <= 4) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 59) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData == 161) ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!TxReset ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 1) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!MTxClk ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!r_PassAll ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (RxStartFrm ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (r_PassAll ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!r_PassAll ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (RxValid ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 26) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2 ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((MAC == 0) ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (RxData == 65)) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxFlow) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2 ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxDoneIn) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxReset) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0) ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2 ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2 ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxAbortIn) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid ##3 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxUsedDataOutDetected) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 MTxClk) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !ByteCntEq0) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxValid) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceiveEnd ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedPacketGood ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxReset ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStatusWriteLatched_sync2 ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxAbortIn ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxEndFrm ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxFlow ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 29) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxUsedDataOutDetected ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 0) ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxAbortIn ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedLengthOK ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxReset ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxUsedDataOutDetected ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 170) ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedLengthOK ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStatusWriteLatched_sync2 ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ResetByteCnt ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedPacketGood ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStartFrm ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ByteCntEq0 ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 197) ##2 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStartFrm ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxValid ##1 1) |-> (DlyCrcCnt == 1));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (ByteCnt == 4) ##2 1) |-> (ByteCnt == 1));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 1) && (DlyCrcCnt <= 2) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) (!TxDoneIn ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##4 (ByteCnt == 4)) |-> (RxData >= 153) && (RxData <= 204));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (RxFlow ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxReset) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4) ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxEndFrm) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ByteCntEq1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxValid) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxDoneIn) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 DlyCrcEn) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181) ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceivedPacketGood) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 39) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !IncrementByteCnt) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStatusWriteLatched_sync2) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ResetByteCnt) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 0)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceiveEnd) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStartFrm) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0 ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 96)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 MTxClk) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!TxDoneIn ##1 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxReset) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxValid) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) ((MAC == 992211318) ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197) ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 1) ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceiveEnd ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 170) ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ResetByteCnt ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedPacketGood) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxUsedDataOutDetected ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2 ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedLengthOK) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ByteCntEq0) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedLengthOK ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStartFrm) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStatusWriteLatched_sync2 ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedPacketGood ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxReset ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxUsedDataOutDetected) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0 ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 PauseTimerEq0_sync2 ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxEndFrm ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStartFrm ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxAbortIn ##1 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxAbortIn) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStatusWriteLatched_sync2) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxFlow) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 63) && (RxData <= 122));
assert property(@(posedge MRxClk) (RxValid ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 97) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 53) && (RxData <= 110) ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (RxReset) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((MAC == 0)) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (RxData >= 0) && (RxData <= 62));
assert property(@(posedge MRxClk) (RxFlow ##2 (ByteCnt == 4) ##2 1) |-> (DlyCrcCnt >= 2) && (DlyCrcCnt <= 4));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 49));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 53) ##3 AddressOK ##1 1) |-> (RxData >= 99) && (RxData <= 152));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((MAC == 992211318)) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (RxData >= 188) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 17) ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !DlyCrcEn ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxDoneIn ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 TxAbortIn) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 IncrementByteCnt ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ResetByteCnt ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStartFrm ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 1) ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !MTxClk ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxValid) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxValid ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxValid ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxEndFrm ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxReset ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxReset ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 r_PassAll) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 1) ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceivedPacketGood ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxAbortIn ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !TxUsedDataOutDetected) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ByteCntEq1 ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ReceivedLengthOK) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ResetByteCnt ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (RxData == 34) ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxEndFrm ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (DlyCrcCnt == 1)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (DlyCrcCnt == 0) ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (RxData == 220)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxUsedDataOutDetected ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ReceiveEnd ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ByteCntEq0 ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxStatusWriteLatched_sync2) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxFlow ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (ByteCnt == 1)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxFlow) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !MTxClk ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 IncrementByteCnt ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !MTxClk) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ByteCntEq1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !DlyCrcEn ##1 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceiveEnd ##2 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 0) ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0 ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0) ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 38) ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) ((RxData == 161) && ByteCntEq4 ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##4 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5 ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk ##3 1) |-> IncrementByteCnt);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##1 1) |-> (RxData >= 123) && (RxData <= 187));
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 53) && (RxData <= 110) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ResetByteCnt) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0 ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4) ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 MTxClk) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceivedPacketGood) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 4)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 0)) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxValid) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !IncrementByteCnt) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181) ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxReset) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 DlyCrcEn) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxDoneIn) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStatusWriteLatched_sync2) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceiveEnd) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxEndFrm) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStartFrm) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ByteCntEq1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ResetByteCnt) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 34)) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxEndFrm) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ReceiveEnd) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0)) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##1 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxDoneIn) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2 ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 RxFlow) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 RxValid) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !MTxClk) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxReset) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxUsedDataOutDetected) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0 ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxReset ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxAbortIn) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197) ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) ((MAC == 992211318) ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1 ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (DlyCrcCnt == 2)) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 ByteCntEq0) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll ##3 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedLengthOK ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxUsedDataOutDetected ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxEndFrm ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxReset ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStatusWriteLatched_sync2 ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxFlow ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedPacketGood ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedPacketGood ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStatusWriteLatched_sync2 ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStartFrm ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxAbortIn ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceiveEnd ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStartFrm ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedLengthOK ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ResetByteCnt ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxUsedDataOutDetected ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxValid ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxAbortIn ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxReset ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 1) ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 170) ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ByteCntEq0 ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 65) ##1 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 PauseTimerEq0_sync2 ##2 1) |-> (RxData >= 170) && (RxData <= 255));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxValid ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 97) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (!r_PassAll ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxFlow ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (RxReset) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 0)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0)) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxValid ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (r_PassAll ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!RxFlow ##2 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) (ByteCntEq3) |-> RxValid);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 ByteCntEq4 ##2 1) |-> (RxData >= 85) && (RxData <= 169));
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!TxReset ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 0) && (RxData <= 84));
assert property(@(posedge MRxClk) (ByteCntEq4) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!r_PassAll ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##2 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn) |-> DlyCrcEn);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) ((MAC == 992211318)) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm) |-> DlyCrcEn);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197)) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> DlyCrcEn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxValid) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 MTxClk ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxDoneIn ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ReceiveEnd ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !TxStartFrmOut) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxFlow ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (RxData == 71)) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 0) ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !IncrementByteCnt ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxUsedDataOutDetected ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !IncrementByteCnt) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 170) ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxReset ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceiveEnd ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !ByteCntEq1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStatusWriteLatched_sync2 ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStartFrm ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxUsedDataOutDetected ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !ReceivedLengthOK) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181) ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (RxData == 218) ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ResetByteCnt ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (DlyCrcCnt == 4)) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxStatusWriteLatched_sync2) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxEndFrm ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !TxAbortIn) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !MTxClk) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxEndFrm ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ByteCntEq0 ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 TxDoneIn) |-> TxReset);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !r_PassAll) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !TxUsedDataOutDetected) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ResetByteCnt ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxValid ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxReset ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxAbortIn ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 RxValid) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 (RxData == 241)) |-> TxReset);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) ((MAC == 0) ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 DlyCrcEn ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 4) ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxValid ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxFlow) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0) ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 ByteCntEq0) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedPacketGood ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (ByteCnt == 0)) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 r_PassAll) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4) ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxReset ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStartFrm ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !IncrementByteCnt ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 TxUsedDataOutDetected) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 96) ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 DlyCrcEn ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 MTxClk ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ByteCntEq0 ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxValid ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxAbortIn ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0 ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (DlyCrcCnt == 4) ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxFlow ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedLengthOK ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !ReceiveEnd) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ByteCntEq1 ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceivedPacketGood ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2 ##4 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 MTxClk ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxDoneIn ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedPacketGood ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceiveEnd ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !ByteCntEq0 ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStatusWriteLatched_sync2 ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxAbortIn ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 0) ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 197) ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxReset ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxReset ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxUsedDataOutDetected ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStartFrm ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxAbortIn ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (RxData == 65) ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxFlow ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ResetByteCnt ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxEndFrm ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxValid ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (DlyCrcCnt == 1) ##1 1) |-> TxReset);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##4 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxUsedDataOutDetected ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> MTxClk);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedLengthOK ##3 1) |-> TxReset);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData == 0) ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!TxDoneIn ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ByteCntEq0) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxValid) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected) |-> RxFlow);
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((MAC == 992211318)) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197)) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer) |-> RxFlow);
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll) |-> RxFlow);
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> RxFlow);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4)) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181)) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> RxValid);
assert property(@(posedge MRxClk) (!r_PassAll ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt >= 0) && (ByteCnt <= 1) ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStatusWriteLatched_sync2) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxReset) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ByteCntEq0) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 170)) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) ((MAC == 0) ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxValid) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxUsedDataOutDetected) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedLengthOK) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStartFrm) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0) ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2 ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected ##2 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxAbortIn) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxFlow) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) ((RxData == 161) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((RxData == 161) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStatusWriteLatched_sync2 ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 197) ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedPacketGood ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ResetByteCnt ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceiveEnd ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedLengthOK ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStartFrm ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 0) ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxAbortIn ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxEndFrm ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxReset ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxUsedDataOutDetected ##1 1) |-> ReceivedPacketGood);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxDoneIn) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 DlyCrcEn) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxValid) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 96)) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ByteCntEq1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceiveEnd) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 4)) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !IncrementByteCnt) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStatusWriteLatched_sync2) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxEndFrm) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceivedPacketGood) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 MTxClk) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxReset) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 0)) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ResetByteCnt) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4) ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0 ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181) ##1 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((RxData >= 128) && (RxData <= 255) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 97) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((RxData >= 126) && (RxData <= 190) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxUsedDataOutDetected) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && TxAbortIn) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && r_PassAll) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && DlyCrcEn) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceivedLengthOK) |-> RxValid);
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && MTxClk) |-> RxValid);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxStatusWriteLatched_sync2) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetSlotTimer) |-> RxValid);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 197)) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && PauseTimerEq0_sync1) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxReset) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ReceiveEnd) |-> RxValid);
assert property(@(posedge MRxClk) ((RxData >= 53) && (RxData <= 110) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((MAC == 992211318)) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> RxValid);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && ResetByteCnt) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxEndFrm) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && RxFlow) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> RxValid);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> TxDoneIn);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> RxValid);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> RxValid);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> RxValid);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> RxValid);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> RxValid);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ReceiveEnd) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0)) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 34)) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ByteCntEq0) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ByteCntEq0) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ReceiveEnd) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0)) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 34)) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##2 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##2 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##3 1) |-> ByteCntEq0);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##1 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##1 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (RxFlow ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0)) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxEndFrm) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ByteCntEq0) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ResetByteCnt) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##2 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> TxDoneIn);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) (RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##2 1) |-> RxStartFrm);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((RxData == 161) ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##3 1) |-> ResetByteCnt);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 170) ##1 (ByteCnt == 4) ##3 1) |-> RxEndFrm);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> TxDoneIn);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> TxDoneIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceiveEnd ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxReset ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2 ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !ReceivedLengthOK ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxEndFrm ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 TxReset ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxAbortIn ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStartFrm ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (DlyCrcCnt == 0) ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ResetByteCnt ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedLengthOK ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxUsedDataOutDetected ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !TxStartFrmOut) |-> TxDoneIn);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !MTxClk) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ByteCntEq0 ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2 ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxStartFrm ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 (RxData == 241)) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 TxReset) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedPacketGood ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((MAC == 0) ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStatusWriteLatched_sync2 ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2 ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 197) ##3 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (RxValid ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 r_PassAll) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 ByteCntEq0) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 ReceivedPacketGood ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxValid ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2 ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxAbortIn ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 (RxData == 170) ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 RxFlow ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 RxValid) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !TxUsedDataOutDetected) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 !ReceiveEnd) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (TxAbortIn ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd ##4 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 !TxUsedDataOutDetected ##2 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxAbortIn ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxValid ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (RxData == 65) ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxDoneIn ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !RxFlow ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (RxFlow ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 (DlyCrcCnt == 1) ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !TxReset ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) ((RxData >= 53) && (RxData <= 110) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 TxUsedDataOutDetected ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 MTxClk ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 !ByteCntEq0 ##1 1) |-> TxDoneIn);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (RxValid ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (!TxReset ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 IncrementByteCnt) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxReset ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 IncrementByteCnt ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ByteCntEq1 ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 97) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (DlyCrcCnt == 1)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 IncrementByteCnt) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxFlow) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 ByteCntEq1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !MTxClk ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxStatusWriteLatched_sync2) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ByteCntEq1 ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceivedPacketGood ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxValid) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxValid ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStartFrm ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 TxAbortIn) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !MTxClk) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxDoneIn ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 17) ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 1) ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (DlyCrcCnt == 1)) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 IncrementByteCnt ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5 ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ByteCntEq1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !TxUsedDataOutDetected) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !TxUsedDataOutDetected) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (ByteCnt == 1)) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ResetByteCnt ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxStartFrm ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxStatusWriteLatched_sync2) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxValid ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 r_PassAll) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ResetByteCnt ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 TxDoneIn ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 1) ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 17) ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 0) ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0 ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (RxData == 220)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !DlyCrcEn ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceiveEnd ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (RxData == 220)) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0) ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (IncrementByteCnt ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ReceivedLengthOK) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxEndFrm ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 (ByteCnt == 1)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 38) ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##4 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceiveEnd ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 RxFlow) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxValid) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 1) ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut ##3 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !DlyCrcEn ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 !MTxClk) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxReset ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceivedPacketGood ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxEndFrm ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 r_PassAll) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 1) ##2 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !MTxClk ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (DlyCrcCnt == 0) ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (ByteCnt == 0) ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxEndFrm ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !MTxClk ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxEndFrm ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxReset ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 IncrementByteCnt ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ByteCntEq0 ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ByteCntEq0 ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxValid ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 IncrementByteCnt ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxUsedDataOutDetected ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38) ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxEndFrm ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 0) ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !DlyCrcEn ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !TxAbortIn ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ResetByteCnt ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ResetByteCnt ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !DlyCrcEn ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 ReceiveEnd ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !MTxClk ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxUsedDataOutDetected ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxReset ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxFlow ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (RxData == 34) ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 RxValid ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5 ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 34) ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ReceiveEnd ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxFlow ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 0) ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ByteCntEq0 ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxAbortIn ##1 1) |-> TxAbortIn);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ResetByteCnt ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ResetByteCnt) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##3 1) |-> ReceiveEnd);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ByteCntEq1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxReset) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceivedPacketGood) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!DlyCrcEn ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceiveEnd) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxValid) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 96)) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 4)) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 0)) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxDoneIn) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 DlyCrcEn) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 MTxClk) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStartFrm) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxEndFrm) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !IncrementByteCnt) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> ReceivedLengthOK);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181) ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4) ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0 ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm ##1 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceivedLengthOK) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxAbortIn) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ReceiveEnd) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxEndFrm) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !ReceivedPacketGood) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !RxStartFrm) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 ResetByteCnt) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 TxUsedDataOutDetected) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 (RxData == 197)) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 !TxReset) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ReceiveEnd ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 RxStatusWriteLatched_sync2) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxValid ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxUsedDataOutDetected ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceiveEnd ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxEndFrm ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !r_PassAll ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && (RxData == 0) ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxFlow ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!MTxClk && !PauseTimerEq0_sync2 ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !TxAbortIn ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (RxReset) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !RxStatusWriteLatched_sync2 ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ResetByteCnt ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq0 && !PauseTimerEq0_sync2 ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) ((MAC == 0) ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 && !ReceivedLengthOK ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (!DlyCrcEn && !PauseTimerEq0_sync2 ##1 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxUsedDataOutDetected ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ByteCntEq1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ResetByteCnt ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (DlyCrcCnt == 0) ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !MTxClk ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (ByteCnt == 1)) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !MTxClk) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxFlow ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ByteCntEq0 ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (DlyCrcCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq5) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 ReceivedLengthOK) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (DlyCrcCnt == 1)) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (RxData == 220)) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (RxData == 34) ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxFlow) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxAbortIn ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxStatusWriteLatched_sync2) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 ReceiveEnd ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 IncrementByteCnt ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 IncrementByteCnt) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxValid ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 RxValid) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 RxEndFrm ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !TxReset ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !TxUsedDataOutDetected) |-> r_PassAll);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 TxAbortIn) |-> r_PassAll);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !DlyCrcEn ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 1) ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((RxData == 161) && ByteCntEq4 ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxValid ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ResetByteCnt ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 1) ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 IncrementByteCnt ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxEndFrm ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxReset ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStartFrm ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ByteCntEq1 ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !MTxClk ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 17) ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 38) ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0) ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 0) ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !DlyCrcEn ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 TxDoneIn ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxStatusWriteLatched_sync2 ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0 ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceiveEnd ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceivedPacketGood ##2 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##4 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5 ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn ##3 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> r_PassAll);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (IncrementByteCnt ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (RxReset) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 && DlyCrcEn ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 MTxClk) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 TxUsedDataOutDetected) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && ByteCntEq4 ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (!MTxClk && ByteCntEq4 ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !TxAbortIn) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !r_PassAll) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxValid) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((RxData == 237) && ByteCntEq4 ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (ByteCnt == 0)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxStartFrm ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxFlow) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !RxStatusWriteLatched_sync2) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !ByteCntEq1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !IncrementByteCnt) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 && r_PassAll ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 (DlyCrcCnt == 4)) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (!RxFlow && ByteCntEq4 ##4 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 !ReceivedLengthOK) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ByteCntEq1 ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !IncrementByteCnt ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ByteCntEq0 ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 MTxClk ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 DlyCrcEn ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 DlyCrcEn ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !ReceivedPacketGood ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxAbortIn ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 MTxClk ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxReset ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ReceivedPacketGood ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 181) ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxReset ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (DlyCrcCnt == 4) ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (RxData == 218) ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 MTxClk ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (ByteCnt == 0) ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 (DlyCrcCnt == 4) ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (DlyCrcCnt == 4) ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 (RxData == 96) ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxValid ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !IncrementByteCnt ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxEndFrm ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxEndFrm ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxEndFrm ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStatusWriteLatched_sync2 ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !RxValid ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 RxStartFrm ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 DlyCrcEn ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ResetByteCnt ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ResetByteCnt ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 TxStartFrmOut ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq0 ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !ReceiveEnd ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ReceiveEnd ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 TxUsedDataOutDetected ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !RxStartFrm ##3 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 !RxFlow ##1 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 !TxDoneIn ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 ResetByteCnt ##2 1) |-> (RxData >= 0) && (RxData <= 131));
assert property(@(posedge MRxClk) (ReceivedPacketGood ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (r_PassAll ##2 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 153) && (RxData <= 204) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxValid ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ReceivedPacketGood ##1 ByteCntEq4 ##2 1) |-> RxStatusWriteLatched_sync2);
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (RxFlow ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!DlyCrcEn ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ByteCntEq0) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxValid) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !IncrementByteCnt) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 TxAbortIn) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (RxData == 218)) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ResetByteCnt) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxFlow) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 (DlyCrcCnt == 4)) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 MTxClk) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !ReceiveEnd) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 !RxEndFrm) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 TxReset) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 DlyCrcEn) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (ByteCnt == 0) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxReset ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStartFrm ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ReceiveEnd ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxStartFrm ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 ResetByteCnt ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxStartFrm ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 DlyCrcEn ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (RxData == 96) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && DlyCrcEn ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 TxStartFrmOut ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ResetByteCnt ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 181) ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 DlyCrcEn ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !IncrementByteCnt ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq0 ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!RxFlow && (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 (DlyCrcCnt == 4) ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !TxDoneIn ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (DlyCrcCnt == 4) ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxStatusWriteLatched_sync2 ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!ReceivedPacketGood && (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ReceivedPacketGood ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !RxEndFrm ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!MTxClk && (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !RxValid ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 !ByteCntEq1 ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ReceivedPacketGood ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && r_PassAll ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 RxEndFrm ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 MTxClk ##2 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 237) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 MTxClk ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 127) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 64) && (RxData <= 125) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 98) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((RxData >= 50) && (RxData <= 100) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((ByteCnt == 1)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxAbortIn ##1 (ByteCnt == 4) ##3 1) |-> TxUsedDataOutDetected);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 1)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 1) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 119) ##3 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 63) && (RxData <= 122) ##2 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 65) && (RxData <= 105)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((RxData >= 60) && (RxData <= 120) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 80) ##1 ByteCntEq4 ##1 1) |-> (RxData >= 132) && (RxData <= 255));
assert property(@(posedge MRxClk) (ByteCntEq1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 30) && (RxData <= 64)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 2) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxValid ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq1 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq1 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq1 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq1 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq1 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq1 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq1 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!RxValid ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> TxStartFrmOut);
assert property(@(posedge MRxClk) (DlyCrcEn ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!r_PassAll ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!r_PassAll ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData == 161) ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (RxReset) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (TxReset ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxValid ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ByteCntEq0) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxEndFrm) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxValid ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (ByteCnt == 0)) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 38)) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ResetByteCnt) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxFlow ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxFlow ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (r_PassAll ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxReset) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxFlow ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && (RxData == 161) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 RxStartFrm) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !ByteCntEq5) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxStartFrm && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && RxFlow ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!r_PassAll && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && ReceivedPacketGood ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) && MTxClk ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 (RxData == 38)) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!DlyCrcEn && (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData == 161) ##1 RxStatusWriteLatched_sync2) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !TxStartFrmOut) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !MTxClk) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 ReceivedPacketGood) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 !DlyCrcEn) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!RxFlow ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (TxReset ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (r_PassAll ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (TxDoneIn ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (DlyCrcCnt >= 0) && (DlyCrcCnt <= 1));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 (ByteCnt == 4) ##1 1) |-> (ByteCnt == 0));
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 3) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 2)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 2) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!ByteCntEq2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (TxReset ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!r_PassAll ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!TxUsedDataOutDetected ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxValid ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq3 ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!TxAbortIn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 84) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ReceiveEnd ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ByteCntEq3 ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 4) && (ByteCnt <= 5) ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData == 161) ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxStatusWriteLatched_sync2 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq2) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxReset) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 85) && (RxData <= 169) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!DlyCrcEn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 62) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq2) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !MTxClk) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxFlow ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 (RxData == 38)) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !TxStartFrmOut) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && ReceivedPacketGood ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && MTxClk ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 RxStartFrm) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !ByteCntEq5) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 !DlyCrcEn) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxValid ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 && RxFlow ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxStartFrm && ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!r_PassAll && ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!IncrementByteCnt ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!DlyCrcEn && ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 ReceivedPacketGood) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 RxStatusWriteLatched_sync2) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 99) && (RxData <= 152) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (TxStartFrmOut ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 0) && (RxData <= 49) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ReceivedPacketGood ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 RxStatusWriteLatched_sync2) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (TxDoneIn ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 RxStatusWriteLatched_sync2) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((RxData >= 124) && (RxData <= 187) ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!RxFlow ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (DlyCrcEn ##1 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (r_PassAll ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (!ByteCntEq1 ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (TxUsedDataOutDetected ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (IncrementByteCnt ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt == 4) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((DlyCrcCnt >= 3) && (DlyCrcCnt <= 4) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 5) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 3) && (ByteCnt <= 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 3)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 3) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq3 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq3) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt >= 2) && (ByteCnt <= 5) ##3 ByteCntEq4 ##1 1) |-> (ByteCnt >= 0) && (ByteCnt <= 1));
assert property(@(posedge MRxClk) (ByteCntEq3 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq3) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq3 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq3 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq3 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData == 197)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((RxData == 197) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (AddressOK) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (AddressOK ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (AddressOK ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (AddressOK ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (AddressOK ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 4)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 4) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq4 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync2 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq5) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ByteCntEq5 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((MAC == 992211318)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) ((MAC == 992211318) ##1 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 5)) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) ((ByteCnt == 5) ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> PauseTimerEq0_sync2);
assert property(@(posedge MRxClk) (ByteCntEq5 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxReset ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetSlotTimer ##3 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxReset ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetSlotTimer ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxReset ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetSlotTimer ##4 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (!PauseTimerEq0_sync1 ##2 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (ResetSlotTimer ##1 1) |-> PauseTimerEq0_sync1);
assert property(@(posedge MRxClk) (RxReset ##2 1) |-> PauseTimerEq0_sync1);
endmodule
