
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -13.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.33    0.01    0.06    0.06 ^ u0.u3.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00417_ (net)
                  0.01    0.00    0.06 ^ _15890_/A (XOR2_X1)
     2    4.08    0.01    0.02    0.08 v _15890_/Z (XOR2_X1)
                                         _06735_ (net)
                  0.01    0.00    0.08 v _15996_/B1 (AOI21_X1)
     1    1.32    0.01    0.02    0.11 ^ _15996_/ZN (AOI21_X1)
                                         _00350_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][7]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][7]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.29    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   56.33    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.01    0.19 ^ _15333_/A (INV_X8)
     7   22.53    0.01    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   20.79    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15376_/A1 (AND2_X1)
     1    0.95    0.01    0.03    0.26 v _15376_/ZN (AND2_X1)
                                         _06258_ (net)
                  0.01    0.00    0.26 v _15382_/A (MUX2_X1)
     3   18.09    0.03    0.08    0.34 v _15382_/Z (MUX2_X1)
                                         _06264_ (net)
                  0.03    0.00    0.34 v _15383_/A1 (NOR2_X4)
     6   19.01    0.03    0.05    0.39 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.03    0.00    0.39 ^ _16112_/A (BUF_X8)
     6   26.37    0.01    0.03    0.42 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.42 ^ _16113_/A (BUF_X16)
     9   31.44    0.01    0.02    0.44 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.44 ^ _29550_/A (HA_X1)
     7   13.96    0.08    0.11    0.55 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.55 ^ _16123_/A (INV_X2)
     5    8.48    0.02    0.02    0.57 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.57 v _16551_/A (MUX2_X1)
     2    2.69    0.01    0.06    0.64 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.64 v _16552_/B (MUX2_X1)
     1    1.03    0.01    0.06    0.69 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.69 v _16553_/B (MUX2_X1)
     1    1.71    0.01    0.06    0.75 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.75 v _16558_/A (MUX2_X2)
     1    3.58    0.01    0.06    0.81 v _16558_/Z (MUX2_X2)
                                         _07305_ (net)
                  0.01    0.00    0.81 v _16559_/B (MUX2_X2)
     1    1.70    0.01    0.05    0.86 v _16559_/Z (MUX2_X2)
                                         _07306_ (net)
                  0.01    0.00    0.86 v _16585_/A (MUX2_X2)
     1    9.84    0.01    0.06    0.92 v _16585_/Z (MUX2_X2)
                                         _00006_ (net)
                  0.01    0.00    0.93 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.29    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   56.33    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.01    0.19 ^ _15333_/A (INV_X8)
     7   22.53    0.01    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   20.79    0.01    0.02    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15376_/A1 (AND2_X1)
     1    0.95    0.01    0.03    0.26 v _15376_/ZN (AND2_X1)
                                         _06258_ (net)
                  0.01    0.00    0.26 v _15382_/A (MUX2_X1)
     3   18.09    0.03    0.08    0.34 v _15382_/Z (MUX2_X1)
                                         _06264_ (net)
                  0.03    0.00    0.34 v _15383_/A1 (NOR2_X4)
     6   19.01    0.03    0.05    0.39 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.03    0.00    0.39 ^ _16112_/A (BUF_X8)
     6   26.37    0.01    0.03    0.42 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.42 ^ _16113_/A (BUF_X16)
     9   31.44    0.01    0.02    0.44 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.44 ^ _29550_/A (HA_X1)
     7   13.96    0.08    0.11    0.55 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.55 ^ _16123_/A (INV_X2)
     5    8.48    0.02    0.02    0.57 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.57 v _16551_/A (MUX2_X1)
     2    2.69    0.01    0.06    0.64 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.64 v _16552_/B (MUX2_X1)
     1    1.03    0.01    0.06    0.69 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.69 v _16553_/B (MUX2_X1)
     1    1.71    0.01    0.06    0.75 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.75 v _16558_/A (MUX2_X2)
     1    3.58    0.01    0.06    0.81 v _16558_/Z (MUX2_X2)
                                         _07305_ (net)
                  0.01    0.00    0.81 v _16559_/B (MUX2_X2)
     1    1.70    0.01    0.05    0.86 v _16559_/Z (MUX2_X2)
                                         _07306_ (net)
                  0.01    0.00    0.86 v _16585_/A (MUX2_X2)
     1    9.84    0.01    0.06    0.92 v _16585_/Z (MUX2_X2)
                                         _00006_ (net)
                  0.01    0.00    0.93 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   12.75   -2.28 (VIOLATED)
_28807_/ZN                             16.02   16.30   -0.28 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05558302626013756

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2800

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.2756853103637695

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2173

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[1][9]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 ^ u0.w[1][9]$_DFF_P_/Q (DFF_X1)
   0.09    0.17 ^ _15597_/Z (BUF_X1)
   0.05    0.22 v _15598_/ZN (XNOR2_X1)
   0.04    0.26 v _15599_/ZN (AND2_X1)
   0.07    0.34 v _15605_/Z (MUX2_X1)
   0.04    0.38 ^ _15606_/ZN (NOR2_X4)
   0.03    0.41 ^ _16631_/Z (BUF_X8)
   0.03    0.44 ^ _16632_/Z (BUF_X16)
   0.02    0.46 ^ _16633_/Z (BUF_X32)
   0.05    0.51 ^ _29564_/S (HA_X1)
   0.04    0.55 ^ _16684_/Z (BUF_X4)
   0.01    0.57 v _16691_/ZN (INV_X8)
   0.03    0.59 ^ _16692_/ZN (OAI21_X4)
   0.02    0.61 v _16920_/ZN (OAI21_X2)
   0.06    0.67 v _17085_/Z (MUX2_X1)
   0.06    0.73 v _17086_/Z (MUX2_X1)
   0.06    0.78 v _17092_/Z (MUX2_X1)
   0.06    0.85 v _17093_/Z (MUX2_X1)
   0.07    0.92 v _17120_/Z (MUX2_X1)
   0.00    0.92 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
           0.92   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.92   data arrival time
---------------------------------------------------------
          -0.14   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[7]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[7]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15890_/Z (XOR2_X1)
   0.02    0.11 ^ _15996_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][7]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][7]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9252

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1475

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.942499

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.17e-03   4.44e-05   1.04e-02   3.0%
Combinational          1.67e-01   1.74e-01   5.07e-04   3.41e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.75e-01   5.51e-04   3.51e-01 100.0%
                          50.0%      49.8%       0.2%
