<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version F-2012.03L-1 
  Project file E:\jaer\deviceFirmwarePCBLayout\LatticeMachXO\DigLog10\DigLog10\syntmp\run_option.xml

--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">proj_1</option>
     <option name="impl_name" display_name="Implementation Name">DigLog10</option>
     <option name="top_module" display_name="Top Module">USBAER_top_level</option>
     <option name="pipe" display_name="Pipelining">0</option>
     <option name="retiming" display_name="Retiming">0</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="maxfan" display_name="Fanout Guide">100</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">0</option>
     <option name="fixgatedclocks" display_name="Fix Gated Clocks">3</option>
     <option name="fixgeneratedclocks" display_name="Fix Generated Clocks">3</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

