module module_0 (
    output logic [1 : id_1] id_2,
    input id_3,
    input id_4,
    inout id_5,
    input id_6,
    output id_7,
    input [id_6 : id_3] id_8,
    input [1 : id_7] id_9,
    output id_10,
    input logic [id_5 : 1 'b0] id_11
);
  id_12 id_13 (
      .id_7 (1'h0),
      .id_5 (id_2),
      .id_3 (id_11),
      .id_10(id_5)
  );
endmodule
