static SUNXI_CCU_GATE ( bus_msgbox_clk , "bus-msgbox" , "ahb1" , 0x064 , BIT ( 21 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_spinlock_clk , "bus-spinlock" , "ahb1" , 0x064 , BIT ( 22 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_drc_clk , "bus-drc" , "ahb1" , 0x064 , BIT ( 25 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_sat_clk , "bus-sat" , "ahb1" , 0x064 , BIT ( 26 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_codec_clk , "bus-codec" , "apb1" , 0x068 , BIT ( 0 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_pio_clk , "bus-pio" , "apb1" , 0x068 , BIT ( 5 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2s0_clk , "bus-i2s0" , "apb1" , 0x068 , BIT ( 12 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2s1_clk , "bus-i2s1" , "apb1" , 0x068 , BIT ( 13 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2c0_clk , "bus-i2c0" , "apb2" , 0x06c , BIT ( 0 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2c1_clk , "bus-i2c1" , "apb2" , 0x06c , BIT ( 1 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart0_clk , "bus-uart0" , "apb2" , 0x06c , BIT ( 16 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart1_clk , "bus-uart1" , "apb2" , 0x06c , BIT ( 17 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart2_clk , "bus-uart2" , "apb2" , 0x06c , BIT ( 18 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart3_clk , "bus-uart3" , "apb2" , 0x06c , BIT ( 19 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart4_clk , "bus-uart4" , "apb2" , 0x06c , BIT ( 20 ) , 0 ) ; static const char * const mod0_default_parents [ ] { "osc24M" "pll-periph" } ; ; static SUNXI_CCU_MP_WITH_MUX_GATE ( nand_clk , "nand" , mod0_default_parents , 0x080 , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( mmc0_clk , "mmc0" , mod0_default_parents , 0x088 , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_PHASE ( mmc0_sample_clk , "mmc0_sample" , "mmc0" , 0x088 , 20 , 3 , 0 ) ; static SUNXI_CCU_PHASE ( mmc0_output_clk , "mmc0_output" , "mmc0" , 0x088 , 8 , 3 , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( mmc1_clk , "mmc1" , mod0_default_parents , 0x08c , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_PHASE ( mmc1_sample_clk , "mmc1_sample" , "mmc1" , 0x08c , 20 , 3 , 0 ) ; static SUNXI_CCU_PHASE ( mmc1_output_clk , "mmc1_output" , "mmc1" , 0x08c , 8 , 3 , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( mmc2_clk , "mmc2" , mod0_default_parents , 0x090 , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_PHASE ( mmc2_sample_clk , "mmc2_sample" , "mmc2" , 0x090 , 20 , 3 , 0 ) ; static SUNXI_CCU_PHASE ( mmc2_output_clk , "mmc2_output" , "mmc2" , 0x090 , 8 , 3 , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( ss_clk , "ss" , mod0_default_parents , 0x09c , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( spi0_clk , "spi0" , mod0_default_parents , 0x0a0 , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_MP_WITH_MUX_GATE ( spi1_clk , "spi1" , mod0_default_parents , 0x0a4 , 0 , 4 , 16 , 2 , 24 , 2 , BIT ( 31 ) , 0 ) ; static const char * const i2s_parents [ ] { "pll-audio-8x" "pll-audio-4x" "pll-audio-2x" "pll-audio" } ; ; static SUNXI_CCU_MUX_WITH_GATE ( i2s0_clk , "i2s0" , i2s_parents , 0x0b0 , 16 , 2 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static SUNXI_CCU_MUX_WITH_GATE ( i2s1_clk , "i2s1" , i2s_parents , 0x0b4 , 16 , 2 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static SUNXI_CCU_GATE ( usb_phy0_clk , "usb-phy0" , "osc24M" , 0x0cc , BIT ( 8 ) , 0 ) ; static SUNXI_CCU_GATE ( usb_phy1_clk , "usb-phy1" , "osc24M" , 0x0cc , BIT ( 9 ) , 0 ) ; static SUNXI_CCU_GATE ( usb_hsic_clk , "usb-hsic" , "pll-hsic" , 0x0cc , BIT ( 10 ) , 0 ) ; static SUNXI_CCU_GATE ( usb_hsic_12M_clk , "usb-hsic-12M" , "osc24M" , 0x0cc , BIT ( 11 ) , 0 ) ; static SUNXI_CCU_GATE ( usb_ohci_clk , "usb-ohci" , "osc24M" , 0x0cc , BIT ( 16 ) , 0 ) ; static SUNXI_CCU_M ( dram_clk , "dram" , "pll-ddr" , 0x0f4 , 0 , 4 , CLK_IS_CRITICAL ) ; static const char * const pll_ddr_parents [ ] { "pll-ddr0" "pll-ddr1" } ; ; static SUNXI_CCU_MUX ( pll_ddr_clk , "pll-ddr" , pll_ddr_parents , 0x0f8 , 16 , 1 , 0 ) ; static SUNXI_CCU_GATE ( dram_ve_clk , "dram-ve" , "dram" , 0x100 , BIT ( 0 ) , 0 ) ; static SUNXI_CCU_GATE ( dram_csi_clk , "dram-csi" , "dram" , 0x100 , BIT ( 1 ) , 0 ) ; static SUNXI_CCU_GATE ( dram_drc_clk , "dram-drc" , "dram" , 0x100 , BIT ( 16 ) , 0 ) ; static SUNXI_CCU_GATE ( dram_de_fe_clk , "dram-de-fe" , "dram" , 0x100 , BIT ( 24 ) , 0 ) ; static SUNXI_CCU_GATE ( dram_de_be_clk , "dram-de-be" , "dram" , 0x100 , BIT ( 26 ) , 0 ) ; static const char * const de_parents [ ] { "pll-video" "pll-periph-2x" "pll-gpu" "pll-de" } ; ; static const u8 de_table [ ] { 0 2 3 5 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( de_be_clk , "de-be" , de_parents , de_table , 0x104 , 0 , 4 , 24 , 3 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( de_fe_clk , "de-fe" , de_parents , de_table , 0x10c , 0 , 4 , 24 , 3 , BIT ( 31 ) , 0 ) ; static const char * const lcd_ch0_parents [ ] { "pll-video" "pll-video-2x" "pll-mipi" } ; ; static const u8 lcd_ch0_table [ ] { 0 2 4 } ; ; static SUNXI_CCU_MUX_TABLE_WITH_GATE ( lcd_ch0_clk , "lcd-ch0" , lcd_ch0_parents , lcd_ch0_table , 0x118 , 24 , 3 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static const char * const lcd_ch1_parents [ ] { "pll-video" "pll-video-2x" } ; ; static const u8 lcd_ch1_table [ ] { 0 2 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( lcd_ch1_clk , "lcd-ch1" , lcd_ch1_parents , lcd_ch1_table , 0x12c , 0 , 4 , 24 , 2 , BIT ( 31 ) , 0 ) ; static const char * const csi_sclk_parents [ ] { "pll-video" "pll-de" "pll-mipi" "pll-ve" } ; ; static const u8 csi_sclk_table [ ] { 0 3 4 5 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( csi_sclk_clk , "csi-sclk" , csi_sclk_parents , csi_sclk_table , 0x134 , 16 , 4 , 24 , 3 , BIT ( 31 ) , 0 ) ; static const char * const csi_mclk_parents [ ] { "pll-video" "pll-de" "osc24M" } ; ; static const u8 csi_mclk_table [ ] { 0 3 5 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( csi_mclk_clk , "csi-mclk" , csi_mclk_parents , csi_mclk_table , 0x134 , 0 , 5 , 8 , 3 , BIT ( 15 ) , 0 ) ; static SUNXI_CCU_M_WITH_GATE ( ve_clk , "ve" , "pll-ve" , 0x13c , 16 , 3 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static SUNXI_CCU_GATE ( ac_dig_clk , "ac-dig" , "pll-audio" , 0x140 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static SUNXI_CCU_GATE ( ac_dig_4x_clk , "ac-dig-4x" , "pll-audio-4x" , 0x140 , BIT ( 30 ) , CLK_SET_RATE_PARENT ) ; static SUNXI_CCU_GATE ( avs_clk , "avs" , "osc24M" , 0x144 , BIT ( 31 ) , 0 ) ; static const char * const mbus_parents [ ] { "osc24M" "pll-periph-2x" "pll-ddr0" "pll-ddr1" } ; ; static SUNXI_CCU_M_WITH_MUX_GATE ( mbus_clk , "mbus" , mbus_parents , 0x15c , 0 , 3 , 24 , 2 , BIT ( 31 ) , CLK_IS_CRITICAL ) ; static const char * const dsi_sclk_parents [ ] { "pll-video" "pll-video-2x" } ; ; static const u8 dsi_sclk_table [ ] { 0 2 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( dsi_sclk_clk , "dsi-sclk" , dsi_sclk_parents , dsi_sclk_table , 0x168 , 16 , 4 , 24 , 2 , BIT ( 31 ) , 0 ) ; static const char * const dsi_dphy_parents [ ] { "pll-video" "pll-periph" } ; ; static const u8 dsi_dphy_table [ ] { 0 2 } ; ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( dsi_dphy_clk , "dsi-dphy" , dsi_dphy_parents , dsi_dphy_table , 0x168 , 0 , 4 , 8 , 2 , BIT ( 15 ) , 0 ) ; static SUNXI_CCU_M_WITH_MUX_TABLE_GATE ( drc_clk , "drc" , de_parents , de_table , 0x180 , 0 , 4 , 24 , 3 , BIT ( 31 ) , 0 ) ; static SUNXI_CCU_M_WITH_GATE ( gpu_clk , "gpu" , "pll-gpu" , 0x1a0 , 0 , 3 , BIT ( 31 ) , CLK_SET_RATE_PARENT ) ; static const char * const ats_parents [ ] { "osc24M" "pll-periph" } ; ; static SUNXI_CCU_M_WITH_MUX_GATE ( ats_clk , "ats" , ats_parents , 0x1b0 , 0 , 3 , 24 , 2 , BIT ( 31 ) , 0 ) ; static struct ccu_common * sun8i_a33_ccu_clks [ ] { & pll_cpux_clk . common & pll_audio_base_clk . common & pll_video_clk . common & pll_ve_clk . common & pll_ddr0_clk . common & pll_periph_clk . common & pll_gpu_clk . common & pll_mipi_clk . common & pll_hsic_clk . common & pll_de_clk . common & pll_ddr1_clk . common & pll_ddr_clk . common & cpux_clk . common & axi_clk . common & ahb1_clk . common & apb1_clk . common & apb2_clk . common & bus_mipi_dsi_clk . common & bus_ss_clk . common & bus_dma_clk . common & bus_mmc0_clk . common & bus_mmc1_clk . common & bus_mmc2_clk . common & bus_nand_clk . common & bus_dram_clk . common & bus_hstimer_clk . common & bus_spi0_clk . common & bus_spi1_clk . common & bus_otg_clk . common & bus_ehci_clk . common & bus_ohci_clk . common & bus_ve_clk . common & bus_lcd_clk . common & bus_csi_clk . common & bus_de_fe_clk . common & bus_de_be_clk . common & bus_gpu_clk . common & bus_msgbox_clk . common & bus_spinlock_clk . common & bus_drc_clk . common & bus_sat_clk . common & bus_codec_clk . common & bus_pio_clk . common & bus_i2s0_clk . common & bus_i2s1_clk . common & bus_i2c0_clk . common & bus_i2c1_clk . common & bus_i2c2_clk . common & bus_uart0_clk . common & bus_uart1_clk . common & bus_uart2_clk . common & bus_uart3_clk . common & bus_uart4_clk . common & nand_clk . common & mmc0_clk . common & mmc0_sample_clk . common & mmc0_output_clk . common & mmc1_clk . common & mmc1_sample_clk . common & mmc1_output_clk . common & mmc2_clk . common & mmc2_sample_clk . common & mmc2_output_clk . common & ss_clk . common & spi0_clk . common & spi1_clk . common & i2s0_clk . common & i2s1_clk . common & usb_phy0_clk . common & usb_phy1_clk . common & usb_hsic_clk . common & usb_hsic_12M_clk . common & usb_ohci_clk . common & dram_clk . common & dram_ve_clk . common & dram_csi_clk . common & dram_drc_clk . common & dram_de_fe_clk . common & dram_de_be_clk . common & de_be_clk . common & de_fe_clk . common & lcd_ch0_clk . common & lcd_ch1_clk . common & csi_sclk_clk . common & csi_mclk_clk . common & ve_clk . common & ac_dig_clk . common & ac_dig_4x_clk . common & avs_clk . common & mbus_clk . common & dsi_sclk_clk . common & dsi_dphy_clk . common & drc_clk . common & gpu_clk . common & ats_clk . common } ; ; 