LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY bo IS
PORT (clk : IN STD_LOGIC;
		mA, cA, cB, cResto, mQuociente, cQuociente, cResultado: IN STD_LOGIC;
      entA, entB : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      resto, resultado: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END bo;

ARCHITECTURE estrutura OF bo IS
	

BEGIN



END estrutura;