

================================================================
== Vitis HLS Report for 'example_acc_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Thu Feb 20 10:57:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.865 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_32ns_32ns_1_1_1_U4  |bitselect_1ns_32ns_32ns_1_1_1  |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   9|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_73_p2                    |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_67_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_83_p2               |       xor|   0|  0|   5|           5|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  36|          19|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |alpha_transmit_line_blk_n  |   9|          2|    1|          2|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|    6|         12|
    |i_fu_42                    |   9|          2|    6|         12|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   15|         30|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bit_reg_116              |  1|   0|    1|          0|
    |i_fu_42                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_31_1|  return value|
|alpha_transmit_line_ap_ack  |   in|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|alpha_transmit_line         |  out|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|alpha_transmit_line_ap_vld  |  out|    1|       ap_hs|                   alpha_transmit_line|       pointer|
|or_i3_i_i_reload            |   in|   32|     ap_none|                      or_i3_i_i_reload|        scalar|
+----------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %alpha_transmit_line, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 2, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%or_i3_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_i3_i_i_reload"   --->   Operation 7 'read' 'or_i3_i_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln31 = store i6 0, i6 %i" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 8 'store' 'store_ln31' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.88ns)   --->   "%icmp_ln31 = icmp_eq  i6 %i_1, i6 32" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 11 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%i_2 = add i6 %i_1, i6 1" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body.i.split, void %_Z9send_dataRN3hls8directioIbLi0EEEP8ap_fixedILi16ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 13 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %i_1" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 14 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.24ns)   --->   "%xor_ln32 = xor i5 %trunc_ln31, i5 31" [../send_data.cpp:32->../example_acc.cpp:20]   --->   Operation 15 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %xor_ln32" [../send_data.cpp:32->../example_acc.cpp:20]   --->   Operation 16 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i3_i_i_reload_read, i32 %zext_ln32" [../send_data.cpp:32->../example_acc.cpp:20]   --->   Operation 17 'bitselect' 'bit' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln31 = store i6 %i_2, i6 %i" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 18 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 19 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 21 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_hs.volatile.p0i1, i1 %alpha_transmit_line, i1 %bit" [../send_data.cpp:33->../example_acc.cpp:20]   --->   Operation 22 'write' 'write_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i" [../send_data.cpp:31->../example_acc.cpp:20]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ or_i3_i_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha_transmit_line]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
or_i3_i_i_reload_read  (read             ) [ 000]
store_ln31             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln31              (icmp             ) [ 010]
i_2                    (add              ) [ 000]
br_ln31                (br               ) [ 000]
trunc_ln31             (trunc            ) [ 000]
xor_ln32               (xor              ) [ 000]
zext_ln32              (zext             ) [ 000]
bit                    (bitselect        ) [ 011]
store_ln31             (store            ) [ 000]
specpipeline_ln31      (specpipeline     ) [ 000]
speclooptripcount_ln31 (speclooptripcount) [ 000]
specloopname_ln31      (specloopname     ) [ 000]
write_ln33             (write            ) [ 000]
br_ln31                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="or_i3_i_i_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_i3_i_i_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alpha_transmit_line">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_transmit_line"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.p0i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="or_i3_i_i_reload_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_i3_i_i_reload_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln33_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln31_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="6" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln31_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="6" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_2_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="trunc_ln31_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="xor_ln32_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln32_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="bit_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln31_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="116" class="1005" name="bit_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="64" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="64" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="73" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="42" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="119"><net_src comp="93" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alpha_transmit_line | {2 }
 - Input state : 
	Port: example_acc_Pipeline_VITIS_LOOP_31_1 : or_i3_i_i_reload | {1 }
	Port: example_acc_Pipeline_VITIS_LOOP_31_1 : alpha_transmit_line | {}
  - Chain level:
	State 1
		store_ln31 : 1
		i_1 : 1
		icmp_ln31 : 2
		i_2 : 2
		br_ln31 : 3
		trunc_ln31 : 2
		xor_ln32 : 3
		zext_ln32 : 3
		bit : 4
		store_ln31 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |          icmp_ln31_fu_67         |    0    |    13   |
|----------|----------------------------------|---------|---------|
|    add   |             i_2_fu_73            |    0    |    13   |
|----------|----------------------------------|---------|---------|
| bitselect|             bit_fu_93            |    0    |    9    |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln32_fu_83          |    0    |    5    |
|----------|----------------------------------|---------|---------|
|   read   | or_i3_i_i_reload_read_read_fu_46 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln33_write_fu_52      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |         trunc_ln31_fu_79         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |          zext_ln32_fu_89         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    40   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|bit_reg_116|    1   |
| i_reg_106 |    6   |
+-----------+--------+
|   Total   |    7   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   40   |
+-----------+--------+--------+
