###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:01 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.967
  Arrival Time                  1.427
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.091 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.573 |   1.427 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.088 | 0.000 |   1.427 |    0.967 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.701 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.012 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.886 |    1.346 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 0.966
  Arrival Time                  1.427
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.361 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.221 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.090 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.091 | 0.561 |   1.427 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.091 | 0.000 |   1.427 |    0.966 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.702 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.013 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.345 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.966
  Arrival Time                  1.430
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.224 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.087 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.390 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.576 |   1.429 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.094 | 0.000 |   1.430 |    0.966 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.705 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.016 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.318 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.886 |    1.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 0.968
  Arrival Time                  1.433
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.365 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.225 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.086 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.566 |   1.433 |    0.968 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.094 | 0.000 |   1.433 |    0.968 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.565 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.706 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.016 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.020 |   0.886 |    1.352 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.968
  Arrival Time                  1.433
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.225 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.085 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.388 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.096 | 0.579 |   1.433 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.096 | 0.000 |   1.433 |    0.968 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.017 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.034 |   0.888 |    1.354 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 0.954
  Arrival Time                  1.421
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.226 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.085 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.554 |   1.420 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.094 | 0.000 |   1.421 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.018 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.021 |   0.874 |    1.341 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.953
  Arrival Time                  1.421
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.369 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.228 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.083 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.567 |   1.421 |    0.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.098 | 0.000 |   1.421 |    0.953 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.709 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.020 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.334 | 0.020 |   0.874 |    1.342 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.964
  Arrival Time                  1.435
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.230 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.081 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.581 |   1.434 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.101 | 0.000 |   1.435 |    0.964 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.571 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.022 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.355 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.966
  Arrival Time                  1.438
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.079 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.102 | 0.572 |   1.438 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.102 | 0.000 |   1.438 |    0.966 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.024 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.347 | 0.019 |   0.885 |    1.358 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.965
  Arrival Time                  1.437
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.079 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.571 |   1.437 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.103 | 0.000 |   1.437 |    0.965 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.024 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.333 | 0.315 |   0.866 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.346 | 0.018 |   0.884 |    1.357 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.963
  Arrival Time                  1.440
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.237 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.074 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.110 | 0.586 |   1.440 |    0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.110 | 0.000 |   1.440 |    0.963 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.029 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.336 | 0.032 |   0.885 |    1.362 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.963
  Arrival Time                  1.442
  Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.378 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.238 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.073 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.108 | 0.587 |   1.441 |    0.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.108 | 0.000 |   1.442 |    0.963 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.579 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.719 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.030 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.364 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.962
  Arrival Time                  1.443
  Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.381 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.240 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.070 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.373 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.113 | 0.589 |   1.443 |    0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.113 | 0.000 |   1.443 |    0.962 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.581 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.722 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.032 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.961
  Arrival Time                  1.443
  Slack Time                    0.483
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.383 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.242 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.069 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.371 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.113 | 0.589 |   1.443 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.113 | 0.000 |   1.443 |    0.961 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.583 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.723 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.034 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.030 |   0.883 |    1.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.962
  Arrival Time                  1.446
  Slack Time                    0.484
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.384 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.243 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.067 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.117 | 0.591 |   1.445 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.117 | 0.000 |   1.446 |    0.962 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.584 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.725 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.035 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.369 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.957
  Arrival Time                  1.467
  Slack Time                    0.510
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.410 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |   -0.269 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    0.042 | 
     | nclk__L2_I5                                   | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    0.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.146 | 0.613 |   1.466 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.146 | 0.001 |   1.467 |    0.957 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.610 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.071 | 0.141 |   0.241 |    0.750 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.397 | 0.311 |   0.551 |    1.061 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.319 | 0.302 |   0.854 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.336 | 0.031 |   0.885 |    1.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.778
  Arrival Time                  1.477
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.147 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.344 |   1.204 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U192               | A ^ -> Y v     | INVX1    | 0.130 | 0.139 |   1.342 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.476 |    0.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.477 |    0.778 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.798 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.939 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.250 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.353 | 0.015 |   0.875 |    1.573 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.763
  Arrival Time                  1.464
  Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.149 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.337 |   1.192 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237               | A ^ -> Y v     | INVX1    | 0.130 | 0.139 |   1.331 |    0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.464 |    0.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.464 |    0.763 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.801 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.941 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.252 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.010 |   0.865 |    1.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.773
  Arrival Time                  1.475
  Slack Time                    0.702
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.602 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.151 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    0.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.348 |   1.202 |    0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U149               | A ^ -> Y v     | INVX1    | 0.130 | 0.139 |   1.341 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.475 |    0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.475 |    0.773 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.802 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.943 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.254 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    1.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.316 | 0.019 |   0.874 |    1.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.491
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.151 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.363 |   1.221 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A ^ -> Y v     | INVX1    | 0.132 | 0.139 |   1.361 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | A v -> Y ^     | MUX2X1   | 0.131 | 0.130 |   1.491 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.491 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.943 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.254 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    1.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.029 |   0.887 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.496
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.463 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.152 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.361 |   1.219 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX1    | 0.134 | 0.143 |   1.362 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A v -> Y ^     | MUX2X1   | 0.136 | 0.134 |   1.496 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.496 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.255 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |    1.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.488
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.155 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.344 |   1.207 |    0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | A ^ -> Y v     | INVX1    | 0.136 | 0.145 |   1.352 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.488 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.488 |    0.781 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.258 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.880 |    1.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.796
  Arrival Time                  1.503
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.156 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.365 |   1.223 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.372 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | A v -> Y ^     | MUX2X1   | 0.132 | 0.131 |   1.503 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.503 |    0.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.258 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.036 |   0.894 |    1.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.785
  Arrival Time                  1.493
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.156 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.348 |   1.211 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | INVX1    | 0.137 | 0.146 |   1.356 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A v -> Y ^     | MUX2X1   | 0.138 | 0.136 |   1.493 |    0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.493 |    0.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.259 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.022 |   0.884 |    1.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.774
  Arrival Time                  1.485
  Slack Time                    0.711
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.611 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.160 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.350 |   1.209 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U170               | A ^ -> Y v     | INVX1    | 0.135 | 0.142 |   1.351 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.484 |    0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.485 |    0.774 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.811 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.263 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.330 | 0.014 |   0.873 |    1.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.777
  Arrival Time                  1.489
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.161 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.344 |   1.206 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.353 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   1.489 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.489 |    0.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.264 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.332 | 0.014 |   0.876 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.790
  Arrival Time                  1.504
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.163 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.368 |   1.227 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U158               | A ^ -> Y v     | INVX1    | 0.133 | 0.141 |   1.368 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A v -> Y ^     | MUX2X1   | 0.139 | 0.135 |   1.503 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.504 |    0.790 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.266 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.360 | 0.026 |   0.885 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.777
  Arrival Time                  1.491
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.163 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.347 |   1.210 |    0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A ^ -> Y v     | INVX1    | 0.140 | 0.149 |   1.358 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A v -> Y ^     | MUX2X1   | 0.135 | 0.132 |   1.491 |    0.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.491 |    0.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.266 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.013 |   0.876 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.502
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.163 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.355 |   1.217 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147               | A ^ -> Y v     | INVX1    | 0.148 | 0.156 |   1.373 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | A v -> Y ^     | MUX2X1   | 0.129 | 0.129 |   1.502 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.502 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.266 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.025 |   0.887 |    1.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.518
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.163 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.371 |   1.231 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254               | A ^ -> Y v     | INVX1    | 0.137 | 0.145 |   1.375 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | A v -> Y ^     | MUX2X1   | 0.145 | 0.142 |   1.518 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.518 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.266 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.040 |   0.899 |    1.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.775
  Arrival Time                  1.490
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.163 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.347 |   1.209 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U248               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.356 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | A v -> Y ^     | MUX2X1   | 0.134 | 0.134 |   1.490 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.490 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.266 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.875 |    1.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.768
  Arrival Time                  1.484
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.164 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    0.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.351 |   1.205 |    0.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | A ^ -> Y v     | INVX1    | 0.136 | 0.143 |   1.349 |    0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | A v -> Y ^     | MUX2X1   | 0.136 | 0.135 |   1.483 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.484 |    0.768 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.267 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.014 |   0.869 |    1.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.796
  Arrival Time                  1.512
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.164 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.367 |   1.225 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U196               | A ^ -> Y v     | INVX1    | 0.142 | 0.151 |   1.376 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.511 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.512 |    0.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.267 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |    1.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.489
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.166 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    0.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.351 |   1.206 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.352 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A v -> Y ^     | MUX2X1   | 0.138 | 0.137 |   1.489 |    0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.489 |    0.772 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.268 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    1.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.311 | 0.018 |   0.873 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.796
  Arrival Time                  1.514
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.167 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.374 |   1.232 |    0.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.380 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.514 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.514 |    0.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.269 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.035 |   0.893 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.762
  Arrival Time                  1.480
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.167 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.335 |   1.190 |    0.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | INVX1    | 0.145 | 0.154 |   1.343 |    0.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.479 |    0.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.480 |    0.762 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.270 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.008 |   0.863 |    1.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.511
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.167 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.205 | 0.373 |   1.232 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143               | A ^ -> Y v     | INVX1    | 0.136 | 0.144 |   1.375 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | A v -> Y ^     | MUX2X1   | 0.138 | 0.136 |   1.511 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.511 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.270 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |    1.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.491
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.167 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.339 |   1.197 |    0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A ^ -> Y v     | INVX1    | 0.140 | 0.149 |   1.346 |    0.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | A v -> Y ^     | MUX2X1   | 0.147 | 0.144 |   1.490 |    0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.147 | 0.000 |   1.491 |    0.772 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.270 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.012 |   0.871 |    1.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.773
  Arrival Time                  1.492
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.168 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    0.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.348 |   1.202 |    0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | INVX1    | 0.149 | 0.157 |   1.360 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.132 | 0.132 |   1.492 |    0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.492 |    0.773 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.271 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.316 | 0.019 |   0.873 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.508
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.168 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.362 |   1.225 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273               | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   1.372 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.508 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.508 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.271 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.024 |   0.887 |    1.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.768
  Arrival Time                  1.489
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.170 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.211 | 0.359 |   1.213 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217               | A ^ -> Y v     | INVX1    | 0.140 | 0.147 |   1.359 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A v -> Y ^     | MUX2X1   | 0.132 | 0.130 |   1.489 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.489 |    0.768 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.273 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.014 |   0.867 |    1.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.502
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.171 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.358 |   1.216 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | A ^ -> Y v     | INVX1    | 0.142 | 0.150 |   1.366 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | A v -> Y ^     | MUX2X1   | 0.136 | 0.136 |   1.502 |    0.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.502 |    0.780 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.273 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.020 |   0.878 |    1.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.501
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.171 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.356 |   1.219 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U145               | A ^ -> Y v     | INVX1    | 0.143 | 0.151 |   1.369 |    0.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | A v -> Y ^     | MUX2X1   | 0.132 | 0.131 |   1.500 |    0.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.501 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.274 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.333 | 0.015 |   0.878 |    1.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.511
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.171 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.365 |   1.227 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250               | A ^ -> Y v     | INVX1    | 0.145 | 0.153 |   1.380 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | A v -> Y ^     | MUX2X1   | 0.129 | 0.130 |   1.510 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.511 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.274 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.336 | 0.025 |   0.887 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.803
  Arrival Time                  1.525
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.171 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.214 | 0.388 |   1.248 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | INVX1    | 0.136 | 0.143 |   1.391 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.525 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.525 |    0.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.823 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.274 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.364 | 0.039 |   0.898 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.775
  Arrival Time                  1.498
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.171 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.361 |   1.215 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U173               | A ^ -> Y v     | INVX1    | 0.142 | 0.149 |   1.364 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   1.498 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.498 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.823 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.274 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.021 |   0.876 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.762
  Arrival Time                  1.486
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.623 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.172 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.340 |   1.195 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U202               | A ^ -> Y v     | INVX1    | 0.152 | 0.160 |   1.355 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | A v -> Y ^     | MUX2X1   | 0.130 | 0.130 |   1.485 |    0.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.486 |    0.762 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.823 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.275 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.009 |   0.864 |    1.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.803
  Arrival Time                  1.527
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.172 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.212 | 0.387 |   1.247 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U151               | A ^ -> Y v     | INVX1    | 0.138 | 0.145 |   1.392 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | A v -> Y ^     | MUX2X1   | 0.137 | 0.135 |   1.526 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.527 |    0.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.823 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.275 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.039 |   0.899 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.787
  Arrival Time                  1.511
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.172 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    0.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.354 |   1.212 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177               | A ^ -> Y v     | INVX1    | 0.146 | 0.154 |   1.367 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | A v -> Y ^     | MUX2X1   | 0.147 | 0.144 |   1.510 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.147 | 0.000 |   1.511 |    0.787 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.275 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.345 | 0.026 |   0.884 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.787
  Arrival Time                  1.511
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   -0.483 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   -0.172 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    0.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.213 | 0.371 |   1.233 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | INVX1    | 0.136 | 0.143 |   1.376 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.510 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.511 |    0.787 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.824 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |    0.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |    1.275 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.023 |   0.886 |    1.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

