self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ebe5d78a7e7735a4d24d00f8ee6b8b64  /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
Extracting PTX file and ptxas options    1: lud.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud.2.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/LUD_N/lud.gpu "
self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
Extracting specific PTX file named lud.1.sm_30.ptx 
Extracting specific PTX file named lud.2.sm_30.ptx 
self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
self exe links to: /home/ubuntu/LAB2/apps/LUD_N/lud.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x584bb15c6aec, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud.2.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud.2.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud.2.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=63, lmem=0, smem=3072, cmem=352
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x584bb15c6962, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x584bb15c67d8, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =512
Creating matrix internally size=512
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e0 (lud.2.sm_30.ptx:128) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (lud.2.sm_30.ptx:162) setp.gt.u32%p1, %r1, %r89;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (lud.2.sm_30.ptx:136) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x378 (lud.2.sm_30.ptx:151) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (lud.2.sm_30.ptx:154) shl.b32 %r55, %r89, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (lud.2.sm_30.ptx:167) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (lud.2.sm_30.ptx:168) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (lud.2.sm_30.ptx:171) shl.b32 %r88, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x480 (lud.2.sm_30.ptx:192) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (lud.2.sm_30.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a0 (lud.2.sm_30.ptx:198) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (lud.2.sm_30.ptx:200) ld.param.u64 %rd55, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 30269
gpu_sim_insn = 19880
gpu_ipc =       0.6568
gpu_tot_sim_cycle = 30269
gpu_tot_sim_insn = 19880
gpu_tot_ipc =       0.6568
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.0015
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1066 GB/Sec
L2_BW_total  =       0.1066 GB/Sec
gpu_total_sim_rate=3313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1672
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31, Miss = 16, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31
	L1D_total_cache_misses = 16
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2949, 
gpgpu_n_tot_thrd_icount = 94368
gpgpu_n_tot_w_icount = 2949
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 504
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:35491	W0_Scoreboard:22096	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2949	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 96 {8:12,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 1920 {40:48,}
maxmflatency = 268 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 235 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:57 	26 	0 	21 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	86 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12 	1 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1008         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2435         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4985         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7178         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7860         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     29741         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/9 = 12.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       258         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        259         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39914 n_act=4 n_pre=3 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001652
n_activity=301 dram_eff=0.2193
bk0: 33a 39825i bk1: 0a 39951i bk2: 0a 39951i bk3: 0a 39951i bk4: 0a 39951i bk5: 0a 39953i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39955i bk13: 0a 39957i bk14: 0a 39957i bk15: 0a 39957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001652 
total_CMD = 39954 
util_bw = 66 
Wasted_Col = 72 
Wasted_Row = 36 
Idle = 39780 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39914 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 33 
Row_Bus_Util =  0.000175 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.001001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00533113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39945 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004005
n_activity=61 dram_eff=0.2623
bk0: 8a 39931i bk1: 0a 39954i bk2: 0a 39954i bk3: 0a 39954i bk4: 0a 39954i bk5: 0a 39954i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39954i bk13: 0a 39954i bk14: 0a 39954i bk15: 0a 39954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 39954 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39920 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39945 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39924 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001402
n_activity=185 dram_eff=0.3027
bk0: 8a 39931i bk1: 20a 39913i bk2: 0a 39953i bk3: 0a 39954i bk4: 0a 39954i bk5: 0a 39954i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39954i bk13: 0a 39954i bk14: 0a 39954i bk15: 0a 39954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001402 
total_CMD = 39954 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 39853 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39924 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.000751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00255294
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39945 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004005
n_activity=61 dram_eff=0.2623
bk0: 8a 39931i bk1: 0a 39954i bk2: 0a 39954i bk3: 0a 39954i bk4: 0a 39954i bk5: 0a 39954i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39954i bk13: 0a 39954i bk14: 0a 39954i bk15: 0a 39954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 39954 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39920 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39945 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39923 n_act=2 n_pre=1 n_ref_event=463904 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001402
n_activity=197 dram_eff=0.2843
bk0: 28a 39878i bk1: 0a 39953i bk2: 0a 39953i bk3: 0a 39953i bk4: 0a 39953i bk5: 0a 39954i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39954i bk13: 0a 39955i bk14: 0a 39955i bk15: 0a 39955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001402 
total_CMD = 39954 
util_bw = 56 
Wasted_Col = 45 
Wasted_Row = 12 
Idle = 39841 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39923 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 463904 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.000776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00342894
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39954 n_nop=39945 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004005
n_activity=61 dram_eff=0.2623
bk0: 8a 39930i bk1: 0a 39954i bk2: 0a 39954i bk3: 0a 39954i bk4: 0a 39954i bk5: 0a 39954i bk6: 0a 39954i bk7: 0a 39954i bk8: 0a 39954i bk9: 0a 39954i bk10: 0a 39954i bk11: 0a 39954i bk12: 0a 39954i bk13: 0a 39954i bk14: 0a 39954i bk15: 0a 39954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 39954 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 39920 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39954 
n_nop = 39945 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011263

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 20, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 28, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 144
L2_total_cache_misses = 114
L2_total_cache_miss_rate = 0.7917
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=144
icnt_total_pkts_simt_to_mem=59
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29787
	minimum = 5
	maximum = 12
Network latency average = 5.07979
	minimum = 5
	maximum = 6
Slowest packet = 139
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000230036
	minimum = 0 (at node 1)
	maximum = 0.00145363 (at node 0)
Accepted packet rate average = 0.000230036
	minimum = 0 (at node 1)
	maximum = 0.00475734 (at node 0)
Injected flit rate average = 0.00024839
	minimum = 0 (at node 1)
	maximum = 0.00194919 (at node 0)
Accepted flit rate average= 0.00024839
	minimum = 0 (at node 1)
	maximum = 0.00475734 (at node 0)
Injected packet length average = 1.07979
Accepted packet length average = 1.07979
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29787 (1 samples)
	minimum = 5 (1 samples)
	maximum = 12 (1 samples)
Network latency average = 5.07979 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000230036 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00145363 (1 samples)
Accepted packet rate average = 0.000230036 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00475734 (1 samples)
Injected flit rate average = 0.00024839 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00194919 (1 samples)
Accepted flit rate average = 0.00024839 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00475734 (1 samples)
Injected packet size average = 1.07979 (1 samples)
Accepted packet size average = 1.07979 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 3313 (inst/sec)
gpgpu_simulation_rate = 5044 (cycle/sec)
gpgpu_silicon_slowdown = 138778x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x670 (lud.2.sm_30.ptx:277) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x678 (lud.2.sm_30.ptx:278) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (lud.2.sm_30.ptx:399) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa18 (lud.2.sm_30.ptx:396) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (lud.2.sm_30.ptx:482) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcc0 (lud.2.sm_30.ptx:485) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcc8 (lud.2.sm_30.ptx:486) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (lud.2.sm_30.ptx:887) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1928 (lud.2.sm_30.ptx:884) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2690 (lud.2.sm_30.ptx:1317) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x26a8 (lud.2.sm_30.ptx:1320) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26b0 (lud.2.sm_30.ptx:1321) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (lud.2.sm_30.ptx:1416) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2980 (lud.2.sm_30.ptx:1413) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (lud.2.sm_30.ptx:1483) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (31,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
kernel_stream_id = 97082493204720
gpu_sim_cycle = 34128
gpu_sim_insn = 610080
gpu_ipc =      17.8762
gpu_tot_sim_cycle = 64397
gpu_tot_sim_insn = 629960
gpu_tot_ipc =       9.7824
gpu_tot_issued_cta = 32
gpu_occupancy = 4.3053% 
gpu_tot_occupancy = 4.1812% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0985
partiton_level_parallism_total  =       0.0529
partiton_level_parallism_util =       1.1483
partiton_level_parallism_util_total  =       1.1461
L2_BW  =       7.5415 GB/Sec
L2_BW_total  =       4.0468 GB/Sec
gpu_total_sim_rate=23331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20582
	L1I_total_cache_misses = 2321
	L1I_total_cache_miss_rate = 0.1128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189, Miss = 96, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 96, Miss_rate = 0.405, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 88, Miss_rate = 0.557, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[4]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[5]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[7]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[8]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[9]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[10]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[11]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[12]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[13]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 80, Miss_rate = 0.506, Pending_hits = 16, Reservation_fails = 0
	L1D_total_cache_accesses = 2480
	L1D_total_cache_misses = 1248
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 239
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.3158
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 239
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 87
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 73
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16601
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2309
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1140
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 961
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18910

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4155, 1206, 
gpgpu_n_tot_thrd_icount = 1290720
gpgpu_n_tot_w_icount = 40335
gpgpu_n_stall_shd_mem = 7448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1232
gpgpu_n_mem_write_global = 976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 24064
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 202104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6048
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9038	W0_Idle:536767	W0_Scoreboard:497388	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837
single_issue_nums: WS0:22245	WS1:18090	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9856 {8:1232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70272 {72:976,}
traffic_breakdown_coretomem[INST_ACC_R] = 9448 {8:1181,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 197120 {40:4928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15616 {8:1952,}
traffic_breakdown_memtocore[INST_ACC_R] = 188960 {40:4724,}
maxmflatency = 297 
max_icnt2mem_latency = 122 
maxmrqlatency = 71 
max_icnt2sh_latency = 14 
averagemflatency = 185 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 7 
mrq_lat_table:1198 	682 	38 	129 	548 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6150 	760 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1100 	76 	18 	1944 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6390 	520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88         8         0        29         0        32         0        32         0        32         0         4         0        12         0 
dram[1]:        88        88         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        88        68         0         8         0        32         0        32         0        32         0        32         0         4         0        12 
dram[3]:        88        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        80        48         8         0        32         0        32         0        32         0        32         0         4         0        16         0 
dram[5]:        88        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13821     12409     18616         0     22521         0     33556         0     22922         0     33885         0     10621         0     13259         0 
dram[1]:      9334     13159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      9920     16625         0     18290         0     33513         0     33584         0     33546         0     33912         0     10629         0     13594 
dram[3]:     10538     12125         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     11002     11372     17882         0     33544         0     33519         0     33563         0     33934         0     10954         0     13922         0 
dram[5]:     29741      7262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.880000 40.000000  6.272727      -nan  4.545455      -nan  6.142857      -nan  6.666667      -nan 35.000000      -nan  4.000000      -nan  7.333333      -nan 
dram[1]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000  8.181818      -nan  6.272727      -nan  4.500000      -nan  6.833333      -nan 12.000000      -nan 34.000000      -nan  4.000000      -nan  7.333333 
dram[3]: 40.000000 20.799999      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.909091 20.799999  5.307693      -nan  4.500000      -nan  6.833333      -nan 12.000000      -nan 34.000000      -nan  4.000000      -nan 10.000000      -nan 
dram[5]: 40.000000 34.666668      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2612/264 = 9.893939
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        11         0         5         0        10         0        11         0         4         0         3         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0        12         0         5         0        13         0         9         0         4         0         2         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         0         5         0        13         0         9         0         4         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 134
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11127    none        5472    none        2391    none        2067    none        5829    none        6263    none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        8979    none        5472    none        1751    none        2527    none        5709    none        9402    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       9335    none        5491    none        1748    none        2526    none        5695    none        9030    none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        297       268       276         0       275         0       259         0       271         0       258         0       272         0       271         0
dram[1]:        269       269         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        269       279         0       270         0       261         0       258         0       258         0       258         0       277         0       271
dram[3]:        269       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        290       268       271         0       259         0       258         0       259         0       265         0       271         0       271         0
dram[5]:        267       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 64475 -   mf: uid= 35117, sid4294967295:w4294967295, part=0, addr=0xc0007900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64375), 
Ready @ 64478 -   mf: uid= 35118, sid4294967295:w4294967295, part=0, addr=0xc001f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64378), 
Ready @ 64481 -   mf: uid= 35119, sid4294967295:w4294967295, part=0, addr=0xc0097800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64381), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84171 n_act=90 n_pre=81 n_ref_event=0 n_req=662 n_rd=618 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.01558
n_activity=4882 dram_eff=0.2712
bk0: 186a 84010i bk1: 120a 84735i bk2: 64a 84589i bk3: 0a 84968i bk4: 40a 84612i bk5: 0a 84983i bk6: 32a 84694i bk7: 0a 84987i bk8: 36a 84826i bk9: 0a 85004i bk10: 32a 84934i bk11: 0a 85021i bk12: 64a 84535i bk13: 0a 85003i bk14: 44a 84794i bk15: 0a 85015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870091
Row_Buffer_Locality_read = 0.904531
Row_Buffer_Locality_write = 0.386364
Bank_Level_Parallism = 1.208398
Bank_Level_Parallism_Col = 1.097890
Bank_Level_Parallism_Ready = 1.018100
write_to_read_ratio_blp_rw_average = 0.117089
GrpLevelPara = 1.020675 

BW Util details:
bwutil = 0.015576 
total_CMD = 85002 
util_bw = 1324 
Wasted_Col = 1306 
Wasted_Row = 738 
Idle = 81634 

BW Util Bottlenecks: 
RCDc_limit = 700 
RCDWRc_limit = 170 
WTRc_limit = 4 
RTWc_limit = 64 
CCDLc_limit = 517 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 4 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 85002 
n_nop = 84171 
Read = 618 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 90 
n_pre = 81 
n_ref = 0 
n_req = 662 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 171 
issued_total_col = 662 
Row_Bus_Util =  0.002012 
CoL_Bus_Util = 0.007788 
Either_Row_CoL_Bus_Util = 0.009776 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002407 
queue_avg = 0.066551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0665514
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84752 n_act=6 n_pre=4 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005647
n_activity=1299 dram_eff=0.3695
bk0: 120a 84761i bk1: 120a 84766i bk2: 0a 84997i bk3: 0a 84998i bk4: 0a 84999i bk5: 0a 84999i bk6: 0a 84999i bk7: 0a 84999i bk8: 0a 85000i bk9: 0a 85002i bk10: 0a 85003i bk11: 0a 85005i bk12: 0a 85005i bk13: 0a 85005i bk14: 0a 85005i bk15: 0a 85006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049780
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005647 
total_CMD = 85002 
util_bw = 480 
Wasted_Col = 237 
Wasted_Row = 36 
Idle = 84249 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85002 
n_nop = 84752 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 240 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.002823 
Either_Row_CoL_Bus_Util = 0.002941 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00854098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 64471 -   mf: uid= 35116, sid4294967295:w4294967295, part=2, addr=0xc00e7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64371), 
Ready @ 64481 -   mf: uid= 35120, sid4294967295:w4294967295, part=2, addr=0xc006f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64381), 
Ready @ 64484 -   mf: uid= 35121, sid4294967295:w4294967295, part=2, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64384), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84210 n_act=85 n_pre=76 n_ref_event=0 n_req=633 n_rd=588 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.01489
n_activity=4739 dram_eff=0.2671
bk0: 120a 84768i bk1: 168a 84082i bk2: 0a 84971i bk3: 64a 84603i bk4: 0a 84974i bk5: 32a 84622i bk6: 0a 84991i bk7: 32a 84726i bk8: 0a 84991i bk9: 32a 84882i bk10: 0a 85010i bk11: 32a 84940i bk12: 0a 85024i bk13: 64a 84519i bk14: 0a 85006i bk15: 44a 84788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876777
Row_Buffer_Locality_read = 0.914966
Row_Buffer_Locality_write = 0.377778
Bank_Level_Parallism = 1.190230
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.018898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014894 
total_CMD = 85002 
util_bw = 1266 
Wasted_Col = 1261 
Wasted_Row = 715 
Idle = 81760 

BW Util Bottlenecks: 
RCDc_limit = 650 
RCDWRc_limit = 167 
WTRc_limit = 12 
RTWc_limit = 69 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 11 
RTWc_limit_alone = 45 

Commands details: 
total_CMD = 85002 
n_nop = 84210 
Read = 588 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 85 
n_pre = 76 
n_ref = 0 
n_req = 633 
total_req = 633 

Dual Bus Interface Util: 
issued_total_row = 161 
issued_total_col = 633 
Row_Bus_Util =  0.001894 
CoL_Bus_Util = 0.007447 
Either_Row_CoL_Bus_Util = 0.009317 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.002525 
queue_avg = 0.061046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0610456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84762 n_act=9 n_pre=7 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00527
n_activity=1270 dram_eff=0.3528
bk0: 120a 84769i bk1: 104a 84703i bk2: 0a 84994i bk3: 0a 84994i bk4: 0a 84995i bk5: 0a 84996i bk6: 0a 84996i bk7: 0a 84996i bk8: 0a 84996i bk9: 0a 85001i bk10: 0a 85005i bk11: 0a 85008i bk12: 0a 85008i bk13: 0a 85008i bk14: 0a 85009i bk15: 0a 85010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057103
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.004464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005270 
total_CMD = 85002 
util_bw = 448 
Wasted_Col = 254 
Wasted_Row = 79 
Idle = 84221 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85002 
n_nop = 84762 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 7 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 224 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.002635 
Either_Row_CoL_Bus_Util = 0.002823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0127056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 64485 -   mf: uid= 35122, sid4294967295:w4294967295, part=4, addr=0xc00ef800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64385), 
Ready @ 64488 -   mf: uid= 35123, sid4294967295:w4294967295, part=4, addr=0xc0017800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (64388), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84209 n_act=88 n_pre=79 n_ref_event=463904 n_req=629 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.0148
n_activity=4883 dram_eff=0.2576
bk0: 184a 84061i bk1: 104a 84687i bk2: 64a 84552i bk3: 0a 84963i bk4: 32a 84610i bk5: 0a 84980i bk6: 32a 84729i bk7: 0a 84982i bk8: 32a 84868i bk9: 0a 85007i bk10: 32a 84947i bk11: 0a 85031i bk12: 64a 84541i bk13: 0a 85008i bk14: 40a 84853i bk15: 0a 85020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872814
Row_Buffer_Locality_read = 0.910959
Row_Buffer_Locality_write = 0.377778
Bank_Level_Parallism = 1.160820
Bank_Level_Parallism_Col = 1.067070
Bank_Level_Parallism_Ready = 1.011093
write_to_read_ratio_blp_rw_average = 0.123323
GrpLevelPara = 1.005625 

BW Util details:
bwutil = 0.014800 
total_CMD = 85002 
util_bw = 1258 
Wasted_Col = 1316 
Wasted_Row = 804 
Idle = 81624 

BW Util Bottlenecks: 
RCDc_limit = 689 
RCDWRc_limit = 176 
WTRc_limit = 7 
RTWc_limit = 74 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 7 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 85002 
n_nop = 84209 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 88 
n_pre = 79 
n_ref = 463904 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 167 
issued_total_col = 629 
Row_Bus_Util =  0.001965 
CoL_Bus_Util = 0.007400 
Either_Row_CoL_Bus_Util = 0.009329 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.003783 
queue_avg = 0.064516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0645161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85002 n_nop=84766 n_act=7 n_pre=5 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00527
n_activity=1221 dram_eff=0.3669
bk0: 120a 84758i bk1: 104a 84760i bk2: 0a 84995i bk3: 0a 84995i bk4: 0a 84996i bk5: 0a 84996i bk6: 0a 84998i bk7: 0a 84998i bk8: 0a 84998i bk9: 0a 85001i bk10: 0a 85005i bk11: 0a 85006i bk12: 0a 85007i bk13: 0a 85007i bk14: 0a 85008i bk15: 0a 85008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056380
Bank_Level_Parallism_Col = 1.057377
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057377 

BW Util details:
bwutil = 0.005270 
total_CMD = 85002 
util_bw = 448 
Wasted_Col = 229 
Wasted_Row = 58 
Idle = 84267 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 157 
rwq = 0 
CCDLc_limit_alone = 157 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 85002 
n_nop = 84766 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 224 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.002635 
Either_Row_CoL_Bus_Util = 0.002776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00884685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2040, Miss = 780, Miss_rate = 0.382, Pending_hits = 108, Reservation_fails = 497
L2_cache_bank[1]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 160, Reservation_fails = 527
L2_cache_bank[2]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 136, Reservation_fails = 388
L2_cache_bank[3]: Access = 736, Miss = 140, Miss_rate = 0.190, Pending_hits = 152, Reservation_fails = 673
L2_cache_bank[4]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 136, Reservation_fails = 387
L2_cache_bank[5]: Access = 1876, Miss = 752, Miss_rate = 0.401, Pending_hits = 108, Reservation_fails = 399
L2_cache_bank[6]: Access = 624, Miss = 140, Miss_rate = 0.224, Pending_hits = 120, Reservation_fails = 384
L2_cache_bank[7]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 402
L2_cache_bank[8]: Access = 1894, Miss = 772, Miss_rate = 0.408, Pending_hits = 100, Reservation_fails = 401
L2_cache_bank[9]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 128, Reservation_fails = 403
L2_cache_bank[10]: Access = 680, Miss = 140, Miss_rate = 0.206, Pending_hits = 152, Reservation_fails = 379
L2_cache_bank[11]: Access = 600, Miss = 124, Miss_rate = 0.207, Pending_hits = 124, Reservation_fails = 388
L2_total_cache_accesses = 11634
L2_total_cache_misses = 3516
L2_total_cache_miss_rate = 0.3022
L2_total_cache_pending_hits = 1552
L2_total_cache_reservation_fails = 5228
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 96
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 884
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 652
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5132
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 652
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1922
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 96
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5132
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=11634
icnt_total_pkts_simt_to_mem=4380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.00391
	minimum = 5
	maximum = 84
Network latency average = 5.98121
	minimum = 5
	maximum = 83
Slowest packet = 14310
Flit latency average = 6.61875
	minimum = 5
	maximum = 82
Slowest flit = 15178
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161158
	minimum = 0.00641702 (at node 0)
	maximum = 0.0584857 (at node 15)
Accepted packet rate average = 0.0161158
	minimum = 0.00498125 (at node 22)
	maximum = 0.0259025 (at node 1)
Injected flit rate average = 0.0171587
	minimum = 0.00823371 (at node 0)
	maximum = 0.0584857 (at node 15)
Accepted flit rate average= 0.0171587
	minimum = 0.00615331 (at node 22)
	maximum = 0.0259025 (at node 1)
Injected packet length average = 1.06471
Accepted packet length average = 1.06471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.65089 (2 samples)
	minimum = 5 (2 samples)
	maximum = 48 (2 samples)
Network latency average = 5.5305 (2 samples)
	minimum = 5 (2 samples)
	maximum = 44.5 (2 samples)
Flit latency average = 5.80937 (2 samples)
	minimum = 5 (2 samples)
	maximum = 43.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00817292 (2 samples)
	minimum = 0.00320851 (2 samples)
	maximum = 0.0299697 (2 samples)
Accepted packet rate average = 0.00817292 (2 samples)
	minimum = 0.00249062 (2 samples)
	maximum = 0.0153299 (2 samples)
Injected flit rate average = 0.00870355 (2 samples)
	minimum = 0.00411685 (2 samples)
	maximum = 0.0302174 (2 samples)
Accepted flit rate average = 0.00870355 (2 samples)
	minimum = 0.00307665 (2 samples)
	maximum = 0.0153299 (2 samples)
Injected packet size average = 1.06493 (2 samples)
Accepted packet size average = 1.06493 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 23331 (inst/sec)
gpgpu_simulation_rate = 2385 (cycle/sec)
gpgpu_silicon_slowdown = 293501x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (31,31,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
kernel_stream_id = 32
gpu_sim_cycle = 36581
gpu_sim_insn = 22879488
gpu_ipc =     625.4473
gpu_tot_sim_cycle = 100978
gpu_tot_sim_insn = 23509448
gpu_tot_ipc =     232.8175
gpu_tot_issued_cta = 993
gpu_occupancy = 78.8712% 
gpu_tot_occupancy = 41.5560% 
max_total_param_size = 0
gpu_stall_dramfull = 6791
gpu_stall_icnt2sh    = 24482
partiton_level_parallism =       1.3767
partiton_level_parallism_total  =       0.5324
partiton_level_parallism_util =       1.8949
partiton_level_parallism_util_total  =       1.8196
L2_BW  =     104.5190 GB/Sec
L2_BW_total  =      40.4446 GB/Sec
gpu_total_sim_rate=116962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381918
	L1I_total_cache_misses = 4258
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3576
L1D_cache:
	L1D_cache_core[0]: Access = 4349, Miss = 2429, Miss_rate = 0.559, Pending_hits = 322, Reservation_fails = 1527
	L1D_cache_core[1]: Access = 4205, Miss = 2430, Miss_rate = 0.578, Pending_hits = 209, Reservation_fails = 665
	L1D_cache_core[2]: Access = 4318, Miss = 2393, Miss_rate = 0.554, Pending_hits = 286, Reservation_fails = 755
	L1D_cache_core[3]: Access = 4318, Miss = 2469, Miss_rate = 0.572, Pending_hits = 296, Reservation_fails = 769
	L1D_cache_core[4]: Access = 4190, Miss = 2449, Miss_rate = 0.584, Pending_hits = 299, Reservation_fails = 1483
	L1D_cache_core[5]: Access = 4318, Miss = 2515, Miss_rate = 0.582, Pending_hits = 232, Reservation_fails = 805
	L1D_cache_core[6]: Access = 4254, Miss = 2579, Miss_rate = 0.606, Pending_hits = 270, Reservation_fails = 1471
	L1D_cache_core[7]: Access = 4190, Miss = 2368, Miss_rate = 0.565, Pending_hits = 278, Reservation_fails = 1091
	L1D_cache_core[8]: Access = 4318, Miss = 2559, Miss_rate = 0.593, Pending_hits = 247, Reservation_fails = 1090
	L1D_cache_core[9]: Access = 4318, Miss = 2537, Miss_rate = 0.588, Pending_hits = 197, Reservation_fails = 1449
	L1D_cache_core[10]: Access = 4126, Miss = 2409, Miss_rate = 0.584, Pending_hits = 307, Reservation_fails = 1408
	L1D_cache_core[11]: Access = 4318, Miss = 2467, Miss_rate = 0.571, Pending_hits = 278, Reservation_fails = 536
	L1D_cache_core[12]: Access = 4254, Miss = 2499, Miss_rate = 0.587, Pending_hits = 293, Reservation_fails = 625
	L1D_cache_core[13]: Access = 4254, Miss = 2463, Miss_rate = 0.579, Pending_hits = 288, Reservation_fails = 760
	L1D_cache_core[14]: Access = 4254, Miss = 2442, Miss_rate = 0.574, Pending_hits = 225, Reservation_fails = 974
	L1D_total_cache_accesses = 63984
	L1D_total_cache_misses = 37008
	L1D_total_cache_miss_rate = 0.5784
	L1D_total_cache_pending_hits = 4027
	L1D_total_cache_reservation_fails = 15408
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 23349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3788
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 359399
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1937
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3576
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1862
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46128
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 361336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3576
ctas_completed 993, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24170208
gpgpu_n_tot_w_icount = 755319
gpgpu_n_stall_shd_mem = 39545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36141
gpgpu_n_mem_write_global = 16352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762112
gpgpu_n_store_insn = 261632
gpgpu_n_shmem_insn = 8566648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744096
gpgpu_n_shmem_bkconflict = 7448
gpgpu_n_l1cache_bkconflict = 1345
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1345
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150063	W0_Idle:548134	W0_Scoreboard:715270	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:34	W16:36860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:379737	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 289128 {8:36141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1177344 {72:16352,}
traffic_breakdown_coretomem[INST_ACC_R] = 10048 {8:1256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5782560 {40:144564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261632 {8:32704,}
traffic_breakdown_memtocore[INST_ACC_R] = 200960 {40:5024,}
maxmflatency = 1084 
max_icnt2mem_latency = 991 
maxmrqlatency = 216 
max_icnt2sh_latency = 212 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 59 
mrq_lat_table:9595 	4059 	2842 	3863 	8183 	6825 	3608 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106160 	66616 	4431 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1160 	89 	20 	48772 	1976 	1475 	227 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18209 	26016 	24759 	31700 	60052 	16562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129        52       116       123       139        60       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       124       135       137       122       110       139       133       128       126 
dram[2]:        88        68       126       112       127        83       118        84       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       127       128       137       132       112       122       135       138       122       128 
dram[4]:        80        49        99       126        76       128        91       114       123       138        56       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       126       130       140       124       114       140       131       128       122 
maximum service time to same row:
dram[0]:     13821     12409     18616     15777     22521     17975     33556     19071     22922     21284     33885     22322     10621     24629     13259     25407 
dram[1]:     11254     13159     15756     15679     17846     18153     18871     19040     21166     21360     22077     22416     24360     24459     25525     25861 
dram[2]:     11349     16625     15790     18290     17975     33513     19010     33584     21282     33546     22229     33912     24619     10629     25396     13594 
dram[3]:     11403     12125     15669     15781     18131     17884     19119     18870     21350     21175     22410     22082     24432     24377     25766     25525 
dram[4]:     11002     11372     17882     15778     33544     17987     33519     19007     33563     21334     33934     22229     10954     24619     13922     25394 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22435     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  9.193548 10.860465 10.000000 10.500000  9.461538 10.571428  8.666667 10.272727  9.000000 11.794871  8.533334 15.318182  7.906977 18.000000  9.750000 14.400000 
dram[1]: 12.621622 11.261905  9.583333  9.666667 13.142858 11.837838 11.317073 13.529411 12.777778 10.952381 12.000000 10.766666 20.400000 12.160000 20.142857 15.444445 
dram[2]: 12.025641  7.985916  9.019608  8.500000 12.222222  9.877551 10.318182  7.932203 11.450000 11.302325 12.500000  9.325000 18.117647  7.883721 16.000000  9.176471 
dram[3]: 11.825000 10.930233 11.600000 10.222222 11.631579 13.939394 14.375000 12.210526 10.000000 12.052631 12.407408 12.035714 13.304348 17.764706 15.444445 20.142857 
dram[4]:  9.129032 10.355556  8.982456 10.043478  9.529411 10.571428  8.392858  9.574468 10.255320 10.904762  8.065217 13.115385  8.692307 18.000000 10.400000 16.000000 
dram[5]: 15.129032 13.735294 11.219512 11.047619 13.142858 16.370371 12.888889 12.432432 12.026316 13.142858 13.000000 10.612904 17.882353 17.764706 23.666666 13.142858 
average row locality = 39631/3538 = 11.201527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        75        62       104        96       104        96       104        96       104        96        64        52        67        65        40        32 
dram[1]:        62        62        96        96        96        96        96        96        96        94        56        50        65        65        32        32 
dram[2]:        62        79        96       104        96       104        96       104        96       104        56        60        65        65        32        40 
dram[3]:        62        66        96        96        96        96        96        96        94        96        53        52        65        62        32        32 
dram[4]:        75        66       104        96       104        96       104        96       104        96        60        52        68        62        40        32 
dram[5]:        62        65        96        96        96        96        96        96        95        96        51        52        65        62        32        32 
total dram writes = 7339
bank skew: 104/32 = 3.25
chip skew: 1259/1188 = 1.06
average mf latency per bank:
dram[0]:      26103     17411      9085      2913      9637      2550      8269      2570      8172      2826      9933      3692      8094      2494     13327      4742
dram[1]:      17644     16208      2940      2837      2697      2374      2579      2601      2562      2466      3392      3691      2615      2652      5156      5039
dram[2]:      17294     18861      2980      7780      2490      7231      2481      6642      2807      6322      3568      8501      2438      6871      4666     11673
dram[3]:      17069     15300      2953      3126      2473      2743      2624      2622      2479      2444      3613      3552      2772      2734      5126      5133
dram[4]:      28111     14420      9925      3023      8541      2425      8539      2474      7991      2608     10545      3437      9297      2530     15229      4768
dram[5]:      17609     14292      2950      2998      2730      2499      2681      2568      2530      2426      3813      3616      2713      2757      5202      5085
maximum mf latency per bank:
dram[0]:        645       485       964       617      1084       444       787       501       696       530       699       407       560       410       499       356
dram[1]:        470       457       494       524       462       410       397       500       421       441       399       385       437       415       420       387
dram[2]:        472       696       612       996       482      1060       451       678       447       626       455       513       391       520       361       479
dram[3]:        457       458       553       523       495       418       485       409       423       379       394       378       445       451       438       405
dram[4]:        735       436      1001       656       998       403       689       512       684       437       637       397       657       389       616       345
dram[5]:        461       382       497       564       431       509       432       387       380       440       429       403       440       407       414       383
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125020 n_act=675 n_pre=659 n_ref_event=0 n_req=6778 n_rd=5692 n_rd_L2_A=0 n_write=0 n_wr_bk=1257 bw_util=0.1043
n_activity=35635 dram_eff=0.39
bk0: 500a 129952i bk1: 410a 130746i bk2: 422a 130326i bk3: 382a 130567i bk4: 404a 129994i bk5: 364a 130585i bk6: 380a 130234i bk7: 372a 130665i bk8: 398a 130070i bk9: 380a 130398i bk10: 326a 130833i bk11: 290a 131758i bk12: 284a 131004i bk13: 252a 131893i bk14: 272a 131799i bk15: 256a 132220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902036
Row_Buffer_Locality_read = 0.943429
Row_Buffer_Locality_write = 0.685083
Bank_Level_Parallism = 1.592275
Bank_Level_Parallism_Col = 1.491341
Bank_Level_Parallism_Ready = 1.096456
write_to_read_ratio_blp_rw_average = 0.295451
GrpLevelPara = 1.409243 

BW Util details:
bwutil = 0.104270 
total_CMD = 133288 
util_bw = 13898 
Wasted_Col = 9993 
Wasted_Row = 5404 
Idle = 103993 

BW Util Bottlenecks: 
RCDc_limit = 3304 
RCDWRc_limit = 1748 
WTRc_limit = 1006 
RTWc_limit = 3069 
CCDLc_limit = 4284 
rwq = 0 
CCDLc_limit_alone = 3978 
WTRc_limit_alone = 948 
RTWc_limit_alone = 2821 

Commands details: 
total_CMD = 133288 
n_nop = 125020 
Read = 5692 
Write = 0 
L2_Alloc = 0 
L2_WB = 1257 
n_act = 675 
n_pre = 659 
n_ref = 0 
n_req = 6778 
total_req = 6949 

Dual Bus Interface Util: 
issued_total_row = 1334 
issued_total_col = 6949 
Row_Bus_Util =  0.010008 
CoL_Bus_Util = 0.052135 
Either_Row_CoL_Bus_Util = 0.062031 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001814 
queue_avg = 1.541009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 100982 -   mf: uid=662811, sid4294967295:w4294967295, part=1, addr=0xc0099800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100882), 
Ready @ 101046 -   mf: uid=662816, sid4294967295:w4294967295, part=1, addr=0xc009b000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100946), 
Ready @ 101052 -   mf: uid=662819, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100952), 
Ready @ 101066 -   mf: uid=662821, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100966), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125605 n_act=544 n_pre=529 n_ref_event=0 n_req=6447 n_rd=5428 n_rd_L2_A=0 n_write=0 n_wr_bk=1189 bw_util=0.09929
n_activity=30260 dram_eff=0.4373
bk0: 410a 131191i bk1: 416a 130866i bk2: 380a 130396i bk3: 384a 130405i bk4: 380a 130296i bk5: 358a 130264i bk6: 384a 130629i bk7: 380a 130970i bk8: 380a 130831i bk9: 382a 130625i bk10: 298a 131578i bk11: 278a 131453i bk12: 252a 131740i bk13: 250a 131340i bk14: 250a 132306i bk15: 246a 131989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917636
Row_Buffer_Locality_read = 0.954495
Row_Buffer_Locality_write = 0.721295
Bank_Level_Parallism = 1.679608
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.092176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099289 
total_CMD = 133288 
util_bw = 13234 
Wasted_Col = 8076 
Wasted_Row = 4021 
Idle = 107957 

BW Util Bottlenecks: 
RCDc_limit = 2327 
RCDWRc_limit = 1297 
WTRc_limit = 651 
RTWc_limit = 3082 
CCDLc_limit = 4077 
rwq = 0 
CCDLc_limit_alone = 3764 
WTRc_limit_alone = 629 
RTWc_limit_alone = 2791 

Commands details: 
total_CMD = 133288 
n_nop = 125605 
Read = 5428 
Write = 0 
L2_Alloc = 0 
L2_WB = 1189 
n_act = 544 
n_pre = 529 
n_ref = 0 
n_req = 6447 
total_req = 6617 

Dual Bus Interface Util: 
issued_total_row = 1073 
issued_total_col = 6617 
Row_Bus_Util =  0.008050 
CoL_Bus_Util = 0.049644 
Either_Row_CoL_Bus_Util = 0.057642 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.000911 
queue_avg = 1.622509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125015 n_act=686 n_pre=670 n_ref_event=0 n_req=6766 n_rd=5678 n_rd_L2_A=0 n_write=0 n_wr_bk=1259 bw_util=0.1041
n_activity=36087 dram_eff=0.3845
bk0: 412a 130968i bk1: 494a 129665i bk2: 380a 130562i bk3: 422a 129984i bk4: 360a 130565i bk5: 396a 129894i bk6: 374a 130706i bk7: 380a 130161i bk8: 378a 130274i bk9: 398a 130337i bk10: 300a 131639i bk11: 318a 131263i bk12: 254a 131981i bk13: 284a 131088i bk14: 256a 132135i bk15: 272a 131439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900680
Row_Buffer_Locality_read = 0.943466
Row_Buffer_Locality_write = 0.677390
Bank_Level_Parallism = 1.588296
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.091924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.104090 
total_CMD = 133288 
util_bw = 13874 
Wasted_Col = 10095 
Wasted_Row = 5647 
Idle = 103672 

BW Util Bottlenecks: 
RCDc_limit = 3258 
RCDWRc_limit = 1737 
WTRc_limit = 859 
RTWc_limit = 3418 
CCDLc_limit = 4331 
rwq = 0 
CCDLc_limit_alone = 3962 
WTRc_limit_alone = 821 
RTWc_limit_alone = 3087 

Commands details: 
total_CMD = 133288 
n_nop = 125015 
Read = 5678 
Write = 0 
L2_Alloc = 0 
L2_WB = 1259 
n_act = 686 
n_pre = 670 
n_ref = 0 
n_req = 6766 
total_req = 6937 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 6937 
Row_Bus_Util =  0.010173 
CoL_Bus_Util = 0.052045 
Either_Row_CoL_Bus_Util = 0.062069 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.002418 
queue_avg = 1.503474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 100980 -   mf: uid=662810, sid4294967295:w4294967295, part=3, addr=0xc009a000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100880), 
Ready @ 100989 -   mf: uid=662813, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100889), 
Ready @ 101035 -   mf: uid=662815, sid4294967295:w4294967295, part=3, addr=0xc009b800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100935), 
Ready @ 101050 -   mf: uid=662818, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100950), 
Ready @ 101064 -   mf: uid=662820, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100964), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125625 n_act=535 n_pre=519 n_ref_event=0 n_req=6451 n_rd=5432 n_rd_L2_A=0 n_write=0 n_wr_bk=1190 bw_util=0.09936
n_activity=29972 dram_eff=0.4419
bk0: 416a 131038i bk1: 410a 131071i bk2: 384a 130688i bk3: 380a 130350i bk4: 362a 130407i bk5: 380a 130604i bk6: 380a 130832i bk7: 384a 130691i bk8: 382a 130409i bk9: 378a 130594i bk10: 288a 131532i bk11: 290a 131659i bk12: 252a 131177i bk13: 250a 131755i bk14: 246a 131975i bk15: 250a 132390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919392
Row_Buffer_Locality_read = 0.955817
Row_Buffer_Locality_write = 0.725221
Bank_Level_Parallism = 1.676835
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.099054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.099364 
total_CMD = 133288 
util_bw = 13244 
Wasted_Col = 8088 
Wasted_Row = 3889 
Idle = 108067 

BW Util Bottlenecks: 
RCDc_limit = 2315 
RCDWRc_limit = 1333 
WTRc_limit = 848 
RTWc_limit = 2877 
CCDLc_limit = 3964 
rwq = 0 
CCDLc_limit_alone = 3769 
WTRc_limit_alone = 828 
RTWc_limit_alone = 2702 

Commands details: 
total_CMD = 133288 
n_nop = 125625 
Read = 5432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1190 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 6451 
total_req = 6622 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 6622 
Row_Bus_Util =  0.007908 
CoL_Bus_Util = 0.049682 
Either_Row_CoL_Bus_Util = 0.057492 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.001696 
queue_avg = 1.754607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125019 n_act=686 n_pre=670 n_ref_event=463904 n_req=6753 n_rd=5668 n_rd_L2_A=0 n_write=0 n_wr_bk=1255 bw_util=0.1039
n_activity=35554 dram_eff=0.3894
bk0: 496a 130217i bk1: 406a 130897i bk2: 424a 129989i bk3: 382a 130468i bk4: 398a 130297i bk5: 364a 130552i bk6: 382a 130444i bk7: 370a 130682i bk8: 394a 130084i bk9: 378a 130376i bk10: 316a 130889i bk11: 294a 131803i bk12: 282a 131162i bk13: 254a 131805i bk14: 272a 131697i bk15: 256a 132193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900637
Row_Buffer_Locality_read = 0.943190
Row_Buffer_Locality_write = 0.678341
Bank_Level_Parallism = 1.574226
Bank_Level_Parallism_Col = 1.447458
Bank_Level_Parallism_Ready = 1.075169
write_to_read_ratio_blp_rw_average = 0.309308
GrpLevelPara = 1.375458 

BW Util details:
bwutil = 0.103880 
total_CMD = 133288 
util_bw = 13846 
Wasted_Col = 10208 
Wasted_Row = 5259 
Idle = 103975 

BW Util Bottlenecks: 
RCDc_limit = 3261 
RCDWRc_limit = 1709 
WTRc_limit = 1020 
RTWc_limit = 3338 
CCDLc_limit = 4396 
rwq = 0 
CCDLc_limit_alone = 4063 
WTRc_limit_alone = 981 
RTWc_limit_alone = 3044 

Commands details: 
total_CMD = 133288 
n_nop = 125019 
Read = 5668 
Write = 0 
L2_Alloc = 0 
L2_WB = 1255 
n_act = 686 
n_pre = 670 
n_ref = 463904 
n_req = 6753 
total_req = 6923 

Dual Bus Interface Util: 
issued_total_row = 1356 
issued_total_col = 6923 
Row_Bus_Util =  0.010173 
CoL_Bus_Util = 0.051940 
Either_Row_CoL_Bus_Util = 0.062039 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001209 
queue_avg = 1.518126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 100987 -   mf: uid=662812, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100887), 
Ready @ 101033 -   mf: uid=662814, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100933), 
Ready @ 101048 -   mf: uid=662817, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (100948), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133288 n_nop=125713 n_act=495 n_pre=479 n_ref_event=0 n_req=6436 n_rd=5418 n_rd_L2_A=0 n_write=0 n_wr_bk=1188 bw_util=0.09912
n_activity=29822 dram_eff=0.443
bk0: 412a 130968i bk1: 408a 130909i bk2: 380a 130522i bk3: 384a 130208i bk4: 380a 130643i bk5: 362a 130662i bk6: 384a 130727i bk7: 380a 130685i bk8: 378a 130546i bk9: 380a 130448i bk10: 292a 131413i bk11: 282a 131406i bk12: 250a 131542i bk13: 250a 131560i bk14: 252a 132283i bk15: 244a 131998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925420
Row_Buffer_Locality_read = 0.958841
Row_Buffer_Locality_write = 0.747544
Bank_Level_Parallism = 1.732794
Bank_Level_Parallism_Col = 1.609913
Bank_Level_Parallism_Ready = 1.085276
write_to_read_ratio_blp_rw_average = 0.327028
GrpLevelPara = 1.515407 

BW Util details:
bwutil = 0.099124 
total_CMD = 133288 
util_bw = 13212 
Wasted_Col = 8254 
Wasted_Row = 3394 
Idle = 108428 

BW Util Bottlenecks: 
RCDc_limit = 2162 
RCDWRc_limit = 1189 
WTRc_limit = 911 
RTWc_limit = 3870 
CCDLc_limit = 4200 
rwq = 0 
CCDLc_limit_alone = 3832 
WTRc_limit_alone = 895 
RTWc_limit_alone = 3518 

Commands details: 
total_CMD = 133288 
n_nop = 125713 
Read = 5418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1188 
n_act = 495 
n_pre = 479 
n_ref = 0 
n_req = 6436 
total_req = 6606 

Dual Bus Interface Util: 
issued_total_row = 974 
issued_total_col = 6606 
Row_Bus_Util =  0.007307 
CoL_Bus_Util = 0.049562 
Either_Row_CoL_Bus_Util = 0.056832 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.000660 
queue_avg = 1.627281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22490, Miss = 4020, Miss_rate = 0.179, Pending_hits = 1719, Reservation_fails = 786
L2_cache_bank[1]: Access = 12912, Miss = 3440, Miss_rate = 0.266, Pending_hits = 883, Reservation_fails = 535
L2_cache_bank[2]: Access = 13080, Miss = 3450, Miss_rate = 0.264, Pending_hits = 1001, Reservation_fails = 398
L2_cache_bank[3]: Access = 12884, Miss = 3440, Miss_rate = 0.267, Pending_hits = 895, Reservation_fails = 681
L2_cache_bank[4]: Access = 12804, Miss = 3450, Miss_rate = 0.269, Pending_hits = 864, Reservation_fails = 391
L2_cache_bank[5]: Access = 22252, Miss = 4002, Miss_rate = 0.180, Pending_hits = 1688, Reservation_fails = 919
L2_cache_bank[6]: Access = 12792, Miss = 3450, Miss_rate = 0.270, Pending_hits = 831, Reservation_fails = 390
L2_cache_bank[7]: Access = 12788, Miss = 3442, Miss_rate = 0.269, Pending_hits = 1057, Reservation_fails = 592
L2_cache_bank[8]: Access = 22356, Miss = 3998, Miss_rate = 0.179, Pending_hits = 1665, Reservation_fails = 719
L2_cache_bank[9]: Access = 12464, Miss = 3438, Miss_rate = 0.276, Pending_hits = 907, Reservation_fails = 506
L2_cache_bank[10]: Access = 13140, Miss = 3440, Miss_rate = 0.262, Pending_hits = 1023, Reservation_fails = 384
L2_cache_bank[11]: Access = 12360, Miss = 3434, Miss_rate = 0.278, Pending_hits = 854, Reservation_fails = 396
L2_total_cache_accesses = 182322
L2_total_cache_misses = 43004
L2_total_cache_miss_rate = 0.2359
L2_total_cache_pending_hits = 13387
L2_total_cache_reservation_fails = 6697
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10939
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 493
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 890
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 493
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=182322
icnt_total_pkts_simt_to_mem=70116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.0378
	minimum = 5
	maximum = 938
Network latency average = 45.3771
	minimum = 5
	maximum = 938
Slowest packet = 20139
Flit latency average = 42.7133
	minimum = 5
	maximum = 938
Slowest flit = 21115
Fragmentation average = 0.000443343
	minimum = 0
	maximum = 75
Injected packet rate average = 0.223804
	minimum = 0.089172 (at node 7)
	maximum = 0.559361 (at node 23)
Accepted packet rate average = 0.223804
	minimum = 0.0984664 (at node 26)
	maximum = 0.323119 (at node 8)
Injected flit rate average = 0.239371
	minimum = 0.116454 (at node 10)
	maximum = 0.559361 (at node 23)
Accepted flit rate average= 0.239371
	minimum = 0.13466 (at node 26)
	maximum = 0.323119 (at node 8)
Injected packet length average = 1.06956
Accepted packet length average = 1.06956
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7799 (3 samples)
	minimum = 5 (3 samples)
	maximum = 344.667 (3 samples)
Network latency average = 18.8127 (3 samples)
	minimum = 5 (3 samples)
	maximum = 342.333 (3 samples)
Flit latency average = 18.1107 (3 samples)
	minimum = 5 (3 samples)
	maximum = 341.667 (3 samples)
Fragmentation average = 0.000147781 (3 samples)
	minimum = 0 (3 samples)
	maximum = 25 (3 samples)
Injected packet rate average = 0.0800498 (3 samples)
	minimum = 0.031863 (3 samples)
	maximum = 0.206434 (3 samples)
Accepted packet rate average = 0.0800498 (3 samples)
	minimum = 0.0344826 (3 samples)
	maximum = 0.117926 (3 samples)
Injected flit rate average = 0.0855928 (3 samples)
	minimum = 0.0415625 (3 samples)
	maximum = 0.206599 (3 samples)
Accepted flit rate average = 0.0855928 (3 samples)
	minimum = 0.0469378 (3 samples)
	maximum = 0.117926 (3 samples)
Injected packet size average = 1.06924 (3 samples)
Accepted packet size average = 1.06924 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 21 sec (201 sec)
gpgpu_simulation_rate = 116962 (inst/sec)
gpgpu_simulation_rate = 502 (cycle/sec)
gpgpu_silicon_slowdown = 1394422x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
kernel_stream_id = 32
gpu_sim_cycle = 30348
gpu_sim_insn = 19880
gpu_ipc =       0.6551
gpu_tot_sim_cycle = 131326
gpu_tot_sim_insn = 23529328
gpu_tot_ipc =     179.1673
gpu_tot_issued_cta = 994
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 40.4814% 
max_total_param_size = 0
gpu_stall_dramfull = 6791
gpu_stall_icnt2sh    = 24482
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4097
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8184
L2_BW  =       0.1048 GB/Sec
L2_BW_total  =      31.1225 GB/Sec
gpu_total_sim_rate=105041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383590
	L1I_total_cache_misses = 4270
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3576
L1D_cache:
	L1D_cache_core[0]: Access = 4349, Miss = 2429, Miss_rate = 0.559, Pending_hits = 322, Reservation_fails = 1527
	L1D_cache_core[1]: Access = 4205, Miss = 2430, Miss_rate = 0.578, Pending_hits = 209, Reservation_fails = 665
	L1D_cache_core[2]: Access = 4318, Miss = 2393, Miss_rate = 0.554, Pending_hits = 286, Reservation_fails = 755
	L1D_cache_core[3]: Access = 4318, Miss = 2469, Miss_rate = 0.572, Pending_hits = 296, Reservation_fails = 769
	L1D_cache_core[4]: Access = 4190, Miss = 2449, Miss_rate = 0.584, Pending_hits = 299, Reservation_fails = 1483
	L1D_cache_core[5]: Access = 4318, Miss = 2515, Miss_rate = 0.582, Pending_hits = 232, Reservation_fails = 805
	L1D_cache_core[6]: Access = 4254, Miss = 2579, Miss_rate = 0.606, Pending_hits = 270, Reservation_fails = 1471
	L1D_cache_core[7]: Access = 4190, Miss = 2368, Miss_rate = 0.565, Pending_hits = 278, Reservation_fails = 1091
	L1D_cache_core[8]: Access = 4318, Miss = 2559, Miss_rate = 0.593, Pending_hits = 247, Reservation_fails = 1090
	L1D_cache_core[9]: Access = 4349, Miss = 2553, Miss_rate = 0.587, Pending_hits = 197, Reservation_fails = 1449
	L1D_cache_core[10]: Access = 4126, Miss = 2409, Miss_rate = 0.584, Pending_hits = 307, Reservation_fails = 1408
	L1D_cache_core[11]: Access = 4318, Miss = 2467, Miss_rate = 0.571, Pending_hits = 278, Reservation_fails = 536
	L1D_cache_core[12]: Access = 4254, Miss = 2499, Miss_rate = 0.587, Pending_hits = 293, Reservation_fails = 625
	L1D_cache_core[13]: Access = 4254, Miss = 2463, Miss_rate = 0.579, Pending_hits = 288, Reservation_fails = 760
	L1D_cache_core[14]: Access = 4254, Miss = 2442, Miss_rate = 0.574, Pending_hits = 225, Reservation_fails = 974
	L1D_total_cache_accesses = 64015
	L1D_total_cache_misses = 37024
	L1D_total_cache_miss_rate = 0.5784
	L1D_total_cache_pending_hits = 4027
	L1D_total_cache_reservation_fails = 15408
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 23355
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3788
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 361059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3576
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1862
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 46144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15391
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 363008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 15360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 44
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3576
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5364, 2415, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 24264576
gpgpu_n_tot_w_icount = 758268
gpgpu_n_stall_shd_mem = 40049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36157
gpgpu_n_mem_write_global = 16367
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 762368
gpgpu_n_store_insn = 261872
gpgpu_n_shmem_insn = 8571344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 744192
gpgpu_n_shmem_bkconflict = 7952
gpgpu_n_l1cache_bkconflict = 1345
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1345
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150063	W0_Idle:584022	W0_Scoreboard:737127	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:37171	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715821
single_issue_nums: WS0:382686	WS1:375582	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 289256 {8:36157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1178424 {72:16367,}
traffic_breakdown_coretomem[INST_ACC_R] = 10144 {8:1268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5785120 {40:144628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 261872 {8:32734,}
traffic_breakdown_memtocore[INST_ACC_R] = 202880 {40:5072,}
maxmflatency = 1084 
max_icnt2mem_latency = 991 
maxmrqlatency = 216 
max_icnt2sh_latency = 212 
averagemflatency = 247 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 59 
mrq_lat_table:9661 	4078 	2843 	3863 	8225 	6837 	3608 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106230 	66640 	4431 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1172 	89 	20 	48803 	1976 	1475 	227 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	18295 	26024 	24759 	31700 	60052 	16562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129        52       116       123       139        60       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       124       135       137       122       110       139       133       128       126 
dram[2]:        88        68       126       112       127        83       118        84       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       127       128       137       132       112       122       135       138       122       128 
dram[4]:        80        49        99       126        76       128        91       114       123       138        56       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       126       130       140       124       114       140       131       128       122 
maximum service time to same row:
dram[0]:     13821     12409     18616     15777     22521     17975     33556     19071     22922     21284     33885     22322     10621     24629     13259     25407 
dram[1]:     11254     13159     15756     15679     17846     18153     18871     19040     21166     21360     22077     22416     24360     24459     25525     25861 
dram[2]:     11349     16625     15790     18290     17975     33513     19010     33584     21282     33546     22229     33912     24619     10629     25396     13594 
dram[3]:     11403     12125     15669     15781     18131     17884     19119     18870     21350     21175     22410     22082     24432     24377     25766     25525 
dram[4]:     11002     11372     17882     15778     33544     17987     33519     19007     33563     21334     33934     22229     10954     24619     13922     25394 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22435     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.893939 10.860465 10.038462 10.500000  9.461538 10.571428  8.666667 10.272727  9.000000 11.794871  8.533334 15.318182  7.772727 18.000000  9.750000 14.400000 
dram[1]: 11.900000 11.261905  9.583333  9.666667 13.142858 11.837838 11.317073 13.529411 12.777778 10.744186 12.000000 10.833333 20.466667 12.160000 20.142857 15.444445 
dram[2]: 11.380953  8.041667  9.019608  8.557377 12.222222  9.877551 10.318182  7.932203 11.450000 11.302325 12.500000  9.325000 18.176470  7.727273 16.000000  9.176471 
dram[3]: 11.209302 10.930233 11.600000 10.222222 11.631579 13.939394 14.375000 12.210526 10.043478 12.052631 12.071428 12.035714 13.347826 17.764706 15.444445 20.142857 
dram[4]:  8.893939 10.355556  8.965517 10.043478  9.529411 10.571428  8.392858  9.574468 10.255320 10.904762  8.065217 13.115385  8.550000 18.000000 10.400000 16.000000 
dram[5]: 14.058824 13.735294 11.219512 11.047619 13.142858 16.370371 12.888889 12.432432 12.052631 13.142858 13.076923 10.612904 17.941177 17.764706 23.666666 13.142858 
average row locality = 39771/3567 = 11.149706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        77        62       104        96       104        96       104        96       104        96        64        52        70        65        40        32 
dram[1]:        64        62        96        96        96        96        96        96        96        96        56        52        66        65        32        32 
dram[2]:        64        79        96       104        96       104        96       104        96       104        56        60        66        67        32        40 
dram[3]:        64        66        96        96        96        96        96        96        96        96        56        52        66        62        32        32 
dram[4]:        77        66       104        96       104        96       104        96       104        96        60        52        73        62        40        32 
dram[5]:        64        65        96        96        96        96        96        96        96        96        53        52        66        62        32        32 
total dram writes = 7377
bank skew: 104/32 = 3.25
chip skew: 1264/1194 = 1.06
average mf latency per bank:
dram[0]:      25458     17411      9121      2913      9637      2550      8269      2570      8172      2826      9933      3692      7747      2494     13327      4742
dram[1]:      17092     16208      2940      2837      2697      2374      2579      2601      2562      2415      3392      3549      2575      2652      5156      5039
dram[2]:      16754     18906      2980      7817      2490      7231      2481      6642      2807      6322      3568      8501      2401      6666      4666     11673
dram[3]:      16536     15300      2953      3126      2473      2743      2624      2622      2427      2444      3420      3552      2730      2734      5126      5133
dram[4]:      27430     14420      9950      3023      8541      2425      8539      2474      7991      2608     10545      3437      8660      2530     15229      4768
dram[5]:      17059     14292      2950      2998      2730      2499      2681      2568      2503      2426      3669      3616      2671      2757      5202      5085
maximum mf latency per bank:
dram[0]:        645       485       964       617      1084       444       787       501       696       530       699       407       560       410       499       356
dram[1]:        470       457       494       524       462       410       397       500       421       441       399       385       437       415       420       387
dram[2]:        472       696       612       996       482      1060       451       678       447       626       455       513       391       520       361       479
dram[3]:        457       458       553       523       495       418       485       409       423       379       394       378       445       451       438       405
dram[4]:        735       436      1001       656       998       403       689       512       684       437       637       397       657       389       616       345
dram[5]:        461       382       497       564       431       509       432       387       380       440       429       403       440       407       414       383
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 131397 -   mf: uid=664690, sid4294967295:w4294967295, part=0, addr=0xc0052880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131297), 
Ready @ 131402 -   mf: uid=664692, sid4294967295:w4294967295, part=0, addr=0xc0054080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131302), 
Ready @ 131407 -   mf: uid=664695, sid4294967295:w4294967295, part=0, addr=0xc0055880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131307), 
Ready @ 131413 -   mf: uid=664698, sid4294967295:w4294967295, part=0, addr=0xc0057080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131313), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165034 n_act=681 n_pre=665 n_ref_event=0 n_req=6809 n_rd=5720 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.08056
n_activity=36000 dram_eff=0.3879
bk0: 516a 169879i bk1: 410a 170801i bk2: 434a 170341i bk3: 382a 170622i bk4: 404a 170050i bk5: 364a 170641i bk6: 380a 170292i bk7: 372a 170723i bk8: 398a 170128i bk9: 380a 170457i bk10: 326a 170892i bk11: 290a 171818i bk12: 284a 171043i bk13: 252a 171954i bk14: 272a 171861i bk15: 256a 172283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901601
Row_Buffer_Locality_read = 0.943007
Row_Buffer_Locality_write = 0.684114
Bank_Level_Parallism = 1.587668
Bank_Level_Parallism_Col = 1.488470
Bank_Level_Parallism_Ready = 1.096003
write_to_read_ratio_blp_rw_average = 0.294655
GrpLevelPara = 1.406852 

BW Util details:
bwutil = 0.080555 
total_CMD = 173347 
util_bw = 13964 
Wasted_Col = 10077 
Wasted_Row = 5490 
Idle = 143816 

BW Util Bottlenecks: 
RCDc_limit = 3352 
RCDWRc_limit = 1762 
WTRc_limit = 1006 
RTWc_limit = 3069 
CCDLc_limit = 4306 
rwq = 0 
CCDLc_limit_alone = 4000 
WTRc_limit_alone = 948 
RTWc_limit_alone = 2821 

Commands details: 
total_CMD = 173347 
n_nop = 165034 
Read = 5720 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 681 
n_pre = 665 
n_ref = 0 
n_req = 6809 
total_req = 6982 

Dual Bus Interface Util: 
issued_total_row = 1346 
issued_total_col = 6982 
Row_Bus_Util =  0.007765 
CoL_Bus_Util = 0.040278 
Either_Row_CoL_Bus_Util = 0.047956 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.001804 
queue_avg = 1.187116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165639 n_act=549 n_pre=533 n_ref_event=0 n_req=6461 n_rd=5436 n_rd_L2_A=0 n_write=0 n_wr_bk=1197 bw_util=0.07653
n_activity=30493 dram_eff=0.4351
bk0: 418a 171152i bk1: 416a 170921i bk2: 380a 170453i bk3: 384a 170462i bk4: 380a 170354i bk5: 358a 170322i bk6: 384a 170688i bk7: 380a 171030i bk8: 380a 170891i bk9: 382a 170665i bk10: 298a 171636i bk11: 278a 171504i bk12: 252a 171799i bk13: 250a 171400i bk14: 250a 172367i bk15: 246a 172050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917195
Row_Buffer_Locality_read = 0.954194
Row_Buffer_Locality_write = 0.720976
Bank_Level_Parallism = 1.676119
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.091956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076529 
total_CMD = 173347 
util_bw = 13266 
Wasted_Col = 8127 
Wasted_Row = 4079 
Idle = 147875 

BW Util Bottlenecks: 
RCDc_limit = 2351 
RCDWRc_limit = 1318 
WTRc_limit = 652 
RTWc_limit = 3082 
CCDLc_limit = 4083 
rwq = 0 
CCDLc_limit_alone = 3770 
WTRc_limit_alone = 630 
RTWc_limit_alone = 2791 

Commands details: 
total_CMD = 173347 
n_nop = 165639 
Read = 5436 
Write = 0 
L2_Alloc = 0 
L2_WB = 1197 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 6461 
total_req = 6633 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 6633 
Row_Bus_Util =  0.006242 
CoL_Bus_Util = 0.038264 
Either_Row_CoL_Bus_Util = 0.044466 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.000908 
queue_avg = 1.248842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 131395 -   mf: uid=664689, sid4294967295:w4294967295, part=2, addr=0xc0053080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131295), 
Ready @ 131403 -   mf: uid=664693, sid4294967295:w4294967295, part=2, addr=0xc0054880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131303), 
Ready @ 131409 -   mf: uid=664696, sid4294967295:w4294967295, part=2, addr=0xc0056080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131309), 
Ready @ 131415 -   mf: uid=664699, sid4294967295:w4294967295, part=2, addr=0xc0057880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131315), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165025 n_act=692 n_pre=676 n_ref_event=0 n_req=6801 n_rd=5710 n_rd_L2_A=0 n_write=0 n_wr_bk=1264 bw_util=0.08046
n_activity=36473 dram_eff=0.3824
bk0: 420a 170929i bk1: 506a 169678i bk2: 380a 170618i bk3: 434a 169998i bk4: 360a 170621i bk5: 396a 169950i bk6: 374a 170762i bk7: 380a 170217i bk8: 378a 170333i bk9: 398a 170396i bk10: 300a 171701i bk11: 318a 171325i bk12: 254a 172043i bk13: 284a 171127i bk14: 256a 172196i bk15: 272a 171500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900309
Row_Buffer_Locality_read = 0.943082
Row_Buffer_Locality_write = 0.676444
Bank_Level_Parallism = 1.583528
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.091440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080463 
total_CMD = 173347 
util_bw = 13948 
Wasted_Col = 10182 
Wasted_Row = 5733 
Idle = 143484 

BW Util Bottlenecks: 
RCDc_limit = 3306 
RCDWRc_limit = 1751 
WTRc_limit = 859 
RTWc_limit = 3418 
CCDLc_limit = 4356 
rwq = 0 
CCDLc_limit_alone = 3987 
WTRc_limit_alone = 821 
RTWc_limit_alone = 3087 

Commands details: 
total_CMD = 173347 
n_nop = 165025 
Read = 5710 
Write = 0 
L2_Alloc = 0 
L2_WB = 1264 
n_act = 692 
n_pre = 676 
n_ref = 0 
n_req = 6801 
total_req = 6974 

Dual Bus Interface Util: 
issued_total_row = 1368 
issued_total_col = 6974 
Row_Bus_Util =  0.007892 
CoL_Bus_Util = 0.040231 
Either_Row_CoL_Bus_Util = 0.048008 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.002403 
queue_avg = 1.158313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165660 n_act=539 n_pre=523 n_ref_event=0 n_req=6466 n_rd=5440 n_rd_L2_A=0 n_write=0 n_wr_bk=1198 bw_util=0.07659
n_activity=30218 dram_eff=0.4393
bk0: 424a 170999i bk1: 410a 171126i bk2: 384a 170745i bk3: 380a 170408i bk4: 362a 170465i bk5: 380a 170662i bk6: 380a 170891i bk7: 384a 170750i bk8: 382a 170468i bk9: 378a 170653i bk10: 288a 171572i bk11: 290a 171718i bk12: 252a 171237i bk13: 250a 171815i bk14: 246a 172035i bk15: 250a 172451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918961
Row_Buffer_Locality_read = 0.955515
Row_Buffer_Locality_write = 0.725146
Bank_Level_Parallism = 1.673293
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.098817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076586 
total_CMD = 173347 
util_bw = 13276 
Wasted_Col = 8132 
Wasted_Row = 3951 
Idle = 147988 

BW Util Bottlenecks: 
RCDc_limit = 2339 
RCDWRc_limit = 1347 
WTRc_limit = 848 
RTWc_limit = 2877 
CCDLc_limit = 3970 
rwq = 0 
CCDLc_limit_alone = 3775 
WTRc_limit_alone = 828 
RTWc_limit_alone = 2702 

Commands details: 
total_CMD = 173347 
n_nop = 165660 
Read = 5440 
Write = 0 
L2_Alloc = 0 
L2_WB = 1198 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 6466 
total_req = 6638 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 6638 
Row_Bus_Util =  0.006126 
CoL_Bus_Util = 0.038293 
Either_Row_CoL_Bus_Util = 0.044345 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.001691 
queue_avg = 1.350419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 131399 -   mf: uid=664691, sid4294967295:w4294967295, part=4, addr=0xc0053880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131299), 
Ready @ 131405 -   mf: uid=664694, sid4294967295:w4294967295, part=4, addr=0xc0055080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131305), 
Ready @ 131411 -   mf: uid=664697, sid4294967295:w4294967295, part=4, addr=0xc0056880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (131311), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165031 n_act=692 n_pre=676 n_ref_event=463904 n_req=6785 n_rd=5696 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.08028
n_activity=35919 dram_eff=0.3874
bk0: 516a 170137i bk1: 406a 170951i bk2: 432a 170008i bk3: 382a 170522i bk4: 398a 170352i bk5: 364a 170608i bk6: 382a 170502i bk7: 370a 170741i bk8: 394a 170143i bk9: 378a 170436i bk10: 316a 170949i bk11: 294a 171864i bk12: 282a 171196i bk13: 254a 171867i bk14: 272a 171759i bk15: 256a 172255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900221
Row_Buffer_Locality_read = 0.942767
Row_Buffer_Locality_write = 0.677686
Bank_Level_Parallism = 1.569620
Bank_Level_Parallism_Col = 1.444727
Bank_Level_Parallism_Ready = 1.074793
write_to_read_ratio_blp_rw_average = 0.308606
GrpLevelPara = 1.373167 

BW Util details:
bwutil = 0.080278 
total_CMD = 173347 
util_bw = 13916 
Wasted_Col = 10294 
Wasted_Row = 5345 
Idle = 143792 

BW Util Bottlenecks: 
RCDc_limit = 3309 
RCDWRc_limit = 1723 
WTRc_limit = 1021 
RTWc_limit = 3338 
CCDLc_limit = 4420 
rwq = 0 
CCDLc_limit_alone = 4087 
WTRc_limit_alone = 982 
RTWc_limit_alone = 3044 

Commands details: 
total_CMD = 173347 
n_nop = 165031 
Read = 5696 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 692 
n_pre = 676 
n_ref = 463904 
n_req = 6785 
total_req = 6958 

Dual Bus Interface Util: 
issued_total_row = 1368 
issued_total_col = 6958 
Row_Bus_Util =  0.007892 
CoL_Bus_Util = 0.040139 
Either_Row_CoL_Bus_Util = 0.047973 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.001203 
queue_avg = 1.169562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=173347 n_nop=165752 n_act=498 n_pre=482 n_ref_event=0 n_req=6449 n_rd=5426 n_rd_L2_A=0 n_write=0 n_wr_bk=1194 bw_util=0.07638
n_activity=30004 dram_eff=0.4413
bk0: 420a 170929i bk1: 408a 170964i bk2: 380a 170579i bk3: 384a 170265i bk4: 380a 170700i bk5: 362a 170719i bk6: 384a 170785i bk7: 380a 170744i bk8: 378a 170605i bk9: 380a 170507i bk10: 292a 171472i bk11: 282a 171466i bk12: 250a 171603i bk13: 250a 171621i bk14: 252a 172344i bk15: 244a 172059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925105
Row_Buffer_Locality_read = 0.958533
Row_Buffer_Locality_write = 0.747801
Bank_Level_Parallism = 1.729520
Bank_Level_Parallism_Col = 1.608297
Bank_Level_Parallism_Ready = 1.085097
write_to_read_ratio_blp_rw_average = 0.326848
GrpLevelPara = 1.514040 

BW Util details:
bwutil = 0.076379 
total_CMD = 173347 
util_bw = 13240 
Wasted_Col = 8291 
Wasted_Row = 3444 
Idle = 148372 

BW Util Bottlenecks: 
RCDc_limit = 2186 
RCDWRc_limit = 1196 
WTRc_limit = 912 
RTWc_limit = 3870 
CCDLc_limit = 4206 
rwq = 0 
CCDLc_limit_alone = 3838 
WTRc_limit_alone = 896 
RTWc_limit_alone = 3518 

Commands details: 
total_CMD = 173347 
n_nop = 165752 
Read = 5426 
Write = 0 
L2_Alloc = 0 
L2_WB = 1194 
n_act = 498 
n_pre = 482 
n_ref = 0 
n_req = 6449 
total_req = 6620 

Dual Bus Interface Util: 
issued_total_row = 980 
issued_total_col = 6620 
Row_Bus_Util =  0.005653 
CoL_Bus_Util = 0.038189 
Either_Row_CoL_Bus_Util = 0.043814 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.000658 
queue_avg = 1.252505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25251

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22528, Miss = 4058, Miss_rate = 0.180, Pending_hits = 1719, Reservation_fails = 786
L2_cache_bank[1]: Access = 12912, Miss = 3440, Miss_rate = 0.266, Pending_hits = 883, Reservation_fails = 535
L2_cache_bank[2]: Access = 13088, Miss = 3458, Miss_rate = 0.264, Pending_hits = 1001, Reservation_fails = 398
L2_cache_bank[3]: Access = 12884, Miss = 3440, Miss_rate = 0.267, Pending_hits = 895, Reservation_fails = 681
L2_cache_bank[4]: Access = 12812, Miss = 3458, Miss_rate = 0.270, Pending_hits = 864, Reservation_fails = 391
L2_cache_bank[5]: Access = 22286, Miss = 4036, Miss_rate = 0.181, Pending_hits = 1688, Reservation_fails = 919
L2_cache_bank[6]: Access = 12800, Miss = 3458, Miss_rate = 0.270, Pending_hits = 831, Reservation_fails = 390
L2_cache_bank[7]: Access = 12788, Miss = 3442, Miss_rate = 0.269, Pending_hits = 1057, Reservation_fails = 592
L2_cache_bank[8]: Access = 22394, Miss = 4036, Miss_rate = 0.180, Pending_hits = 1665, Reservation_fails = 719
L2_cache_bank[9]: Access = 12464, Miss = 3438, Miss_rate = 0.276, Pending_hits = 907, Reservation_fails = 506
L2_cache_bank[10]: Access = 13148, Miss = 3448, Miss_rate = 0.262, Pending_hits = 1023, Reservation_fails = 384
L2_cache_bank[11]: Access = 12360, Miss = 3434, Miss_rate = 0.278, Pending_hits = 854, Reservation_fails = 396
L2_total_cache_accesses = 182464
L2_total_cache_misses = 43146
L2_total_cache_miss_rate = 0.2365
L2_total_cache_pending_hits = 13387
L2_total_cache_reservation_fails = 6697
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10939
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 493
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30782
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 348
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 890
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 493
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=182464
icnt_total_pkts_simt_to_mem=70174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 236222
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 252585
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000225776
	minimum = 0 (at node 0)
	maximum = 0.0014169 (at node 9)
Accepted packet rate average = 0.000225776
	minimum = 0 (at node 0)
	maximum = 0.00467906 (at node 9)
Injected flit rate average = 0.000244082
	minimum = 0 (at node 0)
	maximum = 0.00191116 (at node 9)
Accepted flit rate average= 0.000244082
	minimum = 0 (at node 0)
	maximum = 0.00467906 (at node 9)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1714 (4 samples)
	minimum = 5 (4 samples)
	maximum = 261.5 (4 samples)
Network latency average = 15.3906 (4 samples)
	minimum = 5 (4 samples)
	maximum = 258.25 (4 samples)
Flit latency average = 14.843 (4 samples)
	minimum = 5 (4 samples)
	maximum = 257.75 (4 samples)
Fragmentation average = 0.000110836 (4 samples)
	minimum = 0 (4 samples)
	maximum = 18.75 (4 samples)
Injected packet rate average = 0.0600938 (4 samples)
	minimum = 0.0238972 (4 samples)
	maximum = 0.155179 (4 samples)
Accepted packet rate average = 0.0600938 (4 samples)
	minimum = 0.0258619 (4 samples)
	maximum = 0.0896144 (4 samples)
Injected flit rate average = 0.0642556 (4 samples)
	minimum = 0.0311719 (4 samples)
	maximum = 0.155427 (4 samples)
Accepted flit rate average = 0.0642556 (4 samples)
	minimum = 0.0352033 (4 samples)
	maximum = 0.0896144 (4 samples)
Injected packet size average = 1.06926 (4 samples)
Accepted packet size average = 1.06926 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 44 sec (224 sec)
gpgpu_simulation_rate = 105041 (inst/sec)
gpgpu_simulation_rate = 586 (cycle/sec)
gpgpu_silicon_slowdown = 1194539x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (30,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 38497
gpu_sim_insn = 590400
gpu_ipc =      15.3363
gpu_tot_sim_cycle = 169823
gpu_tot_sim_insn = 24119728
gpu_tot_ipc =     142.0286
gpu_tot_issued_cta = 1024
gpu_occupancy = 4.1664% 
gpu_tot_occupancy = 28.0954% 
max_total_param_size = 0
gpu_stall_dramfull = 6859
gpu_stall_icnt2sh    = 24482
partiton_level_parallism =       0.0857
partiton_level_parallism_total  =       0.3363
partiton_level_parallism_util =       1.1527
partiton_level_parallism_util_total  =       1.7597
L2_BW  =       6.5960 GB/Sec
L2_BW_total  =      25.5626 GB/Sec
gpu_total_sim_rate=87390

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 401890
	L1I_total_cache_misses = 6566
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3576
L1D_cache:
	L1D_cache_core[0]: Access = 4507, Miss = 2509, Miss_rate = 0.557, Pending_hits = 338, Reservation_fails = 1527
	L1D_cache_core[1]: Access = 4363, Miss = 2510, Miss_rate = 0.575, Pending_hits = 225, Reservation_fails = 665
	L1D_cache_core[2]: Access = 4476, Miss = 2473, Miss_rate = 0.553, Pending_hits = 302, Reservation_fails = 755
	L1D_cache_core[3]: Access = 4476, Miss = 2549, Miss_rate = 0.569, Pending_hits = 312, Reservation_fails = 769
	L1D_cache_core[4]: Access = 4348, Miss = 2529, Miss_rate = 0.582, Pending_hits = 315, Reservation_fails = 1483
	L1D_cache_core[5]: Access = 4476, Miss = 2595, Miss_rate = 0.580, Pending_hits = 248, Reservation_fails = 805
	L1D_cache_core[6]: Access = 4412, Miss = 2659, Miss_rate = 0.603, Pending_hits = 286, Reservation_fails = 1471
	L1D_cache_core[7]: Access = 4348, Miss = 2448, Miss_rate = 0.563, Pending_hits = 294, Reservation_fails = 1091
	L1D_cache_core[8]: Access = 4476, Miss = 2639, Miss_rate = 0.590, Pending_hits = 263, Reservation_fails = 1090
	L1D_cache_core[9]: Access = 4507, Miss = 2633, Miss_rate = 0.584, Pending_hits = 213, Reservation_fails = 1449
	L1D_cache_core[10]: Access = 4284, Miss = 2497, Miss_rate = 0.583, Pending_hits = 323, Reservation_fails = 1408
	L1D_cache_core[11]: Access = 4476, Miss = 2555, Miss_rate = 0.571, Pending_hits = 294, Reservation_fails = 536
	L1D_cache_core[12]: Access = 4412, Miss = 2586, Miss_rate = 0.586, Pending_hits = 309, Reservation_fails = 625
	L1D_cache_core[13]: Access = 4412, Miss = 2543, Miss_rate = 0.576, Pending_hits = 304, Reservation_fails = 760
	L1D_cache_core[14]: Access = 4412, Miss = 2522, Miss_rate = 0.572, Pending_hits = 241, Reservation_fails = 974
	L1D_total_cache_accesses = 66385
	L1D_total_cache_misses = 38247
	L1D_total_cache_miss_rate = 0.5761
	L1D_total_cache_pending_hits = 4267
	L1D_total_cache_reservation_fails = 15408
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 23625
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (30,30,1) blockDim = (16,16,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 273
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2308
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1127
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1456
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 945
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19972

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
6570, 3621, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 
gpgpu_n_tot_thrd_icount = 25422336
gpgpu_n_tot_w_icount = 794448
gpgpu_n_stall_shd_mem = 46769
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37357
gpgpu_n_mem_write_global = 17297
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 785408
gpgpu_n_store_insn = 276752
gpgpu_n_shmem_insn = 8762384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749952
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 1345
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1345
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 30752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159217	W0_Idle:1201950	W0_Scoreboard:1227869	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:716631
single_issue_nums: WS0:400776	WS1:393672	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 298856 {8:37357,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1245384 {72:17297,}
traffic_breakdown_coretomem[INST_ACC_R] = 19496 {8:2437,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5977120 {40:149428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276752 {8:34594,}
traffic_breakdown_memtocore[INST_ACC_R] = 389920 {40:9748,}
maxmflatency = 1084 
max_icnt2mem_latency = 991 
maxmrqlatency = 216 
max_icnt2sh_latency = 212 
averagemflatency = 246 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 58 
mrq_lat_table:11473 	4385 	2902 	3962 	9366 	7077 	3632 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111258 	68272 	4431 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2266 	145 	38 	50693 	2217 	1475 	227 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24557 	26422 	24759 	31700 	60052 	16562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129        52       116       123       139        60       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       124       135       137       122       110       139       133       128       126 
dram[2]:        88        68       126       112       127        83       118        84       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       127       128       137       132       112       122       135       138       122       128 
dram[4]:        80        49        99       126        76       128        91       114       123       138        56       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       126       130       140       124       114       140       131       128       122 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22322     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     22077     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     22229     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22082     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22229     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22435     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.040404 10.055555  7.865854 11.155556  7.070588 10.571428  6.741177 10.272727  7.047619 11.794871  6.478261 15.318182  6.671875 12.037037  7.160714  9.774194 
dram[1]: 11.312500 10.358491 10.367347 10.285714 13.142858 11.837838 11.317073 13.529411 12.777778 10.744186 12.000000 10.833333 15.428572  9.787879 12.000000 10.851851 
dram[2]: 10.900000  6.205357  9.769231  7.066667 12.222222  7.243902 10.318182  6.285714 11.450000  8.054794 12.500000  6.888889 12.074074  6.687500  9.870968  7.035714 
dram[3]: 10.764706 10.686275 12.487804 10.869565 11.631579 13.939394 14.375000 12.210526 10.043478 12.052631 12.071428 12.035714  9.818182 12.880000 10.206897 12.913043 
dram[4]:  6.728155 10.207547  7.448276 10.680851  7.207317 10.571428  6.568182  9.574468  7.597403 10.904762  6.484848 13.115385  6.870968 11.241380  7.333333 10.448276 
dram[5]: 12.976191 13.219512 11.904762 11.720930 13.142858 16.370371 12.888889 12.432432 12.052631 13.142858 13.076923 10.312500 12.920000 13.956522 14.238095 10.777778 
average row locality = 43453/4501 = 9.654077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       121        70       133        96       137        96       138        96       132        96        94        52        96        89        76        52 
dram[1]:        70        70        96        96        96        96        96        96        96        96        56        52        88        89        56        52 
dram[2]:        70       127        96       131        96       139        96       136        96       132        56        86        88        97        56        72 
dram[3]:        70        72        96        96        96        96        96        96        96        96        56        52        88        88        56        52 
dram[4]:       125        72       131        96       137        96       136        96       134        96        86        52        97        88        74        52 
dram[5]:        70        71        96        96        96        96        96        96        96        96        53        53        89        87        52        52 
total dram writes = 8614
bank skew: 139/52 = 2.67
chip skew: 1574/1295 = 1.22
average mf latency per bank:
dram[0]:      16628     15780      7684      3174      7566      2550      6465      2570      6695      2826      7008      3692      5881      1821      7318      2918
dram[1]:      15970     14713      3252      3098      2697      2374      2579      2601      2562      2415      3392      3549      1931      1937      2946      3101
dram[2]:      15661     12262      3291      6722      2490      5647      2481      5316      2807      5229      3568      6195      1801      4833      2666      6796
dram[3]:      15457     14428      3266      3386      2473      2743      2624      2622      2427      2444      3420      3552      2047      1926      2929      3158
dram[4]:      17379     13622      8398      3282      6720      2425      6772      2474      6445      2608      7604      3437      6748      1782      8535      2934
dram[5]:      15953     13490      3245      3268      2730      2499      2681      2568      2503      2426      3669      3547      1981      1964      3201      3129
maximum mf latency per bank:
dram[0]:        645       485       964       617      1084       444       787       501       696       530       699       407       560       410       499       356
dram[1]:        470       457       494       524       462       410       397       500       421       441       399       385       437       415       420       387
dram[2]:        472       696       612       996       482      1060       451       678       447       626       455       513       391       520       361       479
dram[3]:        457       458       553       523       495       418       485       409       423       379       394       378       445       451       438       405
dram[4]:        735       436      1001       656       998       403       689       512       684       437       637       397       657       389       616       345
dram[5]:        461       382       497       564       431       509       432       387       380       440       429       403       440       407       414       383
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 169859 -   mf: uid=697817, sid4294967295:w4294967295, part=0, addr=0xc0067880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169759), 
Ready @ 169866 -   mf: uid=697818, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169766), 
Ready @ 169875 -   mf: uid=697821, sid4294967295:w4294967295, part=0, addr=0xc00df880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169775), 
Ready @ 169881 -   mf: uid=697823, sid4294967295:w4294967295, part=0, addr=0xc0007880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169781), 
Ready @ 169886 -   mf: uid=697825, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169786), 
Ready @ 169904 -   mf: uid=697829, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169804), 
Ready @ 169909 -   mf: uid=697831, sid4294967295:w4294967295, part=0, addr=0xc0037880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169809), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=214303 n_act=939 n_pre=923 n_ref_event=0 n_req=7749 n_rd=6450 n_rd_L2_A=0 n_write=0 n_wr_bk=1574 bw_util=0.07159
n_activity=44037 dram_eff=0.3644
bk0: 600a 219449i bk1: 482a 221179i bk2: 536a 220092i bk3: 422a 221345i bk4: 492a 219615i bk5: 364a 221408i bk6: 464a 219903i bk7: 372a 221482i bk8: 486a 219740i bk9: 380a 221219i bk10: 370a 220768i bk11: 290a 222608i bk12: 348a 221021i bk13: 252a 222377i bk14: 336a 221703i bk15: 256a 222749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880243
Row_Buffer_Locality_read = 0.932093
Row_Buffer_Locality_write = 0.622787
Bank_Level_Parallism = 1.609882
Bank_Level_Parallism_Col = 1.474253
Bank_Level_Parallism_Ready = 1.093225
write_to_read_ratio_blp_rw_average = 0.323043
GrpLevelPara = 1.345871 

BW Util details:
bwutil = 0.071591 
total_CMD = 224162 
util_bw = 16048 
Wasted_Col = 12869 
Wasted_Row = 7065 
Idle = 188180 

BW Util Bottlenecks: 
RCDc_limit = 4436 
RCDWRc_limit = 2517 
WTRc_limit = 1339 
RTWc_limit = 4082 
CCDLc_limit = 5513 
rwq = 0 
CCDLc_limit_alone = 4859 
WTRc_limit_alone = 1251 
RTWc_limit_alone = 3516 

Commands details: 
total_CMD = 224162 
n_nop = 214303 
Read = 6450 
Write = 0 
L2_Alloc = 0 
L2_WB = 1574 
n_act = 939 
n_pre = 923 
n_ref = 0 
n_req = 7749 
total_req = 8024 

Dual Bus Interface Util: 
issued_total_row = 1862 
issued_total_col = 8024 
Row_Bus_Util =  0.008306 
CoL_Bus_Util = 0.035796 
Either_Row_CoL_Bus_Util = 0.043982 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002739 
queue_avg = 0.985158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.985158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=216016 n_act=604 n_pre=588 n_ref_event=0 n_req=6761 n_rd=5660 n_rd_L2_A=0 n_write=0 n_wr_bk=1301 bw_util=0.06211
n_activity=33518 dram_eff=0.4154
bk0: 482a 221615i bk1: 488a 221284i bk2: 428a 221129i bk3: 424a 221178i bk4: 380a 221152i bk5: 358a 221130i bk6: 384a 221498i bk7: 380a 221844i bk8: 380a 221708i bk9: 382a 221491i bk10: 298a 222470i bk11: 278a 222349i bk12: 252a 222235i bk13: 250a 221777i bk14: 250a 222681i bk15: 246a 222546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912735
Row_Buffer_Locality_read = 0.953534
Row_Buffer_Locality_write = 0.702997
Bank_Level_Parallism = 1.654597
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.088487
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062107 
total_CMD = 224162 
util_bw = 13922 
Wasted_Col = 8891 
Wasted_Row = 4790 
Idle = 196559 

BW Util Bottlenecks: 
RCDc_limit = 2517 
RCDWRc_limit = 1549 
WTRc_limit = 663 
RTWc_limit = 3534 
CCDLc_limit = 4353 
rwq = 0 
CCDLc_limit_alone = 3931 
WTRc_limit_alone = 641 
RTWc_limit_alone = 3134 

Commands details: 
total_CMD = 224162 
n_nop = 216016 
Read = 5660 
Write = 0 
L2_Alloc = 0 
L2_WB = 1301 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 6761 
total_req = 6961 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 6961 
Row_Bus_Util =  0.005318 
CoL_Bus_Util = 0.031053 
Either_Row_CoL_Bus_Util = 0.036340 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000859 
queue_avg = 0.976588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 169879 -   mf: uid=697822, sid4294967295:w4294967295, part=2, addr=0xc009f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169779), 
Ready @ 169893 -   mf: uid=697826, sid4294967295:w4294967295, part=2, addr=0xc000f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169793), 
Ready @ 169899 -   mf: uid=697828, sid4294967295:w4294967295, part=2, addr=0xc00e7880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169799), 
Ready @ 169904 -   mf: uid=697830, sid4294967295:w4294967295, part=2, addr=0xc006f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169804), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=214301 n_act=953 n_pre=937 n_ref_event=0 n_req=7728 n_rd=6428 n_rd_L2_A=0 n_write=0 n_wr_bk=1574 bw_util=0.07139
n_activity=44387 dram_eff=0.3606
bk0: 484a 221423i bk1: 594a 219010i bk2: 428a 221314i bk3: 528a 219823i bk4: 360a 221409i bk5: 484a 219583i bk6: 374a 221527i bk7: 464a 219777i bk8: 378a 221105i bk9: 482a 220022i bk10: 300a 222474i bk11: 362a 221301i bk12: 254a 222435i bk13: 348a 221134i bk14: 256a 222586i bk15: 332a 221392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878494
Row_Buffer_Locality_read = 0.931705
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 1.612381
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071395 
total_CMD = 224162 
util_bw = 16004 
Wasted_Col = 12923 
Wasted_Row = 7205 
Idle = 188030 

BW Util Bottlenecks: 
RCDc_limit = 4412 
RCDWRc_limit = 2522 
WTRc_limit = 1177 
RTWc_limit = 4387 
CCDLc_limit = 5546 
rwq = 0 
CCDLc_limit_alone = 4857 
WTRc_limit_alone = 1107 
RTWc_limit_alone = 3768 

Commands details: 
total_CMD = 224162 
n_nop = 214301 
Read = 6428 
Write = 0 
L2_Alloc = 0 
L2_WB = 1574 
n_act = 953 
n_pre = 937 
n_ref = 0 
n_req = 7728 
total_req = 8002 

Dual Bus Interface Util: 
issued_total_row = 1890 
issued_total_col = 8002 
Row_Bus_Util =  0.008431 
CoL_Bus_Util = 0.035697 
Either_Row_CoL_Bus_Util = 0.043991 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.003144 
queue_avg = 0.956130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=216036 n_act=595 n_pre=579 n_ref_event=0 n_req=6766 n_rd=5664 n_rd_L2_A=0 n_write=0 n_wr_bk=1302 bw_util=0.06215
n_activity=33108 dram_eff=0.4208
bk0: 488a 221467i bk1: 482a 221572i bk2: 432a 221415i bk3: 420a 221111i bk4: 362a 221260i bk5: 380a 221465i bk6: 380a 221698i bk7: 384a 221569i bk8: 382a 221290i bk9: 378a 221481i bk10: 288a 222416i bk11: 290a 222571i bk12: 252a 221573i bk13: 250a 222082i bk14: 246a 222446i bk15: 250a 222906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914277
Row_Buffer_Locality_read = 0.955155
Row_Buffer_Locality_write = 0.704174
Bank_Level_Parallism = 1.660192
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.095693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062151 
total_CMD = 224162 
util_bw = 13932 
Wasted_Col = 8850 
Wasted_Row = 4610 
Idle = 196770 

BW Util Bottlenecks: 
RCDc_limit = 2476 
RCDWRc_limit = 1592 
WTRc_limit = 873 
RTWc_limit = 3358 
CCDLc_limit = 4224 
rwq = 0 
CCDLc_limit_alone = 3921 
WTRc_limit_alone = 853 
RTWc_limit_alone = 3075 

Commands details: 
total_CMD = 224162 
n_nop = 216036 
Read = 5664 
Write = 0 
L2_Alloc = 0 
L2_WB = 1302 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 6766 
total_req = 6966 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 6966 
Row_Bus_Util =  0.005237 
CoL_Bus_Util = 0.031076 
Either_Row_CoL_Bus_Util = 0.036251 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.001723 
queue_avg = 1.054389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05439
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 169869 -   mf: uid=697819, sid4294967295:w4294967295, part=4, addr=0xc0047880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169769), 
Ready @ 169874 -   mf: uid=697820, sid4294967295:w4294967295, part=4, addr=0xc005f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169774), 
Ready @ 169885 -   mf: uid=697824, sid4294967295:w4294967295, part=4, addr=0xc0077880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169785), 
Ready @ 169897 -   mf: uid=697827, sid4294967295:w4294967295, part=4, addr=0xc00ef880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169797), 
Ready @ 169909 -   mf: uid=697832, sid4294967295:w4294967295, part=4, addr=0xc008f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169809), 
Ready @ 169914 -   mf: uid=697833, sid4294967295:w4294967295, part=4, addr=0xc0017880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169814), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=214324 n_act=949 n_pre=933 n_ref_event=463904 n_req=7710 n_rd=6414 n_rd_L2_A=0 n_write=0 n_wr_bk=1568 bw_util=0.07122
n_activity=43806 dram_eff=0.3644
bk0: 594a 219587i bk1: 478a 221413i bk2: 540a 219777i bk3: 422a 221245i bk4: 482a 220066i bk5: 364a 221369i bk6: 470a 220038i bk7: 370a 221497i bk8: 478a 219780i bk9: 378a 221192i bk10: 356a 220996i bk11: 294a 222673i bk12: 346a 221226i bk13: 254a 222240i bk14: 332a 221635i bk15: 256a 222751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878859
Row_Buffer_Locality_read = 0.931712
Row_Buffer_Locality_write = 0.617284
Bank_Level_Parallism = 1.595158
Bank_Level_Parallism_Col = 1.435063
Bank_Level_Parallism_Ready = 1.073177
write_to_read_ratio_blp_rw_average = 0.333333
GrpLevelPara = 1.318850 

BW Util details:
bwutil = 0.071216 
total_CMD = 224162 
util_bw = 15964 
Wasted_Col = 13007 
Wasted_Row = 6812 
Idle = 188379 

BW Util Bottlenecks: 
RCDc_limit = 4376 
RCDWRc_limit = 2483 
WTRc_limit = 1330 
RTWc_limit = 4337 
CCDLc_limit = 5549 
rwq = 0 
CCDLc_limit_alone = 4894 
WTRc_limit_alone = 1260 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 224162 
n_nop = 214324 
Read = 6414 
Write = 0 
L2_Alloc = 0 
L2_WB = 1568 
n_act = 949 
n_pre = 933 
n_ref = 463904 
n_req = 7710 
total_req = 7982 

Dual Bus Interface Util: 
issued_total_row = 1882 
issued_total_col = 7982 
Row_Bus_Util =  0.008396 
CoL_Bus_Util = 0.035608 
Either_Row_CoL_Bus_Util = 0.043888 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.002643 
queue_avg = 0.965016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.965016
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224162 n_nop=216157 n_act=545 n_pre=529 n_ref_event=0 n_req=6739 n_rd=5642 n_rd_L2_A=0 n_write=0 n_wr_bk=1295 bw_util=0.06189
n_activity=32888 dram_eff=0.4219
bk0: 484a 221389i bk1: 480a 221436i bk2: 420a 221283i bk3: 424a 220975i bk4: 380a 221498i bk5: 362a 221524i bk6: 384a 221594i bk7: 380a 221560i bk8: 378a 221427i bk9: 380a 221334i bk10: 292a 222312i bk11: 282a 222294i bk12: 250a 221943i bk13: 250a 221998i bk14: 252a 222819i bk15: 244a 222571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921353
Row_Buffer_Locality_read = 0.958171
Row_Buffer_Locality_write = 0.731996
Bank_Level_Parallism = 1.704175
Bank_Level_Parallism_Col = 1.597758
Bank_Level_Parallism_Ready = 1.082068
write_to_read_ratio_blp_rw_average = 0.344222
GrpLevelPara = 1.496410 

BW Util details:
bwutil = 0.061893 
total_CMD = 224162 
util_bw = 13874 
Wasted_Col = 9014 
Wasted_Row = 4084 
Idle = 197190 

BW Util Bottlenecks: 
RCDc_limit = 2318 
RCDWRc_limit = 1417 
WTRc_limit = 924 
RTWc_limit = 4335 
CCDLc_limit = 4452 
rwq = 0 
CCDLc_limit_alone = 3985 
WTRc_limit_alone = 907 
RTWc_limit_alone = 3885 

Commands details: 
total_CMD = 224162 
n_nop = 216157 
Read = 5642 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 6739 
total_req = 6937 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 6937 
Row_Bus_Util =  0.004791 
CoL_Bus_Util = 0.030946 
Either_Row_CoL_Bus_Util = 0.035711 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000750 
queue_avg = 0.978368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.978368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24404, Miss = 4882, Miss_rate = 0.200, Pending_hits = 1849, Reservation_fails = 1606
L2_cache_bank[1]: Access = 13632, Miss = 3572, Miss_rate = 0.262, Pending_hits = 1047, Reservation_fails = 1425
L2_cache_bank[2]: Access = 13704, Miss = 3590, Miss_rate = 0.262, Pending_hits = 1161, Reservation_fails = 1140
L2_cache_bank[3]: Access = 13604, Miss = 3572, Miss_rate = 0.263, Pending_hits = 1071, Reservation_fails = 1680
L2_cache_bank[4]: Access = 13428, Miss = 3590, Miss_rate = 0.267, Pending_hits = 1024, Reservation_fails = 1139
L2_cache_bank[5]: Access = 24154, Miss = 4842, Miss_rate = 0.200, Pending_hits = 1814, Reservation_fails = 1654
L2_cache_bank[6]: Access = 13416, Miss = 3590, Miss_rate = 0.268, Pending_hits = 991, Reservation_fails = 1133
L2_cache_bank[7]: Access = 13404, Miss = 3574, Miss_rate = 0.267, Pending_hits = 1217, Reservation_fails = 1333
L2_cache_bank[8]: Access = 24194, Miss = 4844, Miss_rate = 0.200, Pending_hits = 1787, Reservation_fails = 1546
L2_cache_bank[9]: Access = 13080, Miss = 3570, Miss_rate = 0.273, Pending_hits = 1067, Reservation_fails = 1253
L2_cache_bank[10]: Access = 13804, Miss = 3572, Miss_rate = 0.259, Pending_hits = 1175, Reservation_fails = 1129
L2_cache_bank[11]: Access = 12976, Miss = 3566, Miss_rate = 0.275, Pending_hits = 1014, Reservation_fails = 993
L2_total_cache_accesses = 193800
L2_total_cache_misses = 46764
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 15217
L2_total_cache_reservation_fails = 16031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 930
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 88
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9171
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 900
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1890
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 162
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9171
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=193800
icnt_total_pkts_simt_to_mem=74403
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.86935
	minimum = 5
	maximum = 69
Network latency average = 5.84633
	minimum = 5
	maximum = 68
Slowest packet = 250238
Flit latency average = 6.39814
	minimum = 5
	maximum = 67
Slowest flit = 267467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.01408
	minimum = 0.00568875 (at node 9)
	maximum = 0.0487311 (at node 15)
Accepted packet rate average = 0.01408
	minimum = 0.00451983 (at node 17)
	maximum = 0.0196379 (at node 0)
Injected flit rate average = 0.0149747
	minimum = 0.00729927 (at node 9)
	maximum = 0.0487311 (at node 15)
Accepted flit rate average= 0.0149747
	minimum = 0.00555887 (at node 17)
	maximum = 0.0196379 (at node 0)
Injected packet length average = 1.06355
Accepted packet length average = 1.06355
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.111 (5 samples)
	minimum = 5 (5 samples)
	maximum = 223 (5 samples)
Network latency average = 13.4817 (5 samples)
	minimum = 5 (5 samples)
	maximum = 220.2 (5 samples)
Flit latency average = 13.154 (5 samples)
	minimum = 5 (5 samples)
	maximum = 219.6 (5 samples)
Fragmentation average = 8.86685e-05 (5 samples)
	minimum = 0 (5 samples)
	maximum = 15 (5 samples)
Injected packet rate average = 0.0508911 (5 samples)
	minimum = 0.0202555 (5 samples)
	maximum = 0.13389 (5 samples)
Accepted packet rate average = 0.0508911 (5 samples)
	minimum = 0.0215935 (5 samples)
	maximum = 0.0756191 (5 samples)
Injected flit rate average = 0.0543995 (5 samples)
	minimum = 0.0263974 (5 samples)
	maximum = 0.134088 (5 samples)
Accepted flit rate average = 0.0543995 (5 samples)
	minimum = 0.0292744 (5 samples)
	maximum = 0.0756191 (5 samples)
Injected packet size average = 1.06894 (5 samples)
Accepted packet size average = 1.06894 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 36 sec (276 sec)
gpgpu_simulation_rate = 87390 (inst/sec)
gpgpu_simulation_rate = 615 (cycle/sec)
gpgpu_silicon_slowdown = 1138211x
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
kernel_stream_id = 97082496894256
gpu_sim_cycle = 34270
gpu_sim_insn = 21427200
gpu_ipc =     625.2466
gpu_tot_sim_cycle = 204093
gpu_tot_sim_insn = 45546928
gpu_tot_ipc =     223.1675
gpu_tot_issued_cta = 1924
gpu_occupancy = 78.8422% 
gpu_tot_occupancy = 39.8601% 
max_total_param_size = 0
gpu_stall_dramfull = 16860
gpu_stall_icnt2sh    = 50597
partiton_level_parallism =       1.3903
partiton_level_parallism_total  =       0.5133
partiton_level_parallism_util =       1.9099
partiton_level_parallism_util_total  =       1.8250
L2_BW  =     105.7447 GB/Sec
L2_BW_total  =      39.0263 GB/Sec
gpu_total_sim_rate=94105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 740290
	L1I_total_cache_misses = 8379
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6468
L1D_cache:
	L1D_cache_core[0]: Access = 8283, Miss = 4771, Miss_rate = 0.576, Pending_hits = 583, Reservation_fails = 3051
	L1D_cache_core[1]: Access = 8331, Miss = 4834, Miss_rate = 0.580, Pending_hits = 470, Reservation_fails = 1765
	L1D_cache_core[2]: Access = 8380, Miss = 4825, Miss_rate = 0.576, Pending_hits = 631, Reservation_fails = 2529
	L1D_cache_core[3]: Access = 8188, Miss = 4813, Miss_rate = 0.588, Pending_hits = 591, Reservation_fails = 2267
	L1D_cache_core[4]: Access = 8252, Miss = 4822, Miss_rate = 0.584, Pending_hits = 625, Reservation_fails = 2176
	L1D_cache_core[5]: Access = 8316, Miss = 4854, Miss_rate = 0.584, Pending_hits = 582, Reservation_fails = 1536
	L1D_cache_core[6]: Access = 8252, Miss = 4936, Miss_rate = 0.598, Pending_hits = 515, Reservation_fails = 2360
	L1D_cache_core[7]: Access = 8252, Miss = 4807, Miss_rate = 0.583, Pending_hits = 491, Reservation_fails = 1443
	L1D_cache_core[8]: Access = 8380, Miss = 4950, Miss_rate = 0.591, Pending_hits = 528, Reservation_fails = 2108
	L1D_cache_core[9]: Access = 8219, Miss = 4773, Miss_rate = 0.581, Pending_hits = 538, Reservation_fails = 2627
	L1D_cache_core[10]: Access = 8060, Miss = 4758, Miss_rate = 0.590, Pending_hits = 604, Reservation_fails = 2872
	L1D_cache_core[11]: Access = 8252, Miss = 4876, Miss_rate = 0.591, Pending_hits = 583, Reservation_fails = 1926
	L1D_cache_core[12]: Access = 8252, Miss = 4794, Miss_rate = 0.581, Pending_hits = 680, Reservation_fails = 1966
	L1D_cache_core[13]: Access = 8252, Miss = 4806, Miss_rate = 0.582, Pending_hits = 542, Reservation_fails = 1536
	L1D_cache_core[14]: Access = 8316, Miss = 4858, Miss_rate = 0.584, Pending_hits = 473, Reservation_fails = 1956
	L1D_total_cache_accesses = 123985
	L1D_total_cache_misses = 72477
	L1D_total_cache_miss_rate = 0.5846
	L1D_total_cache_pending_hits = 8436
	L1D_total_cache_reservation_fails = 32118
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4169
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21600
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 336587
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1813
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2892
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1738
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43200
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 338400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 16603
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 86
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2892
ctas_completed 1924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46849536
gpgpu_n_tot_w_icount = 1464048
gpgpu_n_stall_shd_mem = 77052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70527
gpgpu_n_mem_write_global = 31697
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476608
gpgpu_n_store_insn = 507152
gpgpu_n_shmem_insn = 16595984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441152
gpgpu_n_shmem_bkconflict = 14672
gpgpu_n_l1cache_bkconflict = 2828
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2828
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289957	W0_Idle:1212705	W0_Scoreboard:1437900	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:68	W16:72541	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:735576	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 564216 {8:70527,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2282184 {72:31697,}
traffic_breakdown_coretomem[INST_ACC_R] = 20096 {8:2512,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11284320 {40:282108,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507152 {8:63394,}
traffic_breakdown_memtocore[INST_ACC_R] = 401920 {40:10048,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 215 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 59 
mrq_lat_table:21502 	6734 	5380 	8053 	17613 	14969 	7526 	1842 	175 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	201336 	133182 	10601 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2329 	157 	38 	94060 	4222 	3378 	504 	47 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35737 	51790 	50763 	61358 	111902 	33982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	183 	60 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129       115       128       123       139       100       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       128       135       137       128       128       139       133       128       128 
dram[2]:        88        68       128       112       127        83       128       115       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80        49        99       128        76       128       122       128       123       138       104       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22322     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     22077     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     22229     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22082     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22229     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22435     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.778626  9.849463  8.890757  9.514564  8.118111 10.125000  8.251968 10.844444  8.422764 11.623529  8.619565 12.982456  8.341176 10.949153  9.093333 11.403509 
dram[1]: 11.730769 10.244445 10.853932 10.516129 10.988764  9.075472  9.627451 12.455696 11.418605 10.102041 11.812500 11.261539 14.133333 10.524590 12.897959 12.018867 
dram[2]: 10.540230  7.061644  9.037037  8.192307 10.876405  8.720339 10.988764  7.762963 11.465117  8.887931 11.235294  8.965117 10.622951  8.137931 10.688524  8.506330 
dram[3]: 10.211111 10.076087 11.113636 11.126437  9.398058 10.630435 12.753246  9.514564  9.705882 10.559140 11.630769 11.650794  9.907692 12.509804 11.017241 12.392157 
dram[4]:  7.611940 10.098901  8.666667  9.245283  8.007812 10.231579  7.866667 10.361702  8.811966 10.270833  8.483517 12.466666  8.481928 11.016949  8.805195 11.403509 
dram[5]: 12.065789 11.425000 12.435898 11.395349 10.382978 11.255814 10.229167 12.430380 10.537635 11.761905 13.629630 10.366198 12.490196 13.354167 13.489362 12.431373 
average row locality = 83809/8312 = 10.082892
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       220       225       257       273       274       288       277       288       272       288       197       200       164       175       161       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       175       173       178       172 
dram[2]:       224       225       270       262       288       275       288       277       288       273       208       189       175       165       178       158 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       173       178       175       175 
dram[4]:       221       229       259       273       272       288       278       288       273       288       190       200       162       178       161       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       178       173       177       171 
total dram writes = 22698
bank skew: 288/158 = 1.82
chip skew: 3833/3734 = 1.03
average mf latency per bank:
dram[0]:      13526      7149      8657      3410      7400      1859      6880      1757      6321      1781      6457      1861      6418      1855      6823      1835
dram[1]:       7134      6917      3430      3292      1928      1815      1744      1716      1718      1726      1810      1871      1953      1887      1815      1881
dram[2]:       7234     11471      3809      7646      1865      6625      1722      6282      1809      5598      1872      6151      1862      5930      1797      6539
dram[3]:       7240      6858      3706      3266      1908      1956      1736      1729      1688      1683      1825      1828      1957      1854      1873      1866
dram[4]:      14076      6921      8903      3528      7026      1864      6297      1725      5599      1723      6163      1812      6721      1830      7563      1894
dram[5]:       7047      6852      3200      3404      1946      1899      1739      1725      1656      1704      1872      1889      1926      1886      1826      1927
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       407       598       414       722       441
dram[1]:        470       489       494       533       561       513       592       500       421       470       399       421       442       415       420       387
dram[2]:        472       696       612       996       586      1103       464      1140       447       693       455       589       417       596       452       712
dram[3]:        510       458       553       523       543       511       528       510       446       458       437       378       445       451       438       405
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       637       397       657       433       718       443
dram[5]:        461       512       497       564       587       629       560       513       427       472       429       403       440       407       414       443
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=251348 n_act=1530 n_pre=1514 n_ref_event=0 n_req=14244 n_rd=11320 n_rd_L2_A=0 n_write=0 n_wr_bk=3734 bw_util=0.1118
n_activity=74317 dram_eff=0.4051
bk0: 848a 261888i bk1: 738a 262818i bk2: 854a 262742i bk3: 766a 262720i bk4: 818a 261496i bk5: 748a 262114i bk6: 830a 261399i bk7: 752a 262540i bk8: 824a 261394i bk9: 764a 262379i bk10: 640a 263178i bk11: 582a 264254i bk12: 580a 264380i bk13: 508a 264703i bk14: 556a 264771i bk15: 512a 264964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893359
Row_Buffer_Locality_read = 0.942315
Row_Buffer_Locality_write = 0.703830
Bank_Level_Parallism = 1.866545
Bank_Level_Parallism_Col = 1.756891
Bank_Level_Parallism_Ready = 1.124531
write_to_read_ratio_blp_rw_average = 0.411031
GrpLevelPara = 1.456367 

BW Util details:
bwutil = 0.111760 
total_CMD = 269398 
util_bw = 30108 
Wasted_Col = 22444 
Wasted_Row = 10358 
Idle = 206488 

BW Util Bottlenecks: 
RCDc_limit = 6353 
RCDWRc_limit = 4060 
WTRc_limit = 3288 
RTWc_limit = 11581 
CCDLc_limit = 11162 
rwq = 0 
CCDLc_limit_alone = 8625 
WTRc_limit_alone = 2971 
RTWc_limit_alone = 9361 

Commands details: 
total_CMD = 269398 
n_nop = 251348 
Read = 11320 
Write = 0 
L2_Alloc = 0 
L2_WB = 3734 
n_act = 1530 
n_pre = 1514 
n_ref = 0 
n_req = 14244 
total_req = 15054 

Dual Bus Interface Util: 
issued_total_row = 3044 
issued_total_col = 15054 
Row_Bus_Util =  0.011299 
CoL_Bus_Util = 0.055880 
Either_Row_CoL_Bus_Util = 0.067001 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.002659 
queue_avg = 1.698773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 204095 -   mf: uid=1292149, sid4294967295:w4294967295, part=1, addr=0xc00b1700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (203995), 
Ready @ 204102 -   mf: uid=1292150, sid4294967295:w4294967295, part=1, addr=0xc00b2f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204002), 
Ready @ 204131 -   mf: uid=1292152, sid4294967295:w4294967295, part=1, addr=0xc00b5f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204031), 
Ready @ 204151 -   mf: uid=1292157, sid4294967295:w4294967295, part=1, addr=0xc00b7700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204051), 
Ready @ 204180 -   mf: uid=1292159, sid4294967295:w4294967295, part=1, addr=0xc00b4700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204080), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=252396 n_act=1261 n_pre=1245 n_ref_event=0 n_req=13694 n_rd=10698 n_rd_L2_A=0 n_write=0 n_wr_bk=3826 bw_util=0.1078
n_activity=65954 dram_eff=0.4404
bk0: 738a 262724i bk1: 744a 262953i bk2: 754a 263013i bk3: 764a 262655i bk4: 754a 261119i bk5: 738a 261001i bk6: 758a 262223i bk7: 760a 263017i bk8: 758a 262703i bk9: 766a 262316i bk10: 592a 263572i bk11: 574a 263591i bk12: 498a 264543i bk13: 506a 263619i bk14: 492a 265276i bk15: 502a 264865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908938
Row_Buffer_Locality_read = 0.952888
Row_Buffer_Locality_write = 0.752003
Bank_Level_Parallism = 2.038245
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.167099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107826 
total_CMD = 269398 
util_bw = 29048 
Wasted_Col = 18953 
Wasted_Row = 8660 
Idle = 212737 

BW Util Bottlenecks: 
RCDc_limit = 4662 
RCDWRc_limit = 3187 
WTRc_limit = 2709 
RTWc_limit = 11794 
CCDLc_limit = 10240 
rwq = 0 
CCDLc_limit_alone = 7795 
WTRc_limit_alone = 2466 
RTWc_limit_alone = 9592 

Commands details: 
total_CMD = 269398 
n_nop = 252396 
Read = 10698 
Write = 0 
L2_Alloc = 0 
L2_WB = 3826 
n_act = 1261 
n_pre = 1245 
n_ref = 0 
n_req = 13694 
total_req = 14524 

Dual Bus Interface Util: 
issued_total_row = 2506 
issued_total_col = 14524 
Row_Bus_Util =  0.009302 
CoL_Bus_Util = 0.053913 
Either_Row_CoL_Bus_Util = 0.063111 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.001647 
queue_avg = 1.913927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=251293 n_act=1560 n_pre=1544 n_ref_event=0 n_req=14244 n_rd=11316 n_rd_L2_A=0 n_write=0 n_wr_bk=3743 bw_util=0.1118
n_activity=75072 dram_eff=0.4012
bk0: 740a 263276i bk1: 856a 261572i bk2: 764a 262493i bk3: 858a 261797i bk4: 744a 262107i bk5: 816a 261642i bk6: 754a 262719i bk7: 830a 261203i bk8: 762a 262094i bk9: 820a 262019i bk10: 600a 264398i bk11: 624a 263673i bk12: 510a 264655i bk13: 578a 264194i bk14: 512a 264657i bk15: 548a 264520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891463
Row_Buffer_Locality_read = 0.941057
Row_Buffer_Locality_write = 0.699795
Bank_Level_Parallism = 1.867289
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.126697
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111797 
total_CMD = 269398 
util_bw = 30118 
Wasted_Col = 22476 
Wasted_Row = 10644 
Idle = 206160 

BW Util Bottlenecks: 
RCDc_limit = 6359 
RCDWRc_limit = 4135 
WTRc_limit = 3359 
RTWc_limit = 11514 
CCDLc_limit = 11079 
rwq = 0 
CCDLc_limit_alone = 8527 
WTRc_limit_alone = 3043 
RTWc_limit_alone = 9278 

Commands details: 
total_CMD = 269398 
n_nop = 251293 
Read = 11316 
Write = 0 
L2_Alloc = 0 
L2_WB = 3743 
n_act = 1560 
n_pre = 1544 
n_ref = 0 
n_req = 14244 
total_req = 15059 

Dual Bus Interface Util: 
issued_total_row = 3104 
issued_total_col = 15059 
Row_Bus_Util =  0.011522 
CoL_Bus_Util = 0.055899 
Either_Row_CoL_Bus_Util = 0.067205 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.003204 
queue_avg = 1.641174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 204093 -   mf: uid=1292148, sid4294967295:w4294967295, part=3, addr=0xc00b1f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (203993), 
Ready @ 204146 -   mf: uid=1292155, sid4294967295:w4294967295, part=3, addr=0xc00b0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204046), 
Ready @ 204149 -   mf: uid=1292156, sid4294967295:w4294967295, part=3, addr=0xc00b7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204049), 
Ready @ 204178 -   mf: uid=1292158, sid4294967295:w4294967295, part=3, addr=0xc00b4f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204078), 
Ready @ 204184 -   mf: uid=1292161, sid4294967295:w4294967295, part=3, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204084), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=252324 n_act=1295 n_pre=1279 n_ref_event=0 n_req=13715 n_rd=10714 n_rd_L2_A=0 n_write=0 n_wr_bk=3832 bw_util=0.108
n_activity=65730 dram_eff=0.4426
bk0: 742a 262563i bk1: 746a 262626i bk2: 766a 262700i bk3: 754a 262888i bk4: 744a 261445i bk5: 754a 261499i bk6: 758a 263051i bk7: 756a 262084i bk8: 766a 262334i bk9: 758a 261999i bk10: 592a 263449i bk11: 576a 263708i bk12: 508a 263793i bk13: 498a 264510i bk14: 502a 264887i bk15: 494a 265595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906672
Row_Buffer_Locality_read = 0.952119
Row_Buffer_Locality_write = 0.744419
Bank_Level_Parallism = 2.030862
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.154681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107989 
total_CMD = 269398 
util_bw = 29092 
Wasted_Col = 19077 
Wasted_Row = 8699 
Idle = 212530 

BW Util Bottlenecks: 
RCDc_limit = 4735 
RCDWRc_limit = 3419 
WTRc_limit = 3130 
RTWc_limit = 11075 
CCDLc_limit = 9972 
rwq = 0 
CCDLc_limit_alone = 7684 
WTRc_limit_alone = 2877 
RTWc_limit_alone = 9040 

Commands details: 
total_CMD = 269398 
n_nop = 252324 
Read = 10714 
Write = 0 
L2_Alloc = 0 
L2_WB = 3832 
n_act = 1295 
n_pre = 1279 
n_ref = 0 
n_req = 13715 
total_req = 14546 

Dual Bus Interface Util: 
issued_total_row = 2574 
issued_total_col = 14546 
Row_Bus_Util =  0.009555 
CoL_Bus_Util = 0.053994 
Either_Row_CoL_Bus_Util = 0.063378 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.002694 
queue_avg = 1.942019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=251304 n_act=1561 n_pre=1545 n_ref_event=463904 n_req=14237 n_rd=11312 n_rd_L2_A=0 n_write=0 n_wr_bk=3735 bw_util=0.1117
n_activity=74620 dram_eff=0.4033
bk0: 848a 262282i bk1: 738a 262818i bk2: 860a 262193i bk3: 766a 262536i bk4: 814a 261906i bk5: 748a 262027i bk6: 842a 261374i bk7: 750a 262983i bk8: 820a 261481i bk9: 762a 262401i bk10: 624a 263188i bk11: 590a 264006i bk12: 576a 264526i bk13: 510a 264626i bk14: 552a 264709i bk15: 512a 265228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891410
Row_Buffer_Locality_read = 0.941213
Row_Buffer_Locality_write = 0.698803
Bank_Level_Parallism = 1.858948
Bank_Level_Parallism_Col = 1.727064
Bank_Level_Parallism_Ready = 1.105183
write_to_read_ratio_blp_rw_average = 0.410478
GrpLevelPara = 1.446857 

BW Util details:
bwutil = 0.111708 
total_CMD = 269398 
util_bw = 30094 
Wasted_Col = 22686 
Wasted_Row = 10103 
Idle = 206515 

BW Util Bottlenecks: 
RCDc_limit = 6348 
RCDWRc_limit = 4101 
WTRc_limit = 3556 
RTWc_limit = 11640 
CCDLc_limit = 11136 
rwq = 0 
CCDLc_limit_alone = 8559 
WTRc_limit_alone = 3270 
RTWc_limit_alone = 9349 

Commands details: 
total_CMD = 269398 
n_nop = 251304 
Read = 11312 
Write = 0 
L2_Alloc = 0 
L2_WB = 3735 
n_act = 1561 
n_pre = 1545 
n_ref = 463904 
n_req = 14237 
total_req = 15047 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 15047 
Row_Bus_Util =  0.011529 
CoL_Bus_Util = 0.055854 
Either_Row_CoL_Bus_Util = 0.067165 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.003261 
queue_avg = 1.713045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71305
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 204104 -   mf: uid=1292151, sid4294967295:w4294967295, part=5, addr=0xc00b3300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204004), 
Ready @ 204133 -   mf: uid=1292153, sid4294967295:w4294967295, part=5, addr=0xc00b6300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204033), 
Ready @ 204144 -   mf: uid=1292154, sid4294967295:w4294967295, part=5, addr=0xc00b1b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204044), 
Ready @ 204182 -   mf: uid=1292160, sid4294967295:w4294967295, part=5, addr=0xc00b7b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (204082), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=269398 n_nop=252569 n_act=1189 n_pre=1173 n_ref_event=0 n_req=13675 n_rd=10678 n_rd_L2_A=0 n_write=0 n_wr_bk=3826 bw_util=0.1077
n_activity=65431 dram_eff=0.4433
bk0: 740a 263238i bk1: 734a 262426i bk2: 756a 263251i bk3: 766a 262277i bk4: 752a 261797i bk5: 744a 261893i bk6: 758a 261998i bk7: 758a 262544i bk8: 756a 262114i bk9: 764a 261920i bk10: 576a 263313i bk11: 578a 263577i bk12: 496a 264190i bk13: 506a 264226i bk14: 494a 264520i bk15: 500a 265194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914150
Row_Buffer_Locality_read = 0.955984
Row_Buffer_Locality_write = 0.765098
Bank_Level_Parallism = 2.071953
Bank_Level_Parallism_Col = 1.990152
Bank_Level_Parallism_Ready = 1.160572
write_to_read_ratio_blp_rw_average = 0.449295
GrpLevelPara = 1.617983 

BW Util details:
bwutil = 0.107677 
total_CMD = 269398 
util_bw = 29008 
Wasted_Col = 19304 
Wasted_Row = 7895 
Idle = 213191 

BW Util Bottlenecks: 
RCDc_limit = 4439 
RCDWRc_limit = 3084 
WTRc_limit = 3463 
RTWc_limit = 12592 
CCDLc_limit = 10371 
rwq = 0 
CCDLc_limit_alone = 7983 
WTRc_limit_alone = 3166 
RTWc_limit_alone = 10501 

Commands details: 
total_CMD = 269398 
n_nop = 252569 
Read = 10678 
Write = 0 
L2_Alloc = 0 
L2_WB = 3826 
n_act = 1189 
n_pre = 1173 
n_ref = 0 
n_req = 13675 
total_req = 14504 

Dual Bus Interface Util: 
issued_total_row = 2362 
issued_total_col = 14504 
Row_Bus_Util =  0.008768 
CoL_Bus_Util = 0.053839 
Either_Row_CoL_Bus_Util = 0.062469 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.002199 
queue_avg = 1.885278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43344, Miss = 7840, Miss_rate = 0.181, Pending_hits = 2971, Reservation_fails = 1884
L2_cache_bank[1]: Access = 25272, Miss = 6772, Miss_rate = 0.268, Pending_hits = 1832, Reservation_fails = 1459
L2_cache_bank[2]: Access = 25220, Miss = 6790, Miss_rate = 0.269, Pending_hits = 2212, Reservation_fails = 1169
L2_cache_bank[3]: Access = 25096, Miss = 6772, Miss_rate = 0.270, Pending_hits = 2131, Reservation_fails = 1711
L2_cache_bank[4]: Access = 25480, Miss = 6790, Miss_rate = 0.266, Pending_hits = 1859, Reservation_fails = 1165
L2_cache_bank[5]: Access = 43010, Miss = 7818, Miss_rate = 0.182, Pending_hits = 2996, Reservation_fails = 2249
L2_cache_bank[6]: Access = 25316, Miss = 6790, Miss_rate = 0.268, Pending_hits = 2040, Reservation_fails = 1158
L2_cache_bank[7]: Access = 25024, Miss = 6782, Miss_rate = 0.271, Pending_hits = 2264, Reservation_fails = 1360
L2_cache_bank[8]: Access = 42798, Miss = 7822, Miss_rate = 0.183, Pending_hits = 2902, Reservation_fails = 1944
L2_cache_bank[9]: Access = 25188, Miss = 6774, Miss_rate = 0.269, Pending_hits = 1895, Reservation_fails = 1291
L2_cache_bank[10]: Access = 24964, Miss = 6772, Miss_rate = 0.271, Pending_hits = 2211, Reservation_fails = 1153
L2_cache_bank[11]: Access = 24868, Miss = 6766, Miss_rate = 0.272, Pending_hits = 2107, Reservation_fails = 1034
L2_total_cache_accesses = 355580
L2_total_cache_misses = 84488
L2_total_cache_miss_rate = 0.2376
L2_total_cache_pending_hits = 27420
L2_total_cache_reservation_fails = 17577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11832
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 245
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 197
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 35
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 132680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 330
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1019
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 197
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=355580
icnt_total_pkts_simt_to_mem=136448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.6841
	minimum = 5
	maximum = 276
Network latency average = 44.8074
	minimum = 5
	maximum = 276
Slowest packet = 271088
Flit latency average = 42.2235
	minimum = 5
	maximum = 276
Slowest flit = 289585
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.226334
	minimum = 0.0870441 (at node 9)
	maximum = 0.55267 (at node 15)
Accepted packet rate average = 0.226334
	minimum = 0.100088 (at node 25)
	maximum = 0.327984 (at node 7)
Injected flit rate average = 0.241897
	minimum = 0.114123 (at node 9)
	maximum = 0.55267 (at node 15)
Accepted flit rate average= 0.241897
	minimum = 0.137438 (at node 25)
	maximum = 0.327984 (at node 7)
Injected packet length average = 1.06876
Accepted packet length average = 1.06876
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7065 (6 samples)
	minimum = 5 (6 samples)
	maximum = 231.833 (6 samples)
Network latency average = 18.7027 (6 samples)
	minimum = 5 (6 samples)
	maximum = 229.5 (6 samples)
Flit latency average = 17.9989 (6 samples)
	minimum = 5 (6 samples)
	maximum = 229 (6 samples)
Fragmentation average = 7.38904e-05 (6 samples)
	minimum = 0 (6 samples)
	maximum = 12.5 (6 samples)
Injected packet rate average = 0.0801316 (6 samples)
	minimum = 0.031387 (6 samples)
	maximum = 0.203686 (6 samples)
Accepted packet rate average = 0.0801316 (6 samples)
	minimum = 0.0346758 (6 samples)
	maximum = 0.11768 (6 samples)
Injected flit rate average = 0.0856491 (6 samples)
	minimum = 0.0410183 (6 samples)
	maximum = 0.203851 (6 samples)
Accepted flit rate average = 0.0856491 (6 samples)
	minimum = 0.0473017 (6 samples)
	maximum = 0.11768 (6 samples)
Injected packet size average = 1.06885 (6 samples)
Accepted packet size average = 1.06885 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 4 sec (484 sec)
gpgpu_simulation_rate = 94105 (inst/sec)
gpgpu_simulation_rate = 421 (cycle/sec)
gpgpu_silicon_slowdown = 1662707x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
kernel_stream_id = 97082493211504
gpu_sim_cycle = 30044
gpu_sim_insn = 19880
gpu_ipc =       0.6617
gpu_tot_sim_cycle = 234137
gpu_tot_sim_insn = 45566808
gpu_tot_ipc =     194.6160
gpu_tot_issued_cta = 1925
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.3517% 
max_total_param_size = 0
gpu_stall_dramfull = 16860
gpu_stall_icnt2sh    = 50597
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4476
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8244
L2_BW  =       0.1059 GB/Sec
L2_BW_total  =      34.0321 GB/Sec
gpu_total_sim_rate=85975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 741962
	L1I_total_cache_misses = 8391
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6468
L1D_cache:
	L1D_cache_core[0]: Access = 8283, Miss = 4771, Miss_rate = 0.576, Pending_hits = 583, Reservation_fails = 3051
	L1D_cache_core[1]: Access = 8331, Miss = 4834, Miss_rate = 0.580, Pending_hits = 470, Reservation_fails = 1765
	L1D_cache_core[2]: Access = 8380, Miss = 4825, Miss_rate = 0.576, Pending_hits = 631, Reservation_fails = 2529
	L1D_cache_core[3]: Access = 8219, Miss = 4829, Miss_rate = 0.588, Pending_hits = 591, Reservation_fails = 2267
	L1D_cache_core[4]: Access = 8252, Miss = 4822, Miss_rate = 0.584, Pending_hits = 625, Reservation_fails = 2176
	L1D_cache_core[5]: Access = 8316, Miss = 4854, Miss_rate = 0.584, Pending_hits = 582, Reservation_fails = 1536
	L1D_cache_core[6]: Access = 8252, Miss = 4936, Miss_rate = 0.598, Pending_hits = 515, Reservation_fails = 2360
	L1D_cache_core[7]: Access = 8252, Miss = 4807, Miss_rate = 0.583, Pending_hits = 491, Reservation_fails = 1443
	L1D_cache_core[8]: Access = 8380, Miss = 4950, Miss_rate = 0.591, Pending_hits = 528, Reservation_fails = 2108
	L1D_cache_core[9]: Access = 8219, Miss = 4773, Miss_rate = 0.581, Pending_hits = 538, Reservation_fails = 2627
	L1D_cache_core[10]: Access = 8060, Miss = 4758, Miss_rate = 0.590, Pending_hits = 604, Reservation_fails = 2872
	L1D_cache_core[11]: Access = 8252, Miss = 4876, Miss_rate = 0.591, Pending_hits = 583, Reservation_fails = 1926
	L1D_cache_core[12]: Access = 8252, Miss = 4794, Miss_rate = 0.581, Pending_hits = 680, Reservation_fails = 1966
	L1D_cache_core[13]: Access = 8252, Miss = 4806, Miss_rate = 0.582, Pending_hits = 542, Reservation_fails = 1536
	L1D_cache_core[14]: Access = 8316, Miss = 4858, Miss_rate = 0.584, Pending_hits = 473, Reservation_fails = 1956
	L1D_total_cache_accesses = 124016
	L1D_total_cache_misses = 72493
	L1D_total_cache_miss_rate = 0.5845
	L1D_total_cache_pending_hits = 8436
	L1D_total_cache_reservation_fails = 32118
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 45231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 1925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7686, 4737, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 46943904
gpgpu_n_tot_w_icount = 1466997
gpgpu_n_stall_shd_mem = 77556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 70543
gpgpu_n_mem_write_global = 31712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1476864
gpgpu_n_store_insn = 507392
gpgpu_n_shmem_insn = 16600680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441248
gpgpu_n_shmem_bkconflict = 15176
gpgpu_n_l1cache_bkconflict = 2828
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2828
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289957	W0_Idle:1247999	W0_Scoreboard:1459743	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:72852	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1386231
single_issue_nums: WS0:738525	WS1:728472	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 564344 {8:70543,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283264 {72:31712,}
traffic_breakdown_coretomem[INST_ACC_R] = 20192 {8:2524,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11286880 {40:282172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 507392 {8:63424,}
traffic_breakdown_memtocore[INST_ACC_R] = 403840 {40:10096,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 215 
averagemflatency = 252 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 59 
mrq_lat_table:21608 	6753 	5381 	8053 	17640 	14969 	7526 	1842 	175 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	201418 	133194 	10601 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2341 	157 	38 	94091 	4222 	3378 	504 	47 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	35831 	51790 	50763 	61358 	111902 	33982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	62 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129       115       128       123       139       100       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       128       135       137       128       128       139       133       128       128 
dram[2]:        88        68       128       112       127        83       128       115       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80        49        99       128        76       128       122       128       123       138       104       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22322     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     22077     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     22229     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22082     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22229     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22435     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.780303  9.849463  8.983334  9.514564  8.118111 10.125000  8.251968 10.844444  8.422764 11.623529  8.580646 12.982456  8.255814 10.949153  9.093333 11.403509 
dram[1]: 11.683544 10.244445 10.853932 10.516129 10.988764  9.075472  9.627451 12.455696 11.418605 10.102041 11.812500 11.261539 13.869565 10.557377 12.897959 12.075472 
dram[2]: 10.511364  7.061644  9.037037  8.282443 10.876405  8.720339 10.988764  7.762963 11.465117  8.887931 11.235294  8.919540 10.483871  8.137931 10.688524  8.506330 
dram[3]: 10.186813 10.076087 11.113636 11.126437  9.398058 10.630435 12.753246  9.514564  9.705882 10.559140 11.630769 11.650794  9.818182 12.509804 10.881356 12.392157 
dram[4]:  7.614815 10.098901  8.790322  9.245283  8.007812 10.231579  7.866667 10.361702  8.811966 10.270833  8.456522 12.466666  8.404762 11.016949  8.805195 11.403509 
dram[5]: 12.012987 11.425000 12.435898 11.395349 10.382978 11.255814 10.229167 12.430380 10.537635 11.761905 13.629630 10.366198 12.288462 13.122449 13.489362 12.470589 
average row locality = 83962/8332 = 10.077052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       220       225       257       273       274       288       277       288       272       288       207       200       166       175       161       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       208       200       178       175       178       175 
dram[2]:       224       225       270       262       288       275       288       277       288       273       208       199       178       165       178       158 
dram[3]:       224       229       270       273       288       288       288       288       288       288       208       200       178       178       178       175 
dram[4]:       221       229       259       273       272       288       278       288       273       288       202       200       165       178       161       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       202       200       181       175       177       173 
total dram writes = 22761
bank skew: 288/158 = 1.82
chip skew: 3841/3746 = 1.03
average mf latency per bank:
dram[0]:      13526      7149      8681      3410      7400      1859      6880      1757      6321      1781      6145      1861      6340      1855      6823      1835
dram[1]:       7134      6917      3430      3292      1928      1815      1744      1716      1718      1726      1810      1871      1920      1866      1815      1848
dram[2]:       7234     11471      3809      7670      1865      6625      1722      6282      1809      5598      1872      5842      1830      5930      1797      6539
dram[3]:       7240      6858      3706      3266      1908      1956      1736      1729      1688      1683      1825      1828      1902      1854      1842      1866
dram[4]:      14076      6921      8931      3528      7026      1864      6297      1725      5599      1723      5797      1812      6599      1830      7563      1894
dram[5]:       7047      6852      3200      3404      1946      1899      1739      1725      1656      1704      1872      1889      1894      1864      1826      1904
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       407       598       414       722       441
dram[1]:        470       489       494       533       561       513       592       500       421       470       399       421       442       415       420       387
dram[2]:        472       696       612       996       586      1103       464      1140       447       693       455       589       417       596       452       712
dram[3]:        510       458       553       523       543       511       528       510       446       458       437       378       445       451       438       405
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       637       397       657       433       718       443
dram[5]:        461       512       497       564       587       629       560       513       427       472       429       403       440       407       414       443
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=290957 n_act=1534 n_pre=1518 n_ref_event=0 n_req=14278 n_rd=11348 n_rd_L2_A=0 n_write=0 n_wr_bk=3746 bw_util=0.09768
n_activity=74622 dram_eff=0.4045
bk0: 856a 301510i bk1: 738a 302473i bk2: 874a 302349i bk3: 766a 302375i bk4: 818a 301153i bk5: 748a 301771i bk6: 830a 301057i bk7: 752a 302198i bk8: 824a 301053i bk9: 764a 302038i bk10: 640a 302701i bk11: 582a 303912i bk12: 580a 304014i bk13: 508a 304357i bk14: 556a 304426i bk15: 512a 304620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893332
Row_Buffer_Locality_read = 0.942281
Row_Buffer_Locality_write = 0.703754
Bank_Level_Parallism = 1.864789
Bank_Level_Parallism_Col = 1.755171
Bank_Level_Parallism_Ready = 1.124204
write_to_read_ratio_blp_rw_average = 0.411840
GrpLevelPara = 1.454787 

BW Util details:
bwutil = 0.097678 
total_CMD = 309055 
util_bw = 30188 
Wasted_Col = 22551 
Wasted_Row = 10386 
Idle = 245930 

BW Util Bottlenecks: 
RCDc_limit = 6377 
RCDWRc_limit = 4073 
WTRc_limit = 3288 
RTWc_limit = 11653 
CCDLc_limit = 11206 
rwq = 0 
CCDLc_limit_alone = 8649 
WTRc_limit_alone = 2971 
RTWc_limit_alone = 9413 

Commands details: 
total_CMD = 309055 
n_nop = 290957 
Read = 11348 
Write = 0 
L2_Alloc = 0 
L2_WB = 3746 
n_act = 1534 
n_pre = 1518 
n_ref = 0 
n_req = 14278 
total_req = 15094 

Dual Bus Interface Util: 
issued_total_row = 3052 
issued_total_col = 15094 
Row_Bus_Util =  0.009875 
CoL_Bus_Util = 0.048839 
Either_Row_CoL_Bus_Util = 0.058559 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.002652 
queue_avg = 1.481290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=292033 n_act=1263 n_pre=1247 n_ref_event=0 n_req=13709 n_rd=10706 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.09409
n_activity=66113 dram_eff=0.4399
bk0: 746a 302346i bk1: 744a 302607i bk2: 754a 302668i bk3: 764a 302310i bk4: 754a 300775i bk5: 738a 300657i bk6: 758a 301880i bk7: 760a 302675i bk8: 758a 302361i bk9: 766a 301974i bk10: 592a 303231i bk11: 574a 303251i bk12: 498a 304179i bk13: 506a 303275i bk14: 492a 304932i bk15: 502a 304521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908892
Row_Buffer_Locality_read = 0.952830
Row_Buffer_Locality_write = 0.752248
Bank_Level_Parallism = 2.037214
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094093 
total_CMD = 309055 
util_bw = 29080 
Wasted_Col = 18978 
Wasted_Row = 8674 
Idle = 252323 

BW Util Bottlenecks: 
RCDc_limit = 4674 
RCDWRc_limit = 3194 
WTRc_limit = 2710 
RTWc_limit = 11801 
CCDLc_limit = 10246 
rwq = 0 
CCDLc_limit_alone = 7801 
WTRc_limit_alone = 2467 
RTWc_limit_alone = 9599 

Commands details: 
total_CMD = 309055 
n_nop = 292033 
Read = 10706 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 1263 
n_pre = 1247 
n_ref = 0 
n_req = 13709 
total_req = 14540 

Dual Bus Interface Util: 
issued_total_row = 2510 
issued_total_col = 14540 
Row_Bus_Util =  0.008122 
CoL_Bus_Util = 0.047047 
Either_Row_CoL_Bus_Util = 0.055078 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.001645 
queue_avg = 1.668573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=290901 n_act=1564 n_pre=1548 n_ref_event=0 n_req=14279 n_rd=11344 n_rd_L2_A=0 n_write=0 n_wr_bk=3756 bw_util=0.09772
n_activity=75377 dram_eff=0.4007
bk0: 748a 302898i bk1: 856a 301226i bk2: 764a 302149i bk3: 878a 301406i bk4: 744a 301762i bk5: 816a 301298i bk6: 754a 302376i bk7: 830a 300860i bk8: 762a 301752i bk9: 820a 301677i bk10: 600a 304058i bk11: 624a 303195i bk12: 510a 304290i bk13: 578a 303849i bk14: 512a 304312i bk15: 548a 304176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891449
Row_Buffer_Locality_read = 0.941026
Row_Buffer_Locality_write = 0.699830
Bank_Level_Parallism = 1.865543
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.126355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097717 
total_CMD = 309055 
util_bw = 30200 
Wasted_Col = 22583 
Wasted_Row = 10670 
Idle = 245602 

BW Util Bottlenecks: 
RCDc_limit = 6383 
RCDWRc_limit = 4148 
WTRc_limit = 3360 
RTWc_limit = 11586 
CCDLc_limit = 11122 
rwq = 0 
CCDLc_limit_alone = 8550 
WTRc_limit_alone = 3044 
RTWc_limit_alone = 9330 

Commands details: 
total_CMD = 309055 
n_nop = 290901 
Read = 11344 
Write = 0 
L2_Alloc = 0 
L2_WB = 3756 
n_act = 1564 
n_pre = 1548 
n_ref = 0 
n_req = 14279 
total_req = 15100 

Dual Bus Interface Util: 
issued_total_row = 3112 
issued_total_col = 15100 
Row_Bus_Util =  0.010069 
CoL_Bus_Util = 0.048859 
Either_Row_CoL_Bus_Util = 0.058740 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.003195 
queue_avg = 1.431079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=291958 n_act=1298 n_pre=1282 n_ref_event=0 n_req=13730 n_rd=10722 n_rd_L2_A=0 n_write=0 n_wr_bk=3841 bw_util=0.09424
n_activity=65935 dram_eff=0.4417
bk0: 750a 302185i bk1: 746a 302280i bk2: 766a 302356i bk3: 754a 302544i bk4: 744a 301102i bk5: 754a 301156i bk6: 758a 302709i bk7: 756a 301742i bk8: 766a 301992i bk9: 758a 301657i bk10: 592a 303108i bk11: 576a 303367i bk12: 508a 303420i bk13: 498a 304165i bk14: 502a 304523i bk15: 494a 305249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906555
Row_Buffer_Locality_read = 0.952061
Row_Buffer_Locality_write = 0.744348
Bank_Level_Parallism = 2.029329
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.154501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094242 
total_CMD = 309055 
util_bw = 29126 
Wasted_Col = 19115 
Wasted_Row = 8725 
Idle = 252089 

BW Util Bottlenecks: 
RCDc_limit = 4747 
RCDWRc_limit = 3438 
WTRc_limit = 3130 
RTWc_limit = 11082 
CCDLc_limit = 9979 
rwq = 0 
CCDLc_limit_alone = 7691 
WTRc_limit_alone = 2877 
RTWc_limit_alone = 9047 

Commands details: 
total_CMD = 309055 
n_nop = 291958 
Read = 10722 
Write = 0 
L2_Alloc = 0 
L2_WB = 3841 
n_act = 1298 
n_pre = 1282 
n_ref = 0 
n_req = 13730 
total_req = 14563 

Dual Bus Interface Util: 
issued_total_row = 2580 
issued_total_col = 14563 
Row_Bus_Util =  0.008348 
CoL_Bus_Util = 0.047121 
Either_Row_CoL_Bus_Util = 0.055320 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.002691 
queue_avg = 1.693084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=290906 n_act=1565 n_pre=1549 n_ref_event=463904 n_req=14277 n_rd=11344 n_rd_L2_A=0 n_write=0 n_wr_bk=3750 bw_util=0.09768
n_activity=74960 dram_eff=0.4027
bk0: 856a 301903i bk1: 738a 302471i bk2: 884a 301797i bk3: 766a 302190i bk4: 814a 301563i bk5: 748a 301684i bk6: 842a 301032i bk7: 750a 302641i bk8: 820a 301140i bk9: 762a 302060i bk10: 624a 302689i bk11: 590a 303665i bk12: 576a 304160i bk13: 510a 304281i bk14: 552a 304364i bk15: 512a 304883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891434
Row_Buffer_Locality_read = 0.941202
Row_Buffer_Locality_write = 0.698943
Bank_Level_Parallism = 1.857000
Bank_Level_Parallism_Col = 1.725214
Bank_Level_Parallism_Ready = 1.104859
write_to_read_ratio_blp_rw_average = 0.411497
GrpLevelPara = 1.445097 

BW Util details:
bwutil = 0.097678 
total_CMD = 309055 
util_bw = 30188 
Wasted_Col = 22807 
Wasted_Row = 10129 
Idle = 245931 

BW Util Bottlenecks: 
RCDc_limit = 6372 
RCDWRc_limit = 4114 
WTRc_limit = 3557 
RTWc_limit = 11725 
CCDLc_limit = 11186 
rwq = 0 
CCDLc_limit_alone = 8585 
WTRc_limit_alone = 3271 
RTWc_limit_alone = 9410 

Commands details: 
total_CMD = 309055 
n_nop = 290906 
Read = 11344 
Write = 0 
L2_Alloc = 0 
L2_WB = 3750 
n_act = 1565 
n_pre = 1549 
n_ref = 463904 
n_req = 14277 
total_req = 15094 

Dual Bus Interface Util: 
issued_total_row = 3114 
issued_total_col = 15094 
Row_Bus_Util =  0.010076 
CoL_Bus_Util = 0.048839 
Either_Row_CoL_Bus_Util = 0.058724 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.003251 
queue_avg = 1.493731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309055 n_nop=292204 n_act=1192 n_pre=1176 n_ref_event=0 n_req=13689 n_rd=10686 n_rd_L2_A=0 n_write=0 n_wr_bk=3834 bw_util=0.09396
n_activity=65626 dram_eff=0.4425
bk0: 748a 302859i bk1: 734a 302080i bk2: 756a 302907i bk3: 766a 301934i bk4: 752a 301454i bk5: 744a 301550i bk6: 758a 301655i bk7: 758a 302202i bk8: 756a 301772i bk9: 764a 301578i bk10: 576a 302971i bk11: 578a 303237i bk12: 496a 303825i bk13: 506a 303862i bk14: 494a 304174i bk15: 500a 304845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914019
Row_Buffer_Locality_read = 0.955924
Row_Buffer_Locality_write = 0.764902
Bank_Level_Parallism = 2.070427
Bank_Level_Parallism_Col = 1.988950
Bank_Level_Parallism_Ready = 1.160397
write_to_read_ratio_blp_rw_average = 0.449314
GrpLevelPara = 1.617233 

BW Util details:
bwutil = 0.093964 
total_CMD = 309055 
util_bw = 29040 
Wasted_Col = 19341 
Wasted_Row = 7920 
Idle = 252754 

BW Util Bottlenecks: 
RCDc_limit = 4451 
RCDWRc_limit = 3102 
WTRc_limit = 3463 
RTWc_limit = 12599 
CCDLc_limit = 10378 
rwq = 0 
CCDLc_limit_alone = 7990 
WTRc_limit_alone = 3166 
RTWc_limit_alone = 10508 

Commands details: 
total_CMD = 309055 
n_nop = 292204 
Read = 10686 
Write = 0 
L2_Alloc = 0 
L2_WB = 3834 
n_act = 1192 
n_pre = 1176 
n_ref = 0 
n_req = 13689 
total_req = 14520 

Dual Bus Interface Util: 
issued_total_row = 2368 
issued_total_col = 14520 
Row_Bus_Util =  0.007662 
CoL_Bus_Util = 0.046982 
Either_Row_CoL_Bus_Util = 0.054524 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002196 
queue_avg = 1.643607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43382, Miss = 7868, Miss_rate = 0.181, Pending_hits = 2971, Reservation_fails = 1884
L2_cache_bank[1]: Access = 25272, Miss = 6772, Miss_rate = 0.268, Pending_hits = 1832, Reservation_fails = 1459
L2_cache_bank[2]: Access = 25228, Miss = 6798, Miss_rate = 0.269, Pending_hits = 2212, Reservation_fails = 1169
L2_cache_bank[3]: Access = 25096, Miss = 6772, Miss_rate = 0.270, Pending_hits = 2131, Reservation_fails = 1711
L2_cache_bank[4]: Access = 25488, Miss = 6798, Miss_rate = 0.267, Pending_hits = 1859, Reservation_fails = 1165
L2_cache_bank[5]: Access = 43040, Miss = 7838, Miss_rate = 0.182, Pending_hits = 2996, Reservation_fails = 2249
L2_cache_bank[6]: Access = 25324, Miss = 6798, Miss_rate = 0.268, Pending_hits = 2040, Reservation_fails = 1158
L2_cache_bank[7]: Access = 25024, Miss = 6782, Miss_rate = 0.271, Pending_hits = 2264, Reservation_fails = 1360
L2_cache_bank[8]: Access = 42840, Miss = 7854, Miss_rate = 0.183, Pending_hits = 2902, Reservation_fails = 1944
L2_cache_bank[9]: Access = 25188, Miss = 6774, Miss_rate = 0.269, Pending_hits = 1895, Reservation_fails = 1291
L2_cache_bank[10]: Access = 24972, Miss = 6780, Miss_rate = 0.272, Pending_hits = 2211, Reservation_fails = 1153
L2_cache_bank[11]: Access = 24868, Miss = 6766, Miss_rate = 0.272, Pending_hits = 2107, Reservation_fails = 1034
L2_total_cache_accesses = 355722
L2_total_cache_misses = 84600
L2_total_cache_miss_rate = 0.2378
L2_total_cache_pending_hits = 27420
L2_total_cache_reservation_fails = 17577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=355722
icnt_total_pkts_simt_to_mem=136506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 460467
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 492028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228061
	minimum = 0 (at node 0)
	maximum = 0.00143123 (at node 3)
Accepted packet rate average = 0.000228061
	minimum = 0 (at node 0)
	maximum = 0.0047264 (at node 3)
Injected flit rate average = 0.000246552
	minimum = 0 (at node 0)
	maximum = 0.0019305 (at node 3)
Accepted flit rate average= 0.000246552
	minimum = 0 (at node 0)
	maximum = 0.0047264 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6488 (7 samples)
	minimum = 5 (7 samples)
	maximum = 200.429 (7 samples)
Network latency average = 16.7567 (7 samples)
	minimum = 5 (7 samples)
	maximum = 197.571 (7 samples)
Flit latency average = 16.142 (7 samples)
	minimum = 5 (7 samples)
	maximum = 197 (7 samples)
Fragmentation average = 6.33347e-05 (7 samples)
	minimum = 0 (7 samples)
	maximum = 10.7143 (7 samples)
Injected packet rate average = 0.0687168 (7 samples)
	minimum = 0.0269031 (7 samples)
	maximum = 0.174793 (7 samples)
Accepted packet rate average = 0.0687168 (7 samples)
	minimum = 0.0297221 (7 samples)
	maximum = 0.101544 (7 samples)
Injected flit rate average = 0.0734487 (7 samples)
	minimum = 0.0351586 (7 samples)
	maximum = 0.175006 (7 samples)
Accepted flit rate average = 0.0734487 (7 samples)
	minimum = 0.0405443 (7 samples)
	maximum = 0.101544 (7 samples)
Injected packet size average = 1.06886 (7 samples)
Accepted packet size average = 1.06886 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 50 sec (530 sec)
gpgpu_simulation_rate = 85975 (inst/sec)
gpgpu_simulation_rate = 441 (cycle/sec)
gpgpu_silicon_slowdown = 1587301x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (29,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
kernel_stream_id = 97082496892096
gpu_sim_cycle = 33919
gpu_sim_insn = 570720
gpu_ipc =      16.8260
gpu_tot_sim_cycle = 268056
gpu_tot_sim_insn = 46137528
gpu_tot_ipc =     172.1190
gpu_tot_issued_cta = 1954
gpu_occupancy = 4.0276% 
gpu_tot_occupancy = 32.8001% 
max_total_param_size = 0
gpu_stall_dramfull = 16860
gpu_stall_icnt2sh    = 50597
partiton_level_parallism =       0.0949
partiton_level_parallism_total  =       0.4030
partiton_level_parallism_util =       1.1318
partiton_level_parallism_util_total  =       1.7917
L2_BW  =       7.3185 GB/Sec
L2_BW_total  =      30.6518 GB/Sec
gpu_total_sim_rate=75388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 759652
	L1I_total_cache_misses = 10516
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6468
L1D_cache:
	L1D_cache_core[0]: Access = 8441, Miss = 4851, Miss_rate = 0.575, Pending_hits = 599, Reservation_fails = 3051
	L1D_cache_core[1]: Access = 8489, Miss = 4914, Miss_rate = 0.579, Pending_hits = 486, Reservation_fails = 1765
	L1D_cache_core[2]: Access = 8538, Miss = 4905, Miss_rate = 0.574, Pending_hits = 647, Reservation_fails = 2529
	L1D_cache_core[3]: Access = 8298, Miss = 4877, Miss_rate = 0.588, Pending_hits = 591, Reservation_fails = 2267
	L1D_cache_core[4]: Access = 8410, Miss = 4886, Miss_rate = 0.581, Pending_hits = 633, Reservation_fails = 2176
	L1D_cache_core[5]: Access = 8474, Miss = 4934, Miss_rate = 0.582, Pending_hits = 598, Reservation_fails = 1536
	L1D_cache_core[6]: Access = 8410, Miss = 5016, Miss_rate = 0.596, Pending_hits = 531, Reservation_fails = 2360
	L1D_cache_core[7]: Access = 8410, Miss = 4887, Miss_rate = 0.581, Pending_hits = 507, Reservation_fails = 1443
	L1D_cache_core[8]: Access = 8538, Miss = 5030, Miss_rate = 0.589, Pending_hits = 544, Reservation_fails = 2108
	L1D_cache_core[9]: Access = 8377, Miss = 4853, Miss_rate = 0.579, Pending_hits = 554, Reservation_fails = 2627
	L1D_cache_core[10]: Access = 8218, Miss = 4838, Miss_rate = 0.589, Pending_hits = 620, Reservation_fails = 2872
	L1D_cache_core[11]: Access = 8410, Miss = 4956, Miss_rate = 0.589, Pending_hits = 599, Reservation_fails = 1926
	L1D_cache_core[12]: Access = 8410, Miss = 4874, Miss_rate = 0.580, Pending_hits = 696, Reservation_fails = 1966
	L1D_cache_core[13]: Access = 8410, Miss = 4886, Miss_rate = 0.581, Pending_hits = 558, Reservation_fails = 1536
	L1D_cache_core[14]: Access = 8474, Miss = 4938, Miss_rate = 0.583, Pending_hits = 489, Reservation_fails = 1956
	L1D_total_cache_accesses = 126307
	L1D_total_cache_misses = 73645
	L1D_total_cache_miss_rate = 0.5831
	L1D_total_cache_pending_hits = 8652
	L1D_total_cache_reservation_fails = 32118
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 45492
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 216
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 261
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15565
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2125
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 956
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1392
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 899
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17690

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8892, 5943, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2232, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 48063072
gpgpu_n_tot_w_icount = 1501971
gpgpu_n_stall_shd_mem = 84052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71695
gpgpu_n_mem_write_global = 32611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1499136
gpgpu_n_store_insn = 521776
gpgpu_n_shmem_insn = 16785352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1446816
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 2828
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2828
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:297852	W0_Idle:1770945	W0_Scoreboard:1910550	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1387014
single_issue_nums: WS0:756615	WS1:745356	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 573560 {8:71695,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2347992 {72:32611,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11471200 {40:286780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 521776 {8:65222,}
traffic_breakdown_memtocore[INST_ACC_R] = 590880 {40:14772,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 215 
averagemflatency = 251 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 58 
mrq_lat_table:23459 	7150 	5440 	8115 	18189 	15000 	7526 	1842 	175 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207124 	133894 	10601 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3443 	202 	59 	95909 	4456 	3378 	504 	47 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	41609 	52418 	50763 	61358 	111902 	33982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	228 	65 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93        88       102       128        76       129       115       128       123       139       100       128        68       135       106       128 
dram[1]:        88        88       128       128       139       123       128       128       135       137       128       128       139       133       128       128 
dram[2]:        88        68       128       112       127        83       128       115       139       115       128       102       137        63       128       106 
dram[3]:        88        49       128       128       125       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80        49        99       128        76       128       122       128       123       138       104       128        76       136       108       128 
dram[5]:        88        72       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.493243 10.085107  8.215278 10.269231  7.619048 10.125000  8.072992 10.844444  7.358108 11.623529  6.927419  9.650000  8.150537  9.909091  8.913580 11.403509 
dram[1]: 11.987342 10.483517 11.622222 11.340425 10.988764  9.075472  9.627451 12.455696 11.418605 10.102041  9.247059  9.095238 12.384615  9.588235 12.897959 12.075472 
dram[2]: 10.784091  6.901235  9.688073  7.729032 10.876405  8.050360 10.988764  7.713287 11.465117  7.601398  9.022727  7.093220  9.647058  8.118279 10.688524  8.376471 
dram[3]: 10.450549 10.225806 11.887640 12.000000  9.398058 10.630435 12.753246  9.514564  9.705882 10.559140  9.825000  8.906977  9.083333 11.500000 10.881356 12.392157 
dram[4]:  7.214286 10.250000  8.263889  9.981308  7.463087 10.231579  7.729167 10.361702  7.496552 10.270833  7.033614  9.512196  8.107527 10.250000  8.756098 11.403509 
dram[5]: 12.324676 11.580247 13.392406 12.275862 10.382978 11.255814 10.229167 12.430380 10.537635 11.761905 10.652778  8.727273 11.517858 11.818182 13.489362 12.470589 
average row locality = 86911/8992 = 9.665369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       240       225       286       273       302       288       291       288       298       288       244       243       189       187       177       175 
dram[1]:       224       225       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[2]:       224       245       270       290       288       303       288       288       288       302       248       237       187       186       178       174 
dram[3]:       224       229       270       273       288       288       288       288       288       288       248       243       187       187       178       175 
dram[4]:       242       229       286       273       302       288       289       288       302       288       236       243       187       187       177       175 
dram[5]:       224       228       273       273       288       288       288       288       288       288       244       243       190       185       177       173 
total dram writes = 23800
bank skew: 303/173 = 1.75
chip skew: 3996/3938 = 1.01
average mf latency per bank:
dram[0]:      12476      7149      8096      3606      6807      1859      6635      1757      5849      1781      5294      1532      5658      1736      6301      1835
dram[1]:       7134      6917      3615      3489      1928      1815      1744      1716      1718      1726      1518      1540      1828      1746      1815      1848
dram[2]:       7234     10614      3994      7229      1865      6104      1722      6128      1809      5139      1570      4989      1742      5351      1797      6034
dram[3]:       7240      6858      3891      3460      1908      1956      1736      1729      1688      1683      1531      1505      1810      1765      1842      1866
dram[4]:      12932      6921      8417      3725      6420      1864      6143      1725      5140      1723      5043      1491      5915      1742      6975      1894
dram[5]:       7047      6852      3394      3603      1947      1899      1739      1725      1656      1704      1549      1554      1804      1764      1826      1904
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       407       598       414       722       441
dram[1]:        470       489       494       533       561       513       592       500       421       470       399       421       442       415       420       387
dram[2]:        472       696       612       996       586      1103       464      1140       447       693       455       589       417       596       452       712
dram[3]:        510       458       553       523       543       511       528       510       446       458       437       378       445       451       438       405
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       637       397       657       433       718       443
dram[5]:        461       512       497       564       587       629       560       513       427       472       429       403       440       407       414       443
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 268098 -   mf: uid=1326138, sid4294967295:w4294967295, part=0, addr=0xc00af880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267998), 
Ready @ 268101 -   mf: uid=1326139, sid4294967295:w4294967295, part=0, addr=0xc00f7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268001), 
Ready @ 268106 -   mf: uid=1326141, sid4294967295:w4294967295, part=0, addr=0xc007f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268006), 
Ready @ 268128 -   mf: uid=1326144, sid4294967295:w4294967295, part=0, addr=0xc00c7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268028), 
Ready @ 268144 -   mf: uid=1326146, sid4294967295:w4294967295, part=0, addr=0xc001f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268044), 
Ready @ 268147 -   mf: uid=1326147, sid4294967295:w4294967295, part=0, addr=0xc0097880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268047), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=334629 n_act=1705 n_pre=1689 n_ref_event=0 n_req=14974 n_rd=11860 n_rd_L2_A=0 n_write=0 n_wr_bk=3994 bw_util=0.08961
n_activity=80993 dram_eff=0.3915
bk0: 924a 345661i bk1: 770a 347184i bk2: 958a 346215i bk3: 854a 346997i bk4: 886a 345064i bk5: 748a 346519i bk6: 874a 345387i bk7: 752a 346985i bk8: 856a 345025i bk9: 764a 346814i bk10: 672a 346505i bk11: 582a 347859i bk12: 612a 348312i bk13: 508a 348910i bk14: 588a 348813i bk15: 512a 349385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886871
Row_Buffer_Locality_read = 0.940978
Row_Buffer_Locality_write = 0.680796
Bank_Level_Parallism = 1.848009
Bank_Level_Parallism_Col = 1.732126
Bank_Level_Parallism_Ready = 1.120833
write_to_read_ratio_blp_rw_average = 0.421793
GrpLevelPara = 1.431183 

BW Util details:
bwutil = 0.089614 
total_CMD = 353827 
util_bw = 31708 
Wasted_Col = 24567 
Wasted_Row = 11421 
Idle = 286131 

BW Util Bottlenecks: 
RCDc_limit = 6861 
RCDWRc_limit = 4813 
WTRc_limit = 3425 
RTWc_limit = 12794 
CCDLc_limit = 11923 
rwq = 0 
CCDLc_limit_alone = 9095 
WTRc_limit_alone = 3095 
RTWc_limit_alone = 10296 

Commands details: 
total_CMD = 353827 
n_nop = 334629 
Read = 11860 
Write = 0 
L2_Alloc = 0 
L2_WB = 3994 
n_act = 1705 
n_pre = 1689 
n_ref = 0 
n_req = 14974 
total_req = 15854 

Dual Bus Interface Util: 
issued_total_row = 3394 
issued_total_col = 15854 
Row_Bus_Util =  0.009592 
CoL_Bus_Util = 0.044807 
Either_Row_CoL_Bus_Util = 0.054258 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.002604 
queue_avg = 1.308187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=336366 n_act=1319 n_pre=1303 n_ref_event=0 n_req=14009 n_rd=10930 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.08404
n_activity=69040 dram_eff=0.4307
bk0: 770a 347077i bk1: 776a 347315i bk2: 834a 347307i bk3: 852a 346927i bk4: 754a 345547i bk5: 738a 345434i bk6: 758a 346661i bk7: 760a 347470i bk8: 758a 347169i bk9: 766a 346796i bk10: 592a 347298i bk11: 574a 347294i bk12: 498a 348774i bk13: 506a 347835i bk14: 492a 349648i bk15: 502a 349264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906846
Row_Buffer_Locality_read = 0.953522
Row_Buffer_Locality_write = 0.741150
Bank_Level_Parallism = 2.019266
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.163731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084041 
total_CMD = 353827 
util_bw = 29736 
Wasted_Col = 19606 
Wasted_Row = 9135 
Idle = 295350 

BW Util Bottlenecks: 
RCDc_limit = 4710 
RCDWRc_limit = 3518 
WTRc_limit = 2724 
RTWc_limit = 12253 
CCDLc_limit = 10468 
rwq = 0 
CCDLc_limit_alone = 7959 
WTRc_limit_alone = 2480 
RTWc_limit_alone = 9988 

Commands details: 
total_CMD = 353827 
n_nop = 336366 
Read = 10930 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1319 
n_pre = 1303 
n_ref = 0 
n_req = 14009 
total_req = 14868 

Dual Bus Interface Util: 
issued_total_row = 2622 
issued_total_col = 14868 
Row_Bus_Util =  0.007410 
CoL_Bus_Util = 0.042021 
Either_Row_CoL_Bus_Util = 0.049349 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.001661 
queue_avg = 1.459931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 268088 -   mf: uid=1326137, sid4294967295:w4294967295, part=2, addr=0xc00ff880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (267988), 
Ready @ 268122 -   mf: uid=1326142, sid4294967295:w4294967295, part=2, addr=0xc003f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268022), 
Ready @ 268125 -   mf: uid=1326143, sid4294967295:w4294967295, part=2, addr=0xc00b7880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268025), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=334596 n_act=1730 n_pre=1714 n_ref_event=0 n_req=14968 n_rd=11852 n_rd_L2_A=0 n_write=0 n_wr_bk=3996 bw_util=0.08958
n_activity=81732 dram_eff=0.3878
bk0: 772a 347649i bk1: 928a 345384i bk2: 844a 346814i bk3: 970a 345310i bk4: 744a 346528i bk5: 884a 345258i bk6: 754a 347115i bk7: 874a 345288i bk8: 762a 346549i bk9: 852a 345648i bk10: 600a 348177i bk11: 656a 347023i bk12: 510a 348839i bk13: 610a 348263i bk14: 512a 349042i bk15: 580a 348545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885355
Row_Buffer_Locality_read = 0.939841
Row_Buffer_Locality_write = 0.678113
Bank_Level_Parallism = 1.842718
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.121618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089580 
total_CMD = 353827 
util_bw = 31696 
Wasted_Col = 24572 
Wasted_Row = 11707 
Idle = 285852 

BW Util Bottlenecks: 
RCDc_limit = 6890 
RCDWRc_limit = 4879 
WTRc_limit = 3486 
RTWc_limit = 12566 
CCDLc_limit = 11767 
rwq = 0 
CCDLc_limit_alone = 8982 
WTRc_limit_alone = 3161 
RTWc_limit_alone = 10106 

Commands details: 
total_CMD = 353827 
n_nop = 334596 
Read = 11852 
Write = 0 
L2_Alloc = 0 
L2_WB = 3996 
n_act = 1730 
n_pre = 1714 
n_ref = 0 
n_req = 14968 
total_req = 15848 

Dual Bus Interface Util: 
issued_total_row = 3444 
issued_total_col = 15848 
Row_Bus_Util =  0.009734 
CoL_Bus_Util = 0.044790 
Either_Row_CoL_Bus_Util = 0.054351 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003172 
queue_avg = 1.263123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=336309 n_act=1350 n_pre=1334 n_ref_event=0 n_req=14020 n_rd=10938 n_rd_L2_A=0 n_write=0 n_wr_bk=3942 bw_util=0.08411
n_activity=68706 dram_eff=0.4331
bk0: 774a 346922i bk1: 770a 346994i bk2: 846a 347001i bk3: 842a 347180i bk4: 744a 345874i bk5: 754a 345932i bk6: 758a 347487i bk7: 756a 346523i bk8: 766a 346798i bk9: 758a 346477i bk10: 592a 347259i bk11: 576a 347349i bk12: 508a 348010i bk13: 498a 348757i bk14: 502a 349248i bk15: 494a 349990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904779
Row_Buffer_Locality_read = 0.952734
Row_Buffer_Locality_write = 0.734588
Bank_Level_Parallism = 2.013697
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.151835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084109 
total_CMD = 353827 
util_bw = 29760 
Wasted_Col = 19686 
Wasted_Row = 9163 
Idle = 295218 

BW Util Bottlenecks: 
RCDc_limit = 4783 
RCDWRc_limit = 3735 
WTRc_limit = 3130 
RTWc_limit = 11547 
CCDLc_limit = 10177 
rwq = 0 
CCDLc_limit_alone = 7827 
WTRc_limit_alone = 2877 
RTWc_limit_alone = 9450 

Commands details: 
total_CMD = 353827 
n_nop = 336309 
Read = 10938 
Write = 0 
L2_Alloc = 0 
L2_WB = 3942 
n_act = 1350 
n_pre = 1334 
n_ref = 0 
n_req = 14020 
total_req = 14880 

Dual Bus Interface Util: 
issued_total_row = 2684 
issued_total_col = 14880 
Row_Bus_Util =  0.007586 
CoL_Bus_Util = 0.042054 
Either_Row_CoL_Bus_Util = 0.049510 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.002626 
queue_avg = 1.481057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 268104 -   mf: uid=1326140, sid4294967295:w4294967295, part=4, addr=0xc0077880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268004), 
Ready @ 268142 -   mf: uid=1326145, sid4294967295:w4294967295, part=4, addr=0xc002f880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (268042), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=334614 n_act=1732 n_pre=1716 n_ref_event=463904 n_req=14951 n_rd=11836 n_rd_L2_A=0 n_write=0 n_wr_bk=3992 bw_util=0.08947
n_activity=81231 dram_eff=0.3897
bk0: 924a 345990i bk1: 762a 347188i bk2: 964a 345791i bk3: 854a 346820i bk4: 878a 345449i bk5: 748a 346431i bk6: 882a 345472i bk7: 750a 347434i bk8: 852a 344990i bk9: 762a 346826i bk10: 656a 346628i bk11: 590a 347705i bk12: 608a 348459i bk13: 510a 348892i bk14: 584a 348737i bk15: 512a 349639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885158
Row_Buffer_Locality_read = 0.939845
Row_Buffer_Locality_write = 0.677368
Bank_Level_Parallism = 1.837208
Bank_Level_Parallism_Col = 1.698781
Bank_Level_Parallism_Ready = 1.101340
write_to_read_ratio_blp_rw_average = 0.420332
GrpLevelPara = 1.420092 

BW Util details:
bwutil = 0.089467 
total_CMD = 353827 
util_bw = 31656 
Wasted_Col = 24820 
Wasted_Row = 11192 
Idle = 286159 

BW Util Bottlenecks: 
RCDc_limit = 6890 
RCDWRc_limit = 4838 
WTRc_limit = 3720 
RTWc_limit = 12668 
CCDLc_limit = 11874 
rwq = 0 
CCDLc_limit_alone = 9032 
WTRc_limit_alone = 3419 
RTWc_limit_alone = 10127 

Commands details: 
total_CMD = 353827 
n_nop = 334614 
Read = 11836 
Write = 0 
L2_Alloc = 0 
L2_WB = 3992 
n_act = 1732 
n_pre = 1716 
n_ref = 463904 
n_req = 14951 
total_req = 15828 

Dual Bus Interface Util: 
issued_total_row = 3448 
issued_total_col = 15828 
Row_Bus_Util =  0.009745 
CoL_Bus_Util = 0.044734 
Either_Row_CoL_Bus_Util = 0.054301 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003279 
queue_avg = 1.318854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353827 n_nop=336554 n_act=1240 n_pre=1224 n_ref_event=0 n_req=13989 n_rd=10910 n_rd_L2_A=0 n_write=0 n_wr_bk=3938 bw_util=0.08393
n_activity=68304 dram_eff=0.4348
bk0: 772a 347579i bk1: 758a 346788i bk2: 844a 347516i bk3: 854a 346558i bk4: 752a 346228i bk5: 744a 346331i bk6: 758a 346441i bk7: 758a 346998i bk8: 756a 346583i bk9: 764a 346398i bk10: 576a 347113i bk11: 578a 347224i bk12: 496a 348396i bk13: 506a 348428i bk14: 494a 348899i bk15: 500a 349586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912431
Row_Buffer_Locality_read = 0.956554
Row_Buffer_Locality_write = 0.756090
Bank_Level_Parallism = 2.054817
Bank_Level_Parallism_Col = 1.974030
Bank_Level_Parallism_Ready = 1.157860
write_to_read_ratio_blp_rw_average = 0.454182
GrpLevelPara = 1.607590 

BW Util details:
bwutil = 0.083928 
total_CMD = 353827 
util_bw = 29696 
Wasted_Col = 19994 
Wasted_Row = 8273 
Idle = 295864 

BW Util Bottlenecks: 
RCDc_limit = 4487 
RCDWRc_limit = 3353 
WTRc_limit = 3480 
RTWc_limit = 13148 
CCDLc_limit = 10623 
rwq = 0 
CCDLc_limit_alone = 8158 
WTRc_limit_alone = 3183 
RTWc_limit_alone = 10980 

Commands details: 
total_CMD = 353827 
n_nop = 336554 
Read = 10910 
Write = 0 
L2_Alloc = 0 
L2_WB = 3938 
n_act = 1240 
n_pre = 1224 
n_ref = 0 
n_req = 13989 
total_req = 14848 

Dual Bus Interface Util: 
issued_total_row = 2464 
issued_total_col = 14848 
Row_Bus_Util =  0.006964 
CoL_Bus_Util = 0.041964 
Either_Row_CoL_Bus_Util = 0.048818 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.002258 
queue_avg = 1.437801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45162, Miss = 8488, Miss_rate = 0.188, Pending_hits = 3055, Reservation_fails = 2289
L2_cache_bank[1]: Access = 26008, Miss = 6912, Miss_rate = 0.266, Pending_hits = 2000, Reservation_fails = 1941
L2_cache_bank[2]: Access = 25828, Miss = 6922, Miss_rate = 0.268, Pending_hits = 2340, Reservation_fails = 1554
L2_cache_bank[3]: Access = 25832, Miss = 6912, Miss_rate = 0.268, Pending_hits = 2315, Reservation_fails = 2473
L2_cache_bank[4]: Access = 26088, Miss = 6922, Miss_rate = 0.265, Pending_hits = 1987, Reservation_fails = 1530
L2_cache_bank[5]: Access = 44776, Miss = 8466, Miss_rate = 0.189, Pending_hits = 3080, Reservation_fails = 2652
L2_cache_bank[6]: Access = 25924, Miss = 6922, Miss_rate = 0.267, Pending_hits = 2168, Reservation_fails = 1539
L2_cache_bank[7]: Access = 25640, Miss = 6914, Miss_rate = 0.270, Pending_hits = 2392, Reservation_fails = 1743
L2_cache_bank[8]: Access = 44614, Miss = 8462, Miss_rate = 0.190, Pending_hits = 2990, Reservation_fails = 2338
L2_cache_bank[9]: Access = 25804, Miss = 6906, Miss_rate = 0.268, Pending_hits = 2031, Reservation_fails = 1676
L2_cache_bank[10]: Access = 25644, Miss = 6912, Miss_rate = 0.270, Pending_hits = 2339, Reservation_fails = 1529
L2_cache_bank[11]: Access = 25484, Miss = 6898, Miss_rate = 0.271, Pending_hits = 2243, Reservation_fails = 1419
L2_total_cache_accesses = 366804
L2_total_cache_misses = 87636
L2_total_cache_miss_rate = 0.2389
L2_total_cache_pending_hits = 28940
L2_total_cache_reservation_fails = 22683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3708
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 664
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5106
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 664
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1798
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5106
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=366804
icnt_total_pkts_simt_to_mem=140625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.86261
	minimum = 5
	maximum = 73
Network latency average = 5.84191
	minimum = 5
	maximum = 72
Slowest packet = 474146
Flit latency average = 6.37353
	minimum = 5
	maximum = 71
Slowest flit = 506668
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0156167
	minimum = 0.00459919 (at node 3)
	maximum = 0.052478 (at node 15)
Accepted packet rate average = 0.0156167
	minimum = 0.00501194 (at node 17)
	maximum = 0.0222884 (at node 0)
Injected flit rate average = 0.0165984
	minimum = 0.00551313 (at node 3)
	maximum = 0.052478 (at node 15)
Accepted flit rate average= 0.0165984
	minimum = 0.00619122 (at node 17)
	maximum = 0.0222884 (at node 0)
Injected packet length average = 1.06286
Accepted packet length average = 1.06286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1755 (8 samples)
	minimum = 5 (8 samples)
	maximum = 184.5 (8 samples)
Network latency average = 15.3924 (8 samples)
	minimum = 5 (8 samples)
	maximum = 181.875 (8 samples)
Flit latency average = 14.9209 (8 samples)
	minimum = 5 (8 samples)
	maximum = 181.25 (8 samples)
Fragmentation average = 5.54178e-05 (8 samples)
	minimum = 0 (8 samples)
	maximum = 9.375 (8 samples)
Injected packet rate average = 0.0620793 (8 samples)
	minimum = 0.0241151 (8 samples)
	maximum = 0.159503 (8 samples)
Accepted packet rate average = 0.0620793 (8 samples)
	minimum = 0.0266334 (8 samples)
	maximum = 0.0916367 (8 samples)
Injected flit rate average = 0.0663424 (8 samples)
	minimum = 0.0314529 (8 samples)
	maximum = 0.15969 (8 samples)
Accepted flit rate average = 0.0663424 (8 samples)
	minimum = 0.0362502 (8 samples)
	maximum = 0.0916367 (8 samples)
Injected packet size average = 1.06867 (8 samples)
Accepted packet size average = 1.06867 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 12 sec (612 sec)
gpgpu_simulation_rate = 75388 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)
gpgpu_silicon_slowdown = 1598173x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (29,29,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 31452
gpu_sim_insn = 20022528
gpu_ipc =     636.6059
gpu_tot_sim_cycle = 299508
gpu_tot_sim_insn = 66160056
gpu_tot_ipc =     220.8958
gpu_tot_issued_cta = 2795
gpu_occupancy = 78.6115% 
gpu_tot_occupancy = 39.4787% 
max_total_param_size = 0
gpu_stall_dramfull = 22038
gpu_stall_icnt2sh    = 74288
partiton_level_parallism =       1.4176
partiton_level_parallism_total  =       0.5095
partiton_level_parallism_util =       1.9292
partiton_level_parallism_util_total  =       1.8298
L2_BW  =     107.8465 GB/Sec
L2_BW_total  =      38.7582 GB/Sec
gpu_total_sim_rate=78761

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1075868
	L1I_total_cache_misses = 12246
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9863
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 6986, Miss_rate = 0.575, Pending_hits = 731, Reservation_fails = 3210
	L1D_cache_core[1]: Access = 12073, Miss = 7097, Miss_rate = 0.588, Pending_hits = 639, Reservation_fails = 3073
	L1D_cache_core[2]: Access = 12058, Miss = 6914, Miss_rate = 0.573, Pending_hits = 827, Reservation_fails = 3409
	L1D_cache_core[3]: Access = 11818, Miss = 7040, Miss_rate = 0.596, Pending_hits = 783, Reservation_fails = 3994
	L1D_cache_core[4]: Access = 11930, Miss = 6949, Miss_rate = 0.582, Pending_hits = 767, Reservation_fails = 3255
	L1D_cache_core[5]: Access = 12058, Miss = 7062, Miss_rate = 0.586, Pending_hits = 787, Reservation_fails = 2245
	L1D_cache_core[6]: Access = 12058, Miss = 7099, Miss_rate = 0.589, Pending_hits = 759, Reservation_fails = 3062
	L1D_cache_core[7]: Access = 11994, Miss = 6956, Miss_rate = 0.580, Pending_hits = 728, Reservation_fails = 2282
	L1D_cache_core[8]: Access = 12186, Miss = 7190, Miss_rate = 0.590, Pending_hits = 760, Reservation_fails = 2432
	L1D_cache_core[9]: Access = 11961, Miss = 7011, Miss_rate = 0.586, Pending_hits = 729, Reservation_fails = 4112
	L1D_cache_core[10]: Access = 11802, Miss = 7054, Miss_rate = 0.598, Pending_hits = 812, Reservation_fails = 4137
	L1D_cache_core[11]: Access = 12058, Miss = 7009, Miss_rate = 0.581, Pending_hits = 862, Reservation_fails = 2058
	L1D_cache_core[12]: Access = 11994, Miss = 7035, Miss_rate = 0.587, Pending_hits = 882, Reservation_fails = 2444
	L1D_cache_core[13]: Access = 11866, Miss = 7015, Miss_rate = 0.591, Pending_hits = 758, Reservation_fails = 2302
	L1D_cache_core[14]: Access = 12122, Miss = 7026, Miss_rate = 0.580, Pending_hits = 654, Reservation_fails = 2349
	L1D_total_cache_accesses = 180131
	L1D_total_cache_misses = 105443
	L1D_total_cache_miss_rate = 0.5854
	L1D_total_cache_pending_hits = 11478
	L1D_total_cache_reservation_fails = 44364
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 65676
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3066
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20457
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 2
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 332150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3395
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2782
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41824
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14401
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336188

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12170
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 73
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3395
ctas_completed 2795, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68085600
gpgpu_n_tot_w_icount = 2127675
gpgpu_n_stall_shd_mem = 112005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102749
gpgpu_n_mem_write_global = 46067
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145024
gpgpu_n_store_insn = 737072
gpgpu_n_shmem_insn = 24105416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092704
gpgpu_n_shmem_bkconflict = 21672
gpgpu_n_l1cache_bkconflict = 3869
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 21672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:413691	W0_Idle:1782153	W0_Scoreboard:2093263	W1:948	W2:888	W3:828	W4:768	W5:708	W6:648	W7:588	W8:528	W9:468	W10:408	W11:348	W12:288	W13:228	W14:168	W15:102	W16:107043	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1069467	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 821992 {8:102749,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316824 {72:46067,}
traffic_breakdown_coretomem[INST_ACC_R] = 30144 {8:3768,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16439840 {40:410996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737072 {8:92134,}
traffic_breakdown_memtocore[INST_ACC_R] = 602880 {40:15072,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 241 
averagemflatency = 250 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 59 
mrq_lat_table:33062 	9343 	7774 	11832 	25703 	22330 	11413 	2573 	382 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293535 	194870 	14342 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3506 	214 	59 	137651 	5907 	4451 	674 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51729 	74839 	74759 	92031 	158738 	51064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	266 	88 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       120       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       118        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       122        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       128       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.000000 10.500000  8.751515 10.362319  8.181318 10.067114  8.622093 10.820144  7.632124 10.751773  7.393548  9.716666  9.320755 11.761905 10.127660 12.556962 
dram[1]: 12.214953 10.699187 12.241380 10.818182 10.605634  8.975904  9.741936 11.905512 10.834533  9.607594  9.707317 10.459459 12.842105 11.465117 13.500000 12.753246 
dram[2]: 10.475806  7.385870  9.930070  8.139665 11.000000  8.741177 10.680851  7.972973 10.963768  8.099447  9.600000  7.564626 11.227273  9.283019 11.809524  9.076923 
dram[3]: 10.658537 10.917356 11.376000 11.609756  9.350000  9.653846 12.479339  9.792208  9.607594 10.458333 11.158878  9.691667 10.739130 11.926829 11.831326 13.342465 
dram[4]:  7.668571 10.341269  8.696428  9.916667  8.126373 10.344828  8.440678 10.217687  7.844920 10.292517  7.335526  9.408000  9.451923 12.048780  9.520000 12.717949 
dram[5]: 12.728155 11.607142 13.110092 12.637168 10.444445 10.609929 10.942029 12.583333  9.703226 11.065694 10.654546  9.822034 12.815789 13.324325 14.984615 13.802817 
average row locality = 124451/12321 = 10.100722
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       325       368       382       426       426       480       416       480       428       480       342       378       254       288       248       288 
dram[1]:       364       368       426       426       480       480       480       480       480       480       390       381       288       288       288       288 
dram[2]:       364       331       426       383       480       424       480       414       479       429       388       332       288       253       288       248 
dram[3]:       364       372       426       426       480       480       480       480       480       480       390       381       288       288       288       288 
dram[4]:       325       372       385       426       423       480       416       480       430       479       333       380       254       288       248       288 
dram[5]:       367       371       425       426       480       480       480       480       480       480       390       375       288       288       288       288 
total dram writes = 37187
bank skew: 480/248 = 1.94
chip skew: 6391/6007 = 1.06
average mf latency per bank:
dram[0]:      10641      4841      9079      4630      6658      1701      6847      1646      5741      1581      5193      1492      5906      1755      6174      1727
dram[1]:       4834      4684      4252      4608      1772      1653      1721      1645      1534      1524      1490      1603      1778      1741      1716      1684
dram[2]:       4914      9163      4598      8499      1716      5912      1607      6251      1605      5163      1489      4888      1758      5533      1740      6133
dram[3]:       4915      4645      4523      4323      1713      1772      1641      1686      1500      1492      1529      1490      1791      1752      1709      1712
dram[4]:      10879      4710      9171      4725      6330      1717      6427      1609      5263      1548      4904      1463      5796      1772      6610      1786
dram[5]:       4739      4656      4334      4682      1769      1713      1705      1648      1487      1531      1462      1627      1793      1737      1718      1729
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       418       598       502       722       516
dram[1]:        470       489       494       533       665       513       811       649       421       470       400       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       447       694       455       702       459       596       462       712
dram[3]:        510       458       553       523       543       661       636       774       446       458       439       434       485       467       438       449
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       427       472       429       503       452       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 299514 -   mf: uid=1882408, sid4294967295:w4294967295, part=0, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299414), 
Ready @ 299529 -   mf: uid=1882409, sid4294967295:w4294967295, part=0, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299429), 
Ready @ 299571 -   mf: uid=1882414, sid4294967295:w4294967295, part=0, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299471), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=368929 n_act=2220 n_pre=2204 n_ref_event=0 n_req=20717 n_rd=16046 n_rd_L2_A=0 n_write=0 n_wr_bk=6009 bw_util=0.1116
n_activity=108792 dram_eff=0.4055
bk0: 1092a 384582i bk1: 1018a 385322i bk2: 1142a 385550i bk3: 1100a 385322i bk4: 1156a 383808i bk5: 1132a 383810i bk6: 1150a 383581i bk7: 1136a 384314i bk8: 1134a 383206i bk9: 1148a 384020i bk10: 880a 385363i bk11: 878a 386266i bk12: 788a 387807i bk13: 764a 387349i bk14: 760a 388022i bk15: 768a 388252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893373
Row_Buffer_Locality_read = 0.944971
Row_Buffer_Locality_write = 0.716121
Bank_Level_Parallism = 1.969442
Bank_Level_Parallism_Col = 1.877677
Bank_Level_Parallism_Ready = 1.147597
write_to_read_ratio_blp_rw_average = 0.452476
GrpLevelPara = 1.493784 

BW Util details:
bwutil = 0.111574 
total_CMD = 395343 
util_bw = 44110 
Wasted_Col = 32896 
Wasted_Row = 14668 
Idle = 303669 

BW Util Bottlenecks: 
RCDc_limit = 8410 
RCDWRc_limit = 6293 
WTRc_limit = 5221 
RTWc_limit = 19559 
CCDLc_limit = 17027 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 4667 
RTWc_limit_alone = 15402 

Commands details: 
total_CMD = 395343 
n_nop = 368929 
Read = 16046 
Write = 0 
L2_Alloc = 0 
L2_WB = 6009 
n_act = 2220 
n_pre = 2204 
n_ref = 0 
n_req = 20717 
total_req = 22055 

Dual Bus Interface Util: 
issued_total_row = 4424 
issued_total_col = 22055 
Row_Bus_Util =  0.011190 
CoL_Bus_Util = 0.055787 
Either_Row_CoL_Bus_Util = 0.066813 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002461 
queue_avg = 1.720430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=369320 n_act=1924 n_pre=1908 n_ref_event=0 n_req=20784 n_rd=15866 n_rd_L2_A=0 n_write=0 n_wr_bk=6387 bw_util=0.1126
n_activity=99332 dram_eff=0.4481
bk0: 1026a 384600i bk1: 1032a 384485i bk2: 1090a 385783i bk3: 1098a 384597i bk4: 1138a 382676i bk5: 1122a 382367i bk6: 1142a 383327i bk7: 1144a 384102i bk8: 1138a 384333i bk9: 1150a 383467i bk10: 896a 385217i bk11: 870a 385578i bk12: 752a 387065i bk13: 762a 386102i bk14: 748a 388045i bk15: 758a 387963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908102
Row_Buffer_Locality_read = 0.954053
Row_Buffer_Locality_write = 0.759862
Bank_Level_Parallism = 2.179535
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.193511
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112576 
total_CMD = 395343 
util_bw = 44506 
Wasted_Col = 28673 
Wasted_Row = 12780 
Idle = 309384 

BW Util Bottlenecks: 
RCDc_limit = 6642 
RCDWRc_limit = 5087 
WTRc_limit = 4838 
RTWc_limit = 19635 
CCDLc_limit = 15914 
rwq = 0 
CCDLc_limit_alone = 11460 
WTRc_limit_alone = 4352 
RTWc_limit_alone = 15667 

Commands details: 
total_CMD = 395343 
n_nop = 369320 
Read = 15866 
Write = 0 
L2_Alloc = 0 
L2_WB = 6387 
n_act = 1924 
n_pre = 1908 
n_ref = 0 
n_req = 20784 
total_req = 22253 

Dual Bus Interface Util: 
issued_total_row = 3832 
issued_total_col = 22253 
Row_Bus_Util =  0.009693 
CoL_Bus_Util = 0.056288 
Either_Row_CoL_Bus_Util = 0.065824 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.002383 
queue_avg = 2.016543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 299512 -   mf: uid=1882407, sid4294967295:w4294967295, part=2, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299412), 
Ready @ 299540 -   mf: uid=1882412, sid4294967295:w4294967295, part=2, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299440), 
Ready @ 299569 -   mf: uid=1882413, sid4294967295:w4294967295, part=2, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299469), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=368909 n_act=2249 n_pre=2233 n_ref_event=0 n_req=20697 n_rd=16028 n_rd_L2_A=0 n_write=0 n_wr_bk=6007 bw_util=0.1115
n_activity=109373 dram_eff=0.4029
bk0: 1018a 385377i bk1: 1102a 384310i bk2: 1090a 384941i bk3: 1154a 384468i bk4: 1128a 384182i bk5: 1154a 383593i bk6: 1138a 384694i bk7: 1144a 383459i bk8: 1146a 384307i bk9: 1128a 384031i bk10: 904a 386712i bk11: 854a 386231i bk12: 764a 387657i bk13: 784a 387976i bk14: 768a 387872i bk15: 752a 387551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892013
Row_Buffer_Locality_read = 0.944160
Row_Buffer_Locality_write = 0.713001
Bank_Level_Parallism = 1.956565
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.150576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111473 
total_CMD = 395343 
util_bw = 44070 
Wasted_Col = 32895 
Wasted_Row = 14853 
Idle = 303525 

BW Util Bottlenecks: 
RCDc_limit = 8431 
RCDWRc_limit = 6345 
WTRc_limit = 5295 
RTWc_limit = 19035 
CCDLc_limit = 16600 
rwq = 0 
CCDLc_limit_alone = 12055 
WTRc_limit_alone = 4808 
RTWc_limit_alone = 14977 

Commands details: 
total_CMD = 395343 
n_nop = 368909 
Read = 16028 
Write = 0 
L2_Alloc = 0 
L2_WB = 6007 
n_act = 2249 
n_pre = 2233 
n_ref = 0 
n_req = 20697 
total_req = 22035 

Dual Bus Interface Util: 
issued_total_row = 4482 
issued_total_col = 22035 
Row_Bus_Util =  0.011337 
CoL_Bus_Util = 0.055736 
Either_Row_CoL_Bus_Util = 0.066863 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.003140 
queue_avg = 1.629618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62962
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=369251 n_act=1957 n_pre=1941 n_ref_event=0 n_req=20805 n_rd=15884 n_rd_L2_A=0 n_write=0 n_wr_bk=6391 bw_util=0.1127
n_activity=99201 dram_eff=0.4491
bk0: 1030a 384325i bk1: 1034a 384596i bk2: 1092a 384784i bk3: 1098a 385174i bk4: 1128a 382924i bk5: 1138a 382328i bk6: 1142a 384516i bk7: 1140a 382956i bk8: 1150a 383814i bk9: 1138a 383579i bk10: 896a 385919i bk11: 872a 385026i bk12: 764a 386155i bk13: 754a 387176i bk14: 758a 387663i bk15: 750a 388561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906657
Row_Buffer_Locality_read = 0.953412
Row_Buffer_Locality_write = 0.755741
Bank_Level_Parallism = 2.176015
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.180696
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112687 
total_CMD = 395343 
util_bw = 44550 
Wasted_Col = 29030 
Wasted_Row = 12605 
Idle = 309158 

BW Util Bottlenecks: 
RCDc_limit = 6754 
RCDWRc_limit = 5272 
WTRc_limit = 5217 
RTWc_limit = 19560 
CCDLc_limit = 15840 
rwq = 0 
CCDLc_limit_alone = 11463 
WTRc_limit_alone = 4755 
RTWc_limit_alone = 15645 

Commands details: 
total_CMD = 395343 
n_nop = 369251 
Read = 15884 
Write = 0 
L2_Alloc = 0 
L2_WB = 6391 
n_act = 1957 
n_pre = 1941 
n_ref = 0 
n_req = 20805 
total_req = 22275 

Dual Bus Interface Util: 
issued_total_row = 3898 
issued_total_col = 22275 
Row_Bus_Util =  0.009860 
CoL_Bus_Util = 0.056343 
Either_Row_CoL_Bus_Util = 0.065998 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.003104 
queue_avg = 2.042953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 299531 -   mf: uid=1882410, sid4294967295:w4294967295, part=4, addr=0xc009d700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299431), 
Ready @ 299538 -   mf: uid=1882411, sid4294967295:w4294967295, part=4, addr=0xc009bf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (299438), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=368906 n_act=2254 n_pre=2238 n_ref_event=463904 n_req=20695 n_rd=16024 n_rd_L2_A=0 n_write=0 n_wr_bk=6007 bw_util=0.1115
n_activity=108545 dram_eff=0.4059
bk0: 1090a 385020i bk1: 1016a 384696i bk2: 1156a 384992i bk3: 1098a 384941i bk4: 1148a 383701i bk5: 1132a 383743i bk6: 1160a 383841i bk7: 1134a 385031i bk8: 1128a 383553i bk9: 1146a 384379i bk10: 856a 385428i bk11: 886a 386110i bk12: 782a 387867i bk13: 764a 387549i bk14: 760a 388205i bk15: 768a 388338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891810
Row_Buffer_Locality_read = 0.943897
Row_Buffer_Locality_write = 0.713124
Bank_Level_Parallism = 1.963810
Bank_Level_Parallism_Col = 1.848721
Bank_Level_Parallism_Ready = 1.129746
write_to_read_ratio_blp_rw_average = 0.450514
GrpLevelPara = 1.485285 

BW Util details:
bwutil = 0.111453 
total_CMD = 395343 
util_bw = 44062 
Wasted_Col = 33241 
Wasted_Row = 14191 
Idle = 303849 

BW Util Bottlenecks: 
RCDc_limit = 8467 
RCDWRc_limit = 6265 
WTRc_limit = 5651 
RTWc_limit = 19572 
CCDLc_limit = 16899 
rwq = 0 
CCDLc_limit_alone = 12194 
WTRc_limit_alone = 5108 
RTWc_limit_alone = 15410 

Commands details: 
total_CMD = 395343 
n_nop = 368906 
Read = 16024 
Write = 0 
L2_Alloc = 0 
L2_WB = 6007 
n_act = 2254 
n_pre = 2238 
n_ref = 463904 
n_req = 20695 
total_req = 22031 

Dual Bus Interface Util: 
issued_total_row = 4492 
issued_total_col = 22031 
Row_Bus_Util =  0.011362 
CoL_Bus_Util = 0.055726 
Either_Row_CoL_Bus_Util = 0.066871 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.003253 
queue_avg = 1.698047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69805
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=395343 n_nop=369589 n_act=1801 n_pre=1785 n_ref_event=0 n_req=20753 n_rd=15836 n_rd_L2_A=0 n_write=0 n_wr_bk=6386 bw_util=0.1124
n_activity=98298 dram_eff=0.4521
bk0: 1028a 385083i bk1: 1014a 384525i bk2: 1100a 385180i bk3: 1098a 384226i bk4: 1136a 382783i bk5: 1128a 382922i bk6: 1142a 382797i bk7: 1142a 383562i bk8: 1136a 383177i bk9: 1148a 383399i bk10: 872a 384866i bk11: 874a 385263i bk12: 750a 387077i bk13: 762a 387180i bk14: 750a 387654i bk15: 756a 388206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913940
Row_Buffer_Locality_read = 0.957691
Row_Buffer_Locality_write = 0.773032
Bank_Level_Parallism = 2.230934
Bank_Level_Parallism_Col = 2.154723
Bank_Level_Parallism_Ready = 1.188980
write_to_read_ratio_blp_rw_average = 0.489153
GrpLevelPara = 1.674223 

BW Util details:
bwutil = 0.112419 
total_CMD = 395343 
util_bw = 44444 
Wasted_Col = 29365 
Wasted_Row = 11152 
Idle = 310382 

BW Util Bottlenecks: 
RCDc_limit = 6155 
RCDWRc_limit = 4677 
WTRc_limit = 5706 
RTWc_limit = 22451 
CCDLc_limit = 16394 
rwq = 0 
CCDLc_limit_alone = 11783 
WTRc_limit_alone = 5153 
RTWc_limit_alone = 18393 

Commands details: 
total_CMD = 395343 
n_nop = 369589 
Read = 15836 
Write = 0 
L2_Alloc = 0 
L2_WB = 6386 
n_act = 1801 
n_pre = 1785 
n_ref = 0 
n_req = 20753 
total_req = 22222 

Dual Bus Interface Util: 
issued_total_row = 3586 
issued_total_col = 22222 
Row_Bus_Util =  0.009071 
CoL_Bus_Util = 0.056209 
Either_Row_CoL_Bus_Util = 0.065143 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.002097 
queue_avg = 1.945450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61560, Miss = 10856, Miss_rate = 0.176, Pending_hits = 4017, Reservation_fails = 2467
L2_cache_bank[1]: Access = 37436, Miss = 10002, Miss_rate = 0.267, Pending_hits = 3116, Reservation_fails = 1975
L2_cache_bank[2]: Access = 36756, Miss = 10022, Miss_rate = 0.273, Pending_hits = 3372, Reservation_fails = 1597
L2_cache_bank[3]: Access = 37316, Miss = 10002, Miss_rate = 0.268, Pending_hits = 3312, Reservation_fails = 2517
L2_cache_bank[4]: Access = 37168, Miss = 10022, Miss_rate = 0.270, Pending_hits = 3008, Reservation_fails = 1576
L2_cache_bank[5]: Access = 61646, Miss = 10820, Miss_rate = 0.176, Pending_hits = 4044, Reservation_fails = 3032
L2_cache_bank[6]: Access = 37084, Miss = 10022, Miss_rate = 0.270, Pending_hits = 3169, Reservation_fails = 1574
L2_cache_bank[7]: Access = 37056, Miss = 10012, Miss_rate = 0.270, Pending_hits = 3463, Reservation_fails = 1771
L2_cache_bank[8]: Access = 61050, Miss = 10830, Miss_rate = 0.177, Pending_hits = 3894, Reservation_fails = 2510
L2_cache_bank[9]: Access = 37284, Miss = 10000, Miss_rate = 0.268, Pending_hits = 3075, Reservation_fails = 1751
L2_cache_bank[10]: Access = 36860, Miss = 10002, Miss_rate = 0.271, Pending_hits = 3331, Reservation_fails = 1570
L2_cache_bank[11]: Access = 37016, Miss = 9988, Miss_rate = 0.270, Pending_hits = 3287, Reservation_fails = 1454
L2_total_cache_accesses = 518232
L2_total_cache_misses = 122578
L2_total_cache_miss_rate = 0.2365
L2_total_cache_pending_hits = 41088
L2_total_cache_reservation_fails = 23794
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12640
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3696
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 956
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 93
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9391
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 279
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 956
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129080
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28802
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 162
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 398
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 494
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9391
L2_cache_data_port_util = 0.105
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=518232
icnt_total_pkts_simt_to_mem=198666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.8525
	minimum = 5
	maximum = 896
Network latency average = 45.167
	minimum = 5
	maximum = 896
Slowest packet = 479798
Flit latency average = 42.5485
	minimum = 5
	maximum = 896
Slowest flit = 512409
Fragmentation average = 0.00101524
	minimum = 0
	maximum = 94
Injected packet rate average = 0.23082
	minimum = 0.0899466 (at node 2)
	maximum = 0.536373 (at node 20)
Accepted packet rate average = 0.23082
	minimum = 0.106575 (at node 17)
	maximum = 0.332697 (at node 10)
Injected flit rate average = 0.246665
	minimum = 0.117926 (at node 2)
	maximum = 0.536373 (at node 20)
Accepted flit rate average= 0.246665
	minimum = 0.146 (at node 17)
	maximum = 0.332697 (at node 10)
Injected packet length average = 1.06865
Accepted packet length average = 1.06865
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6952 (9 samples)
	minimum = 5 (9 samples)
	maximum = 263.556 (9 samples)
Network latency average = 18.7007 (9 samples)
	minimum = 5 (9 samples)
	maximum = 261.222 (9 samples)
Flit latency average = 17.9906 (9 samples)
	minimum = 5 (9 samples)
	maximum = 260.667 (9 samples)
Fragmentation average = 0.000162065 (9 samples)
	minimum = 0 (9 samples)
	maximum = 18.7778 (9 samples)
Injected packet rate average = 0.0808282 (9 samples)
	minimum = 0.0314297 (9 samples)
	maximum = 0.201378 (9 samples)
Accepted packet rate average = 0.0808282 (9 samples)
	minimum = 0.0355158 (9 samples)
	maximum = 0.118421 (9 samples)
Injected flit rate average = 0.0863783 (9 samples)
	minimum = 0.041061 (9 samples)
	maximum = 0.201543 (9 samples)
Accepted flit rate average = 0.0863783 (9 samples)
	minimum = 0.0484446 (9 samples)
	maximum = 0.118421 (9 samples)
Injected packet size average = 1.06866 (9 samples)
Accepted packet size average = 1.06866 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 0 sec (840 sec)
gpgpu_simulation_rate = 78761 (inst/sec)
gpgpu_simulation_rate = 356 (cycle/sec)
gpgpu_silicon_slowdown = 1966292x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
kernel_stream_id = 81604378633
gpu_sim_cycle = 30092
gpu_sim_insn = 19880
gpu_ipc =       0.6606
gpu_tot_sim_cycle = 329600
gpu_tot_sim_insn = 66179936
gpu_tot_ipc =     200.7886
gpu_tot_issued_cta = 2796
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 39.1312% 
max_total_param_size = 0
gpu_stall_dramfull = 22038
gpu_stall_icnt2sh    = 74288
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4631
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8294
L2_BW  =       0.1057 GB/Sec
L2_BW_total  =      35.2293 GB/Sec
gpu_total_sim_rate=73207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1077540
	L1I_total_cache_misses = 12258
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9863
L1D_cache:
	L1D_cache_core[0]: Access = 12153, Miss = 6986, Miss_rate = 0.575, Pending_hits = 731, Reservation_fails = 3210
	L1D_cache_core[1]: Access = 12104, Miss = 7113, Miss_rate = 0.588, Pending_hits = 639, Reservation_fails = 3073
	L1D_cache_core[2]: Access = 12058, Miss = 6914, Miss_rate = 0.573, Pending_hits = 827, Reservation_fails = 3409
	L1D_cache_core[3]: Access = 11818, Miss = 7040, Miss_rate = 0.596, Pending_hits = 783, Reservation_fails = 3994
	L1D_cache_core[4]: Access = 11930, Miss = 6949, Miss_rate = 0.582, Pending_hits = 767, Reservation_fails = 3255
	L1D_cache_core[5]: Access = 12058, Miss = 7062, Miss_rate = 0.586, Pending_hits = 787, Reservation_fails = 2245
	L1D_cache_core[6]: Access = 12058, Miss = 7099, Miss_rate = 0.589, Pending_hits = 759, Reservation_fails = 3062
	L1D_cache_core[7]: Access = 11994, Miss = 6956, Miss_rate = 0.580, Pending_hits = 728, Reservation_fails = 2282
	L1D_cache_core[8]: Access = 12186, Miss = 7190, Miss_rate = 0.590, Pending_hits = 760, Reservation_fails = 2432
	L1D_cache_core[9]: Access = 11961, Miss = 7011, Miss_rate = 0.586, Pending_hits = 729, Reservation_fails = 4112
	L1D_cache_core[10]: Access = 11802, Miss = 7054, Miss_rate = 0.598, Pending_hits = 812, Reservation_fails = 4137
	L1D_cache_core[11]: Access = 12058, Miss = 7009, Miss_rate = 0.581, Pending_hits = 862, Reservation_fails = 2058
	L1D_cache_core[12]: Access = 11994, Miss = 7035, Miss_rate = 0.587, Pending_hits = 882, Reservation_fails = 2444
	L1D_cache_core[13]: Access = 11866, Miss = 7015, Miss_rate = 0.591, Pending_hits = 758, Reservation_fails = 2302
	L1D_cache_core[14]: Access = 12122, Miss = 7026, Miss_rate = 0.580, Pending_hits = 654, Reservation_fails = 2349
	L1D_total_cache_accesses = 180162
	L1D_total_cache_misses = 105459
	L1D_total_cache_miss_rate = 0.5854
	L1D_total_cache_pending_hits = 11478
	L1D_total_cache_reservation_fails = 44364
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 65682
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 2796, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10008, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 68179968
gpgpu_n_tot_w_icount = 2130624
gpgpu_n_stall_shd_mem = 112509
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102765
gpgpu_n_mem_write_global = 46082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2145280
gpgpu_n_store_insn = 737312
gpgpu_n_shmem_insn = 24110112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2092800
gpgpu_n_shmem_bkconflict = 22176
gpgpu_n_l1cache_bkconflict = 3869
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:413691	W0_Idle:1817545	W0_Scoreboard:2115104	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:107354	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2012718
single_issue_nums: WS0:1072416	WS1:1058208	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 822120 {8:102765,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3317904 {72:46082,}
traffic_breakdown_coretomem[INST_ACC_R] = 30240 {8:3780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16442400 {40:411060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 737312 {8:92164,}
traffic_breakdown_memtocore[INST_ACC_R] = 604800 {40:15120,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 241 
averagemflatency = 250 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 59 
mrq_lat_table:33166 	9361 	7774 	11833 	25730 	22332 	11413 	2573 	382 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293617 	194882 	14342 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3518 	214 	59 	137682 	5907 	4451 	674 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51811 	74851 	74759 	92031 	158738 	51064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	90 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       120       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       118        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       122        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       128       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15173     21536     15777     22521     17975     33556     19071     22922     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     15944     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.912281 10.500000  8.751515 10.362319  8.267759 10.067114  8.622093 10.820144  7.632124 10.751773  7.393548  9.661157  9.396227 11.761905 10.127660 12.556962 
dram[1]: 12.175926 10.699187 12.241380 10.818182 10.605634  8.975904  9.741936 11.905512 10.834533  9.607594  9.707317 10.459459 12.538462 11.465117 13.500000 12.753246 
dram[2]: 10.456000  7.385870  9.930070  8.139665 11.000000  8.807017 10.680851  7.972973 10.971014  8.099447  9.616000  7.564626 11.000000  9.349056 11.809524  9.076923 
dram[3]: 10.637096 10.917356 11.376000 11.609756  9.350000  9.653846 12.479339  9.792208  9.607594 10.458333 11.158878  9.691667 10.531915 11.926829 11.831326 13.342465 
dram[4]:  7.670455 10.341269  8.696428  9.916667  8.191257 10.344828  8.440678 10.217687  7.844920 10.299319  7.335526  9.416000  9.349056 12.048780  9.520000 12.717949 
dram[5]: 12.682693 11.607142 13.110092 12.637168 10.444445 10.609929 10.942029 12.583333  9.703226 11.065694 10.654546  9.822034 12.512820 13.324325 14.984615 13.802817 
average row locality = 124603/12343 = 10.095034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       326       368       382       426       426       480       416       480       428       480       342       381       262       288       248       288 
dram[1]:       364       368       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[2]:       364       331       426       383       480       424       480       414       480       429       390       332       291       260       288       248 
dram[3]:       364       372       426       426       480       480       480       480       480       480       390       381       291       288       288       288 
dram[4]:       325       372       385       426       423       480       416       480       430       480       333       381       263       288       248       288 
dram[5]:       367       371       425       426       480       480       480       480       480       480       390       375       291       288       288       288 
total dram writes = 37232
bank skew: 480/248 = 1.94
chip skew: 6394/6018 = 1.06
average mf latency per bank:
dram[0]:      10609      4841      9079      4630      6675      1701      6847      1646      5741      1581      5193      1480      5726      1755      6174      1727
dram[1]:       4834      4684      4252      4608      1772      1653      1721      1645      1534      1524      1490      1603      1760      1741      1716      1684
dram[2]:       4914      9163      4598      8499      1716      5927      1607      6251      1602      5163      1481      4888      1740      5384      1740      6133
dram[3]:       4915      4645      4523      4323      1713      1772      1641      1686      1500      1492      1529      1490      1773      1752      1709      1712
dram[4]:      10879      4710      9171      4725      6345      1717      6427      1609      5263      1545      4904      1459      5598      1772      6610      1786
dram[5]:       4739      4656      4334      4682      1769      1713      1705      1648      1487      1531      1462      1627      1774      1737      1718      1729
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       418       598       502       722       516
dram[1]:        470       489       494       533       665       513       811       649       421       470       400       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       447       694       455       702       459       596       462       712
dram[3]:        510       458       553       523       543       661       636       774       446       458       439       434       485       467       438       449
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       427       472       429       503       452       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 329671 -   mf: uid=1884298, sid4294967295:w4294967295, part=0, addr=0xc004b100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329571), 
Ready @ 329679 -   mf: uid=1884302, sid4294967295:w4294967295, part=0, addr=0xc004c900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329579), 
Ready @ 329685 -   mf: uid=1884305, sid4294967295:w4294967295, part=0, addr=0xc004e100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329585), 
Ready @ 329691 -   mf: uid=1884308, sid4294967295:w4294967295, part=0, addr=0xc004f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329591), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=408596 n_act=2225 n_pre=2209 n_ref_event=0 n_req=20761 n_rd=16078 n_rd_L2_A=0 n_write=0 n_wr_bk=6021 bw_util=0.1016
n_activity=109224 dram_eff=0.4047
bk0: 1100a 424206i bk1: 1018a 425039i bk2: 1142a 425269i bk3: 1100a 425042i bk4: 1180a 423477i bk5: 1132a 423529i bk6: 1150a 423301i bk7: 1136a 424034i bk8: 1134a 422927i bk9: 1148a 423741i bk10: 880a 425085i bk11: 878a 425967i bk12: 788a 427432i bk13: 764a 427071i bk14: 760a 427744i bk15: 768a 427975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893358
Row_Buffer_Locality_read = 0.944894
Row_Buffer_Locality_write = 0.716421
Bank_Level_Parallism = 1.966940
Bank_Level_Parallism_Col = 1.875903
Bank_Level_Parallism_Ready = 1.147306
write_to_read_ratio_blp_rw_average = 0.452742
GrpLevelPara = 1.492509 

BW Util details:
bwutil = 0.101590 
total_CMD = 435064 
util_bw = 44198 
Wasted_Col = 33020 
Wasted_Row = 14743 
Idle = 343103 

BW Util Bottlenecks: 
RCDc_limit = 8446 
RCDWRc_limit = 6307 
WTRc_limit = 5221 
RTWc_limit = 19624 
CCDLc_limit = 17067 
rwq = 0 
CCDLc_limit_alone = 12336 
WTRc_limit_alone = 4667 
RTWc_limit_alone = 15447 

Commands details: 
total_CMD = 435064 
n_nop = 408596 
Read = 16078 
Write = 0 
L2_Alloc = 0 
L2_WB = 6021 
n_act = 2225 
n_pre = 2209 
n_ref = 0 
n_req = 20761 
total_req = 22099 

Dual Bus Interface Util: 
issued_total_row = 4434 
issued_total_col = 22099 
Row_Bus_Util =  0.010192 
CoL_Bus_Util = 0.050795 
Either_Row_CoL_Bus_Util = 0.060837 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.002456 
queue_avg = 1.564041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=409024 n_act=1927 n_pre=1911 n_ref_event=0 n_req=20794 n_rd=15874 n_rd_L2_A=0 n_write=0 n_wr_bk=6390 bw_util=0.1023
n_activity=99444 dram_eff=0.4478
bk0: 1034a 424286i bk1: 1032a 424202i bk2: 1090a 425501i bk3: 1098a 424317i bk4: 1138a 422396i bk5: 1122a 422088i bk6: 1142a 423048i bk7: 1144a 423824i bk8: 1138a 424056i bk9: 1150a 423191i bk10: 896a 424941i bk11: 870a 425303i bk12: 752a 426720i bk13: 762a 425820i bk14: 748a 427763i bk15: 758a 427683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908002
Row_Buffer_Locality_read = 0.954013
Row_Buffer_Locality_write = 0.759553
Bank_Level_Parallism = 2.179018
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.193416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102348 
total_CMD = 435064 
util_bw = 44528 
Wasted_Col = 28709 
Wasted_Row = 12795 
Idle = 349032 

BW Util Bottlenecks: 
RCDc_limit = 6654 
RCDWRc_limit = 5100 
WTRc_limit = 4838 
RTWc_limit = 19655 
CCDLc_limit = 15925 
rwq = 0 
CCDLc_limit_alone = 11467 
WTRc_limit_alone = 4352 
RTWc_limit_alone = 15683 

Commands details: 
total_CMD = 435064 
n_nop = 409024 
Read = 15874 
Write = 0 
L2_Alloc = 0 
L2_WB = 6390 
n_act = 1927 
n_pre = 1911 
n_ref = 0 
n_req = 20794 
total_req = 22264 

Dual Bus Interface Util: 
issued_total_row = 3838 
issued_total_col = 22264 
Row_Bus_Util =  0.008822 
CoL_Bus_Util = 0.051174 
Either_Row_CoL_Bus_Util = 0.059853 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.002381 
queue_avg = 1.832602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 329675 -   mf: uid=1884300, sid4294967295:w4294967295, part=2, addr=0xc004b900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329575), 
Ready @ 329681 -   mf: uid=1884303, sid4294967295:w4294967295, part=2, addr=0xc004d100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329581), 
Ready @ 329687 -   mf: uid=1884306, sid4294967295:w4294967295, part=2, addr=0xc004e900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329587), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=408581 n_act=2253 n_pre=2237 n_ref_event=0 n_req=20737 n_rd=16056 n_rd_L2_A=0 n_write=0 n_wr_bk=6020 bw_util=0.1015
n_activity=109720 dram_eff=0.4024
bk0: 1026a 425064i bk1: 1102a 424028i bk2: 1090a 424660i bk3: 1154a 424188i bk4: 1128a 423902i bk5: 1174a 423265i bk6: 1138a 424412i bk7: 1144a 423179i bk8: 1146a 424028i bk9: 1128a 423755i bk10: 904a 426437i bk11: 854a 425956i bk12: 764a 427313i bk13: 784a 427616i bk14: 768a 427591i bk15: 752a 427271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892029
Row_Buffer_Locality_read = 0.944133
Row_Buffer_Locality_write = 0.713309
Bank_Level_Parallism = 1.955263
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.150299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101484 
total_CMD = 435064 
util_bw = 44152 
Wasted_Col = 32997 
Wasted_Row = 14879 
Idle = 343036 

BW Util Bottlenecks: 
RCDc_limit = 8455 
RCDWRc_limit = 6358 
WTRc_limit = 5295 
RTWc_limit = 19107 
CCDLc_limit = 16639 
rwq = 0 
CCDLc_limit_alone = 12074 
WTRc_limit_alone = 4808 
RTWc_limit_alone = 15029 

Commands details: 
total_CMD = 435064 
n_nop = 408581 
Read = 16056 
Write = 0 
L2_Alloc = 0 
L2_WB = 6020 
n_act = 2253 
n_pre = 2237 
n_ref = 0 
n_req = 20737 
total_req = 22076 

Dual Bus Interface Util: 
issued_total_row = 4490 
issued_total_col = 22076 
Row_Bus_Util =  0.010320 
CoL_Bus_Util = 0.050742 
Either_Row_CoL_Bus_Util = 0.060872 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.003134 
queue_avg = 1.481184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=408955 n_act=1960 n_pre=1944 n_ref_event=0 n_req=20815 n_rd=15892 n_rd_L2_A=0 n_write=0 n_wr_bk=6394 bw_util=0.1024
n_activity=99313 dram_eff=0.4488
bk0: 1038a 424011i bk1: 1034a 424313i bk2: 1092a 424503i bk3: 1098a 424893i bk4: 1128a 422644i bk5: 1138a 422049i bk6: 1142a 424237i bk7: 1140a 422677i bk8: 1150a 423537i bk9: 1138a 423303i bk10: 896a 425644i bk11: 872a 424751i bk12: 764a 425809i bk13: 754a 426894i bk14: 758a 427382i bk15: 750a 428280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906558
Row_Buffer_Locality_read = 0.953373
Row_Buffer_Locality_write = 0.755434
Bank_Level_Parallism = 2.175503
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.180608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102449 
total_CMD = 435064 
util_bw = 44572 
Wasted_Col = 29065 
Wasted_Row = 12621 
Idle = 348806 

BW Util Bottlenecks: 
RCDc_limit = 6766 
RCDWRc_limit = 5285 
WTRc_limit = 5217 
RTWc_limit = 19580 
CCDLc_limit = 15850 
rwq = 0 
CCDLc_limit_alone = 11469 
WTRc_limit_alone = 4755 
RTWc_limit_alone = 15661 

Commands details: 
total_CMD = 435064 
n_nop = 408955 
Read = 15892 
Write = 0 
L2_Alloc = 0 
L2_WB = 6394 
n_act = 1960 
n_pre = 1944 
n_ref = 0 
n_req = 20815 
total_req = 22286 

Dual Bus Interface Util: 
issued_total_row = 3904 
issued_total_col = 22286 
Row_Bus_Util =  0.008973 
CoL_Bus_Util = 0.051225 
Either_Row_CoL_Bus_Util = 0.060012 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003102 
queue_avg = 1.856605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 329673 -   mf: uid=1884299, sid4294967295:w4294967295, part=4, addr=0xc004a900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329573), 
Ready @ 329677 -   mf: uid=1884301, sid4294967295:w4294967295, part=4, addr=0xc004c100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329577), 
Ready @ 329683 -   mf: uid=1884304, sid4294967295:w4294967295, part=4, addr=0xc004d900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329583), 
Ready @ 329689 -   mf: uid=1884307, sid4294967295:w4294967295, part=4, addr=0xc004f100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (329589), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=408580 n_act=2258 n_pre=2242 n_ref_event=463904 n_req=20733 n_rd=16052 n_rd_L2_A=0 n_write=0 n_wr_bk=6018 bw_util=0.1015
n_activity=108868 dram_eff=0.4054
bk0: 1098a 424707i bk1: 1016a 424414i bk2: 1156a 424712i bk3: 1098a 424661i bk4: 1168a 423373i bk5: 1132a 423462i bk6: 1160a 423561i bk7: 1134a 424751i bk8: 1128a 423275i bk9: 1146a 424102i bk10: 856a 425152i bk11: 886a 425835i bk12: 782a 427444i bk13: 764a 427268i bk14: 760a 427924i bk15: 768a 428058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891815
Row_Buffer_Locality_read = 0.943870
Row_Buffer_Locality_write = 0.713309
Bank_Level_Parallism = 1.962498
Bank_Level_Parallism_Col = 1.847450
Bank_Level_Parallism_Ready = 1.129519
write_to_read_ratio_blp_rw_average = 0.450895
GrpLevelPara = 1.484216 

BW Util details:
bwutil = 0.101456 
total_CMD = 435064 
util_bw = 44140 
Wasted_Col = 33343 
Wasted_Row = 14217 
Idle = 343364 

BW Util Bottlenecks: 
RCDc_limit = 8491 
RCDWRc_limit = 6278 
WTRc_limit = 5652 
RTWc_limit = 19644 
CCDLc_limit = 16937 
rwq = 0 
CCDLc_limit_alone = 12212 
WTRc_limit_alone = 5109 
RTWc_limit_alone = 15462 

Commands details: 
total_CMD = 435064 
n_nop = 408580 
Read = 16052 
Write = 0 
L2_Alloc = 0 
L2_WB = 6018 
n_act = 2258 
n_pre = 2242 
n_ref = 463904 
n_req = 20733 
total_req = 22070 

Dual Bus Interface Util: 
issued_total_row = 4500 
issued_total_col = 22070 
Row_Bus_Util =  0.010343 
CoL_Bus_Util = 0.050728 
Either_Row_CoL_Bus_Util = 0.060874 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.003247 
queue_avg = 1.543361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435064 n_nop=409293 n_act=1804 n_pre=1788 n_ref_event=0 n_req=20763 n_rd=15844 n_rd_L2_A=0 n_write=0 n_wr_bk=6389 bw_util=0.1022
n_activity=98410 dram_eff=0.4518
bk0: 1036a 424769i bk1: 1014a 424242i bk2: 1100a 424898i bk3: 1098a 423945i bk4: 1136a 422503i bk5: 1128a 422643i bk6: 1142a 422518i bk7: 1142a 423284i bk8: 1136a 422900i bk9: 1148a 423123i bk10: 872a 424590i bk11: 874a 424988i bk12: 750a 426731i bk13: 762a 426898i bk14: 750a 427373i bk15: 756a 427926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913837
Row_Buffer_Locality_read = 0.957650
Row_Buffer_Locality_write = 0.772718
Bank_Level_Parallism = 2.230379
Bank_Level_Parallism_Col = 2.154087
Bank_Level_Parallism_Ready = 1.188887
write_to_read_ratio_blp_rw_average = 0.489211
GrpLevelPara = 1.673727 

BW Util details:
bwutil = 0.102206 
total_CMD = 435064 
util_bw = 44466 
Wasted_Col = 29401 
Wasted_Row = 11167 
Idle = 350030 

BW Util Bottlenecks: 
RCDc_limit = 6167 
RCDWRc_limit = 4690 
WTRc_limit = 5706 
RTWc_limit = 22471 
CCDLc_limit = 16405 
rwq = 0 
CCDLc_limit_alone = 11790 
WTRc_limit_alone = 5153 
RTWc_limit_alone = 18409 

Commands details: 
total_CMD = 435064 
n_nop = 409293 
Read = 15844 
Write = 0 
L2_Alloc = 0 
L2_WB = 6389 
n_act = 1804 
n_pre = 1788 
n_ref = 0 
n_req = 20763 
total_req = 22233 

Dual Bus Interface Util: 
issued_total_row = 3592 
issued_total_col = 22233 
Row_Bus_Util =  0.008256 
CoL_Bus_Util = 0.051103 
Either_Row_CoL_Bus_Util = 0.059235 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.002095 
queue_avg = 1.768004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61602, Miss = 10898, Miss_rate = 0.177, Pending_hits = 4017, Reservation_fails = 2467
L2_cache_bank[1]: Access = 37436, Miss = 10002, Miss_rate = 0.267, Pending_hits = 3116, Reservation_fails = 1975
L2_cache_bank[2]: Access = 36764, Miss = 10030, Miss_rate = 0.273, Pending_hits = 3372, Reservation_fails = 1597
L2_cache_bank[3]: Access = 37316, Miss = 10002, Miss_rate = 0.268, Pending_hits = 3312, Reservation_fails = 2517
L2_cache_bank[4]: Access = 37176, Miss = 10030, Miss_rate = 0.270, Pending_hits = 3008, Reservation_fails = 1576
L2_cache_bank[5]: Access = 61676, Miss = 10850, Miss_rate = 0.176, Pending_hits = 4044, Reservation_fails = 3032
L2_cache_bank[6]: Access = 37092, Miss = 10030, Miss_rate = 0.270, Pending_hits = 3169, Reservation_fails = 1574
L2_cache_bank[7]: Access = 37056, Miss = 10012, Miss_rate = 0.270, Pending_hits = 3463, Reservation_fails = 1771
L2_cache_bank[8]: Access = 61088, Miss = 10868, Miss_rate = 0.178, Pending_hits = 3894, Reservation_fails = 2510
L2_cache_bank[9]: Access = 37284, Miss = 10000, Miss_rate = 0.268, Pending_hits = 3075, Reservation_fails = 1751
L2_cache_bank[10]: Access = 36868, Miss = 10010, Miss_rate = 0.272, Pending_hits = 3331, Reservation_fails = 1570
L2_cache_bank[11]: Access = 37016, Miss = 9988, Miss_rate = 0.270, Pending_hits = 3287, Reservation_fails = 1454
L2_total_cache_accesses = 518374
L2_total_cache_misses = 122720
L2_total_cache_miss_rate = 0.2367
L2_total_cache_pending_hits = 41088
L2_total_cache_reservation_fails = 23794
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=518374
icnt_total_pkts_simt_to_mem=198724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 670967
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 717043
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000227697
	minimum = 0 (at node 0)
	maximum = 0.00142895 (at node 1)
Accepted packet rate average = 0.000227697
	minimum = 0 (at node 0)
	maximum = 0.00471886 (at node 1)
Injected flit rate average = 0.000246159
	minimum = 0 (at node 0)
	maximum = 0.00192742 (at node 1)
Accepted flit rate average= 0.000246159
	minimum = 0 (at node 0)
	maximum = 0.00471886 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2624 (10 samples)
	minimum = 5 (10 samples)
	maximum = 238.4 (10 samples)
Network latency average = 17.3452 (10 samples)
	minimum = 5 (10 samples)
	maximum = 235.7 (10 samples)
Flit latency average = 16.6976 (10 samples)
	minimum = 5 (10 samples)
	maximum = 235.2 (10 samples)
Fragmentation average = 0.000145858 (10 samples)
	minimum = 0 (10 samples)
	maximum = 16.9 (10 samples)
Injected packet rate average = 0.0727682 (10 samples)
	minimum = 0.0282868 (10 samples)
	maximum = 0.181383 (10 samples)
Accepted packet rate average = 0.0727682 (10 samples)
	minimum = 0.0319642 (10 samples)
	maximum = 0.107051 (10 samples)
Injected flit rate average = 0.0777651 (10 samples)
	minimum = 0.0369549 (10 samples)
	maximum = 0.181582 (10 samples)
Accepted flit rate average = 0.0777651 (10 samples)
	minimum = 0.0436002 (10 samples)
	maximum = 0.107051 (10 samples)
Injected packet size average = 1.06867 (10 samples)
Accepted packet size average = 1.06867 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 4 sec (904 sec)
gpgpu_simulation_rate = 73207 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
gpgpu_silicon_slowdown = 1923076x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (28,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
kernel_stream_id = 85899345929
gpu_sim_cycle = 38261
gpu_sim_insn = 551040
gpu_ipc =      14.4021
gpu_tot_sim_cycle = 367861
gpu_tot_sim_insn = 66730976
gpu_tot_ipc =     181.4027
gpu_tot_issued_cta = 2824
gpu_occupancy = 3.8888% 
gpu_tot_occupancy = 33.8289% 
max_total_param_size = 0
gpu_stall_dramfull = 22038
gpu_stall_icnt2sh    = 74288
partiton_level_parallism =       0.0829
partiton_level_parallism_total  =       0.4236
partiton_level_parallism_util =       1.1418
partiton_level_parallism_util_total  =       1.8072
L2_BW  =       6.4142 GB/Sec
L2_BW_total  =      32.2323 GB/Sec
gpu_total_sim_rate=65230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1094620
	L1I_total_cache_misses = 14373
	L1I_total_cache_miss_rate = 0.0131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9863
L1D_cache:
	L1D_cache_core[0]: Access = 12232, Miss = 7034, Miss_rate = 0.575, Pending_hits = 731, Reservation_fails = 3210
	L1D_cache_core[1]: Access = 12183, Miss = 7161, Miss_rate = 0.588, Pending_hits = 639, Reservation_fails = 3073
	L1D_cache_core[2]: Access = 12216, Miss = 7001, Miss_rate = 0.573, Pending_hits = 843, Reservation_fails = 3409
	L1D_cache_core[3]: Access = 11976, Miss = 7120, Miss_rate = 0.595, Pending_hits = 799, Reservation_fails = 3994
	L1D_cache_core[4]: Access = 12088, Miss = 7029, Miss_rate = 0.581, Pending_hits = 783, Reservation_fails = 3255
	L1D_cache_core[5]: Access = 12216, Miss = 7142, Miss_rate = 0.585, Pending_hits = 803, Reservation_fails = 2245
	L1D_cache_core[6]: Access = 12216, Miss = 7179, Miss_rate = 0.588, Pending_hits = 775, Reservation_fails = 3062
	L1D_cache_core[7]: Access = 12152, Miss = 7036, Miss_rate = 0.579, Pending_hits = 744, Reservation_fails = 2282
	L1D_cache_core[8]: Access = 12344, Miss = 7270, Miss_rate = 0.589, Pending_hits = 776, Reservation_fails = 2432
	L1D_cache_core[9]: Access = 12119, Miss = 7091, Miss_rate = 0.585, Pending_hits = 745, Reservation_fails = 4112
	L1D_cache_core[10]: Access = 11960, Miss = 7134, Miss_rate = 0.596, Pending_hits = 828, Reservation_fails = 4137
	L1D_cache_core[11]: Access = 12216, Miss = 7089, Miss_rate = 0.580, Pending_hits = 878, Reservation_fails = 2058
	L1D_cache_core[12]: Access = 12152, Miss = 7115, Miss_rate = 0.586, Pending_hits = 898, Reservation_fails = 2444
	L1D_cache_core[13]: Access = 12024, Miss = 7095, Miss_rate = 0.590, Pending_hits = 774, Reservation_fails = 2302
	L1D_cache_core[14]: Access = 12280, Miss = 7106, Miss_rate = 0.579, Pending_hits = 670, Reservation_fails = 2349
	L1D_total_cache_accesses = 182374
	L1D_total_cache_misses = 106602
	L1D_total_cache_miss_rate = 0.5845
	L1D_total_cache_pending_hits = 11686
	L1D_total_cache_reservation_fails = 44364
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 65934
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 208
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14965
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2115
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 946
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 868
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17080

Total_core_cache_fail_stats:
ctas_completed 2824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11214, 7059, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3441, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 3348, 
gpgpu_n_tot_thrd_icount = 69260544
gpgpu_n_tot_w_icount = 2164392
gpgpu_n_stall_shd_mem = 118781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 103901
gpgpu_n_mem_write_global = 46950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2166784
gpgpu_n_store_insn = 751200
gpgpu_n_shmem_insn = 24288416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2098176
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 3869
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86464
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421613	W0_Idle:2485785	W0_Scoreboard:2552228	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2013474
single_issue_nums: WS0:1090506	WS1:1073886	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 831208 {8:103901,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3380400 {72:46950,}
traffic_breakdown_coretomem[INST_ACC_R] = 39592 {8:4949,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16624160 {40:415604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 751200 {8:93900,}
traffic_breakdown_memtocore[INST_ACC_R] = 791840 {40:19796,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 601 
max_icnt2sh_latency = 241 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 58 
mrq_lat_table:34668 	9696 	7858 	11908 	26355 	22449 	11420 	2573 	382 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	299120 	195659 	14342 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4613 	268 	78 	139492 	6102 	4451 	674 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57510 	75432 	74759 	92031 	158738 	51064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	317 	91 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       120       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       118        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       122        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       128       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15484     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     16237     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.598930  9.860294  8.710059 10.362319  7.951220 10.586667  8.156250 10.820144  7.675127 10.751773  7.570513  9.661157  8.328125  9.723809  9.495146 12.556962 
dram[1]: 11.504273 10.037037 12.241380 10.818182 11.146853  9.449101  9.741936 11.905512 10.834533  9.607594  9.707317 10.459459 10.621053  9.704762 13.500000 12.753246 
dram[2]:  9.985075  7.009804  9.930070  8.193370 11.562044  8.417526 10.680851  7.595122 10.971014  8.074866  9.616000  7.743243  9.366973  8.365079 11.809524  8.598214 
dram[3]: 10.150376 10.472868 11.376000 11.609756  9.838510 10.101911 12.479339  9.792208  9.607594 10.458333 11.158878  9.691667  9.198198 10.181818 11.831326 13.342465 
dram[4]:  7.049751  9.947762  8.822485  9.916667  7.860577 10.821918  8.051282 10.217687  7.808290 10.299319  7.509804  9.416000  8.068703 10.079208  8.954128 12.717949 
dram[5]: 11.833333 11.083333 13.110092 12.637168 10.979310 11.098592 10.942029 12.583333  9.703226 11.065694 10.654546  9.822034 10.381443 11.964705 14.984615 13.802817 
average row locality = 127348/12904 = 9.868877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       348       379       390       426       443       480       423       480       431       480       345       381       289       332       266       288 
dram[1]:       375       379       426       426       480       480       480       480       480       480       390       381       332       332       288       288 
dram[2]:       375       355       426       389       480       443       480       420       480       433       390       334       332       288       288       263 
dram[3]:       375       381       426       426       480       480       480       480       480       480       390       381       332       328       288       288 
dram[4]:       350       381       391       426       443       480       420       480       434       480       335       381       294       328       264       288 
dram[5]:       377       380       425       426       480       480       480       480       480       480       390       375       332       329       288       288 
total dram writes = 38014
bank skew: 480/263 = 1.83
chip skew: 6497/6175 = 1.05
average mf latency per bank:
dram[0]:       9985      4700      8932      4630      6636      1812      6803      1646      5756      1581      5205      1480      5259      1522      5809      1727
dram[1]:       4692      4548      4252      4608      1883      1765      1721      1645      1534      1524      1490      1603      1542      1510      1716      1684
dram[2]:       4769      8588      4598      8407      1828      5878      1607      6232      1602      5171      1481      4915      1525      4923      1740      5834
dram[3]:       4770      4535      4523      4323      1826      1876      1641      1686      1500      1492      1529      1490      1554      1538      1709      1712
dram[4]:      10146      4599      9070      4725      6273      1821      6434      1609      5269      1545      4929      1459      5069      1556      6262      1786
dram[5]:       4613      4546      4334      4682      1887      1820      1705      1648      1487      1531      1462      1627      1555      1521      1718      1729
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       501       696       530       699       418       598       502       722       516
dram[1]:        470       489       494       533       665       513       811       649       421       470       400       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       447       694       455       702       459       596       462       712
dram[3]:        510       458       553       523       543       661       636       774       446       458       439       434       485       467       438       449
dram[4]:        735       444      1001       656      1106       607      1112       512       718       437       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       427       472       429       503       452       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 367918 -   mf: uid=1915436, sid4294967295:w4294967295, part=0, addr=0xc0067900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367818), 
Ready @ 367944 -   mf: uid=1915442, sid4294967295:w4294967295, part=0, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367844), 
Ready @ 367947 -   mf: uid=1915443, sid4294967295:w4294967295, part=0, addr=0xc001f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367847), 
Ready @ 367950 -   mf: uid=1915444, sid4294967295:w4294967295, part=0, addr=0xc0097900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367850), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=458191 n_act=2357 n_pre=2341 n_ref_event=0 n_req=21387 n_rd=16566 n_rd_L2_A=0 n_write=0 n_wr_bk=6181 bw_util=0.09369
n_activity=115192 dram_eff=0.3949
bk0: 1148a 474125i bk1: 1050a 475155i bk2: 1162a 475476i bk3: 1100a 475540i bk4: 1280a 473063i bk5: 1220a 473877i bk6: 1226a 473117i bk7: 1136a 474497i bk8: 1170a 473249i bk9: 1148a 474243i bk10: 912a 475490i bk11: 878a 476529i bk12: 836a 477293i bk13: 764a 476658i bk14: 768a 477935i bk15: 768a 478450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890307
Row_Buffer_Locality_read = 0.943197
Row_Buffer_Locality_write = 0.708567
Bank_Level_Parallism = 1.940106
Bank_Level_Parallism_Col = 1.854583
Bank_Level_Parallism_Ready = 1.145872
write_to_read_ratio_blp_rw_average = 0.451548
GrpLevelPara = 1.475342 

BW Util details:
bwutil = 0.093692 
total_CMD = 485568 
util_bw = 45494 
Wasted_Col = 34716 
Wasted_Row = 16043 
Idle = 389315 

BW Util Bottlenecks: 
RCDc_limit = 9044 
RCDWRc_limit = 6774 
WTRc_limit = 5311 
RTWc_limit = 20199 
CCDLc_limit = 17704 
rwq = 0 
CCDLc_limit_alone = 12805 
WTRc_limit_alone = 4750 
RTWc_limit_alone = 15861 

Commands details: 
total_CMD = 485568 
n_nop = 458191 
Read = 16566 
Write = 0 
L2_Alloc = 0 
L2_WB = 6181 
n_act = 2357 
n_pre = 2341 
n_ref = 0 
n_req = 21387 
total_req = 22747 

Dual Bus Interface Util: 
issued_total_row = 4698 
issued_total_col = 22747 
Row_Bus_Util =  0.009675 
CoL_Bus_Util = 0.046846 
Either_Row_CoL_Bus_Util = 0.056381 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.002484 
queue_avg = 1.416253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=459071 n_act=1986 n_pre=1970 n_ref_event=0 n_req=21104 n_rd=16106 n_rd_L2_A=0 n_write=0 n_wr_bk=6497 bw_util=0.0931
n_activity=102648 dram_eff=0.4404
bk0: 1058a 474444i bk1: 1064a 474284i bk2: 1090a 475974i bk3: 1098a 474804i bk4: 1226a 472760i bk5: 1210a 472422i bk6: 1142a 473547i bk7: 1144a 474331i bk8: 1138a 474571i bk9: 1150a 473720i bk10: 896a 475489i bk11: 870a 475858i bk12: 752a 476303i bk13: 762a 475442i bk14: 748a 478225i bk15: 758a 478153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906558
Row_Buffer_Locality_read = 0.953930
Row_Buffer_Locality_write = 0.753902
Bank_Level_Parallism = 2.158729
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.190961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093099 
total_CMD = 485568 
util_bw = 45206 
Wasted_Col = 29563 
Wasted_Row = 13559 
Idle = 397240 

BW Util Bottlenecks: 
RCDc_limit = 6798 
RCDWRc_limit = 5368 
WTRc_limit = 4850 
RTWc_limit = 20204 
CCDLc_limit = 16275 
rwq = 0 
CCDLc_limit_alone = 11653 
WTRc_limit_alone = 4364 
RTWc_limit_alone = 16068 

Commands details: 
total_CMD = 485568 
n_nop = 459071 
Read = 16106 
Write = 0 
L2_Alloc = 0 
L2_WB = 6497 
n_act = 1986 
n_pre = 1970 
n_ref = 0 
n_req = 21104 
total_req = 22603 

Dual Bus Interface Util: 
issued_total_row = 3956 
issued_total_col = 22603 
Row_Bus_Util =  0.008147 
CoL_Bus_Util = 0.046550 
Either_Row_CoL_Bus_Util = 0.054569 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.002340 
queue_avg = 1.646264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64626
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 367912 -   mf: uid=1915435, sid4294967295:w4294967295, part=2, addr=0xc0057900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367812), 
Ready @ 367924 -   mf: uid=1915437, sid4294967295:w4294967295, part=2, addr=0xc0087900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367824), 
Ready @ 367932 -   mf: uid=1915439, sid4294967295:w4294967295, part=2, addr=0xc00cf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367832), 
Ready @ 367935 -   mf: uid=1915440, sid4294967295:w4294967295, part=2, addr=0xc003f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367835), 
Ready @ 367938 -   mf: uid=1915441, sid4294967295:w4294967295, part=2, addr=0xc006f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367838), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=458197 n_act=2382 n_pre=2366 n_ref_event=0 n_req=21353 n_rd=16536 n_rd_L2_A=0 n_write=0 n_wr_bk=6176 bw_util=0.09355
n_activity=115505 dram_eff=0.3933
bk0: 1050a 475260i bk1: 1150a 473862i bk2: 1090a 475137i bk3: 1174a 474474i bk4: 1216a 474280i bk5: 1282a 472904i bk6: 1138a 474893i bk7: 1220a 473018i bk8: 1146a 474500i bk9: 1168a 474018i bk10: 904a 476942i bk11: 886a 476404i bk12: 764a 476952i bk13: 824a 477467i bk14: 768a 478065i bk15: 756a 477511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889102
Row_Buffer_Locality_read = 0.942550
Row_Buffer_Locality_write = 0.705626
Bank_Level_Parallism = 1.928401
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.147907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093548 
total_CMD = 485568 
util_bw = 45424 
Wasted_Col = 34647 
Wasted_Row = 16178 
Idle = 389319 

BW Util Bottlenecks: 
RCDc_limit = 9025 
RCDWRc_limit = 6814 
WTRc_limit = 5387 
RTWc_limit = 19650 
CCDLc_limit = 17237 
rwq = 0 
CCDLc_limit_alone = 12522 
WTRc_limit_alone = 4894 
RTWc_limit_alone = 15428 

Commands details: 
total_CMD = 485568 
n_nop = 458197 
Read = 16536 
Write = 0 
L2_Alloc = 0 
L2_WB = 6176 
n_act = 2382 
n_pre = 2366 
n_ref = 0 
n_req = 21353 
total_req = 22712 

Dual Bus Interface Util: 
issued_total_row = 4748 
issued_total_col = 22712 
Row_Bus_Util =  0.009778 
CoL_Bus_Util = 0.046774 
Either_Row_CoL_Bus_Util = 0.056369 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.003252 
queue_avg = 1.340214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=459037 n_act=2013 n_pre=1997 n_ref_event=0 n_req=21105 n_rd=16108 n_rd_L2_A=0 n_write=0 n_wr_bk=6495 bw_util=0.0931
n_activity=102263 dram_eff=0.4421
bk0: 1062a 474178i bk1: 1058a 474522i bk2: 1092a 474980i bk3: 1098a 475383i bk4: 1216a 472971i bk5: 1218a 472431i bk6: 1142a 474736i bk7: 1140a 473182i bk8: 1150a 474050i bk9: 1138a 473830i bk10: 896a 476183i bk11: 872a 475299i bk12: 764a 475541i bk13: 754a 476540i bk14: 758a 477841i bk15: 750a 478751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905330
Row_Buffer_Locality_read = 0.953377
Row_Buffer_Locality_write = 0.750450
Bank_Level_Parallism = 2.155483
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.178393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093099 
total_CMD = 485568 
util_bw = 45206 
Wasted_Col = 29845 
Wasted_Row = 13346 
Idle = 397171 

BW Util Bottlenecks: 
RCDc_limit = 6886 
RCDWRc_limit = 5522 
WTRc_limit = 5242 
RTWc_limit = 20050 
CCDLc_limit = 16151 
rwq = 0 
CCDLc_limit_alone = 11637 
WTRc_limit_alone = 4778 
RTWc_limit_alone = 16000 

Commands details: 
total_CMD = 485568 
n_nop = 459037 
Read = 16108 
Write = 0 
L2_Alloc = 0 
L2_WB = 6495 
n_act = 2013 
n_pre = 1997 
n_ref = 0 
n_req = 21105 
total_req = 22603 

Dual Bus Interface Util: 
issued_total_row = 4010 
issued_total_col = 22603 
Row_Bus_Util =  0.008258 
CoL_Bus_Util = 0.046550 
Either_Row_CoL_Bus_Util = 0.054639 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003091 
queue_avg = 1.667606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 367928 -   mf: uid=1915438, sid4294967295:w4294967295, part=4, addr=0xc005f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367828), 
Ready @ 367952 -   mf: uid=1915445, sid4294967295:w4294967295, part=4, addr=0xc00bf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (367852), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=458178 n_act=2396 n_pre=2380 n_ref_event=463904 n_req=21346 n_rd=16528 n_rd_L2_A=0 n_write=0 n_wr_bk=6175 bw_util=0.09351
n_activity=114715 dram_eff=0.3958
bk0: 1142a 474382i bk1: 1040a 474611i bk2: 1180a 474958i bk3: 1098a 475164i bk4: 1284a 472954i bk5: 1212a 473805i bk6: 1232a 473457i bk7: 1134a 475209i bk8: 1164a 473548i bk9: 1146a 474592i bk10: 888a 475595i bk11: 886a 476393i bk12: 822a 477266i bk13: 764a 476927i bk14: 768a 478121i bk15: 768a 478542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888457
Row_Buffer_Locality_read = 0.942340
Row_Buffer_Locality_write = 0.703611
Bank_Level_Parallism = 1.937162
Bank_Level_Parallism_Col = 1.825535
Bank_Level_Parallism_Ready = 1.127631
write_to_read_ratio_blp_rw_average = 0.449911
GrpLevelPara = 1.467671 

BW Util details:
bwutil = 0.093511 
total_CMD = 485568 
util_bw = 45406 
Wasted_Col = 35055 
Wasted_Row = 15464 
Idle = 389643 

BW Util Bottlenecks: 
RCDc_limit = 9066 
RCDWRc_limit = 6793 
WTRc_limit = 5756 
RTWc_limit = 20208 
CCDLc_limit = 17516 
rwq = 0 
CCDLc_limit_alone = 12636 
WTRc_limit_alone = 5206 
RTWc_limit_alone = 15878 

Commands details: 
total_CMD = 485568 
n_nop = 458178 
Read = 16528 
Write = 0 
L2_Alloc = 0 
L2_WB = 6175 
n_act = 2396 
n_pre = 2380 
n_ref = 463904 
n_req = 21346 
total_req = 22703 

Dual Bus Interface Util: 
issued_total_row = 4776 
issued_total_col = 22703 
Row_Bus_Util =  0.009836 
CoL_Bus_Util = 0.046756 
Either_Row_CoL_Bus_Util = 0.056408 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.003249 
queue_avg = 1.395452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=485568 n_nop=459380 n_act=1854 n_pre=1838 n_ref_event=0 n_req=21053 n_rd=16060 n_rd_L2_A=0 n_write=0 n_wr_bk=6490 bw_util=0.09288
n_activity=101111 dram_eff=0.446
bk0: 1060a 474926i bk1: 1038a 474456i bk2: 1100a 475372i bk3: 1098a 474434i bk4: 1224a 472866i bk5: 1208a 472986i bk6: 1142a 473020i bk7: 1142a 473791i bk8: 1136a 473415i bk9: 1148a 473649i bk10: 872a 475129i bk11: 874a 475535i bk12: 750a 476332i bk13: 762a 476821i bk14: 750a 477843i bk15: 756a 478407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912649
Row_Buffer_Locality_read = 0.957534
Row_Buffer_Locality_write = 0.768276
Bank_Level_Parallism = 2.210995
Bank_Level_Parallism_Col = 2.140381
Bank_Level_Parallism_Ready = 1.186559
write_to_read_ratio_blp_rw_average = 0.491107
GrpLevelPara = 1.665272 

BW Util details:
bwutil = 0.092881 
total_CMD = 485568 
util_bw = 45100 
Wasted_Col = 30124 
Wasted_Row = 11789 
Idle = 398555 

BW Util Bottlenecks: 
RCDc_limit = 6299 
RCDWRc_limit = 4904 
WTRc_limit = 5730 
RTWc_limit = 22916 
CCDLc_limit = 16667 
rwq = 0 
CCDLc_limit_alone = 11954 
WTRc_limit_alone = 5174 
RTWc_limit_alone = 18759 

Commands details: 
total_CMD = 485568 
n_nop = 459380 
Read = 16060 
Write = 0 
L2_Alloc = 0 
L2_WB = 6490 
n_act = 1854 
n_pre = 1838 
n_ref = 0 
n_req = 21053 
total_req = 22550 

Dual Bus Interface Util: 
issued_total_row = 3692 
issued_total_col = 22550 
Row_Bus_Util =  0.007603 
CoL_Bus_Util = 0.046440 
Either_Row_CoL_Bus_Util = 0.053933 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.002062 
queue_avg = 1.588369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63396, Miss = 11384, Miss_rate = 0.180, Pending_hits = 4129, Reservation_fails = 3188
L2_cache_bank[1]: Access = 38172, Miss = 10142, Miss_rate = 0.266, Pending_hits = 3288, Reservation_fails = 2806
L2_cache_bank[2]: Access = 37380, Miss = 10162, Miss_rate = 0.272, Pending_hits = 3532, Reservation_fails = 2335
L2_cache_bank[3]: Access = 38052, Miss = 10142, Miss_rate = 0.267, Pending_hits = 3496, Reservation_fails = 3447
L2_cache_bank[4]: Access = 37792, Miss = 10162, Miss_rate = 0.269, Pending_hits = 3168, Reservation_fails = 2302
L2_cache_bank[5]: Access = 63356, Miss = 11336, Miss_rate = 0.179, Pending_hits = 4156, Reservation_fails = 3764
L2_cache_bank[6]: Access = 37708, Miss = 10162, Miss_rate = 0.269, Pending_hits = 3329, Reservation_fails = 2310
L2_cache_bank[7]: Access = 37656, Miss = 10136, Miss_rate = 0.269, Pending_hits = 3615, Reservation_fails = 2517
L2_cache_bank[8]: Access = 62778, Miss = 11360, Miss_rate = 0.181, Pending_hits = 4014, Reservation_fails = 3243
L2_cache_bank[9]: Access = 37884, Miss = 10124, Miss_rate = 0.267, Pending_hits = 3227, Reservation_fails = 2498
L2_cache_bank[10]: Access = 37540, Miss = 10142, Miss_rate = 0.270, Pending_hits = 3491, Reservation_fails = 2331
L2_cache_bank[11]: Access = 37616, Miss = 10112, Miss_rate = 0.269, Pending_hits = 3439, Reservation_fails = 2197
L2_total_cache_accesses = 529330
L2_total_cache_misses = 125364
L2_total_cache_miss_rate = 0.2368
L2_total_cache_pending_hits = 42884
L2_total_cache_reservation_fails = 32938
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9144
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 900
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9144
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=529330
icnt_total_pkts_simt_to_mem=202765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.72079
	minimum = 5
	maximum = 59
Network latency average = 5.70033
	minimum = 5
	maximum = 58
Slowest packet = 684484
Flit latency average = 6.12789
	minimum = 5
	maximum = 57
Slowest flit = 731339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013677
	minimum = 0.00407726 (at node 1)
	maximum = 0.0468885 (at node 15)
Accepted packet rate average = 0.013677
	minimum = 0.00444317 (at node 22)
	maximum = 0.019759 (at node 2)
Injected flit rate average = 0.0145172
	minimum = 0.00488748 (at node 1)
	maximum = 0.0468885 (at node 15)
Accepted flit rate average= 0.0145172
	minimum = 0.00548862 (at node 22)
	maximum = 0.019759 (at node 2)
Injected packet length average = 1.06143
Accepted packet length average = 1.06143
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1223 (11 samples)
	minimum = 5 (11 samples)
	maximum = 222.091 (11 samples)
Network latency average = 16.2866 (11 samples)
	minimum = 5 (11 samples)
	maximum = 219.545 (11 samples)
Flit latency average = 15.7367 (11 samples)
	minimum = 5 (11 samples)
	maximum = 219 (11 samples)
Fragmentation average = 0.000132598 (11 samples)
	minimum = 0 (11 samples)
	maximum = 15.3636 (11 samples)
Injected packet rate average = 0.0673963 (11 samples)
	minimum = 0.0260859 (11 samples)
	maximum = 0.169156 (11 samples)
Accepted packet rate average = 0.0673963 (11 samples)
	minimum = 0.0294623 (11 samples)
	maximum = 0.0991154 (11 samples)
Injected flit rate average = 0.0720153 (11 samples)
	minimum = 0.0340397 (11 samples)
	maximum = 0.169337 (11 samples)
Accepted flit rate average = 0.0720153 (11 samples)
	minimum = 0.0401355 (11 samples)
	maximum = 0.0991154 (11 samples)
Injected packet size average = 1.06853 (11 samples)
Accepted packet size average = 1.06853 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 3 sec (1023 sec)
gpgpu_simulation_rate = 65230 (inst/sec)
gpgpu_simulation_rate = 359 (cycle/sec)
gpgpu_silicon_slowdown = 1949860x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (28,28,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
kernel_stream_id = 61582
gpu_sim_cycle = 29322
gpu_sim_insn = 18665472
gpu_ipc =     636.5688
gpu_tot_sim_cycle = 397183
gpu_tot_sim_insn = 85396448
gpu_tot_ipc =     215.0053
gpu_tot_issued_cta = 3608
gpu_occupancy = 78.3129% 
gpu_tot_occupancy = 38.3933% 
max_total_param_size = 0
gpu_stall_dramfull = 24749
gpu_stall_icnt2sh    = 93322
partiton_level_parallism =       1.4455
partiton_level_parallism_total  =       0.4990
partiton_level_parallism_util =       1.9408
partiton_level_parallism_util_total  =       1.8342
L2_BW  =     110.3514 GB/Sec
L2_BW_total  =      37.9994 GB/Sec
gpu_total_sim_rate=66147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1389404
	L1I_total_cache_misses = 15974
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11966
L1D_cache:
	L1D_cache_core[0]: Access = 15624, Miss = 9166, Miss_rate = 0.587, Pending_hits = 866, Reservation_fails = 4257
	L1D_cache_core[1]: Access = 15383, Miss = 9081, Miss_rate = 0.590, Pending_hits = 824, Reservation_fails = 3377
	L1D_cache_core[2]: Access = 15544, Miss = 9088, Miss_rate = 0.585, Pending_hits = 999, Reservation_fails = 4356
	L1D_cache_core[3]: Access = 15240, Miss = 9130, Miss_rate = 0.599, Pending_hits = 982, Reservation_fails = 5505
	L1D_cache_core[4]: Access = 15480, Miss = 8979, Miss_rate = 0.580, Pending_hits = 948, Reservation_fails = 3909
	L1D_cache_core[5]: Access = 15608, Miss = 9152, Miss_rate = 0.586, Pending_hits = 956, Reservation_fails = 2972
	L1D_cache_core[6]: Access = 15608, Miss = 9215, Miss_rate = 0.590, Pending_hits = 912, Reservation_fails = 4039
	L1D_cache_core[7]: Access = 15480, Miss = 9130, Miss_rate = 0.590, Pending_hits = 858, Reservation_fails = 3451
	L1D_cache_core[8]: Access = 15672, Miss = 9310, Miss_rate = 0.594, Pending_hits = 907, Reservation_fails = 3628
	L1D_cache_core[9]: Access = 15447, Miss = 9084, Miss_rate = 0.588, Pending_hits = 937, Reservation_fails = 4870
	L1D_cache_core[10]: Access = 15288, Miss = 9210, Miss_rate = 0.602, Pending_hits = 992, Reservation_fails = 5843
	L1D_cache_core[11]: Access = 15608, Miss = 9197, Miss_rate = 0.589, Pending_hits = 1016, Reservation_fails = 2788
	L1D_cache_core[12]: Access = 15544, Miss = 9174, Miss_rate = 0.590, Pending_hits = 1051, Reservation_fails = 3596
	L1D_cache_core[13]: Access = 15352, Miss = 9128, Miss_rate = 0.595, Pending_hits = 893, Reservation_fails = 4182
	L1D_cache_core[14]: Access = 15672, Miss = 9098, Miss_rate = 0.581, Pending_hits = 944, Reservation_fails = 2904
	L1D_total_cache_accesses = 232550
	L1D_total_cache_misses = 137142
	L1D_total_cache_miss_rate = 0.5897
	L1D_total_cache_pending_hits = 14085
	L1D_total_cache_reservation_fails = 59677
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2399
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 293183
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2103
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1526
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 294784

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 14073
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1237
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2103
ctas_completed 3608, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 8082, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 87926016
gpgpu_n_tot_w_icount = 2747688
gpgpu_n_stall_shd_mem = 144326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133667
gpgpu_n_mem_write_global = 59494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2768896
gpgpu_n_store_insn = 951904
gpgpu_n_shmem_insn = 31112352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700288
gpgpu_n_shmem_bkconflict = 28448
gpgpu_n_l1cache_bkconflict = 4326
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4326
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:530015	W0_Idle:2495566	W0_Scoreboard:2722491	W1:1264	W2:1184	W3:1104	W4:1024	W5:944	W6:864	W7:784	W8:704	W9:624	W10:544	W11:464	W12:384	W13:304	W14:224	W15:136	W16:140366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1382154	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1069336 {8:133667,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4283568 {72:59494,}
traffic_breakdown_coretomem[INST_ACC_R] = 40192 {8:5024,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21386720 {40:534668,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 951904 {8:118988,}
traffic_breakdown_memtocore[INST_ACC_R] = 803840 {40:20096,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 681 
max_icnt2sh_latency = 248 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 58 
mrq_lat_table:43107 	11668 	9907 	15389 	33568 	29503 	14937 	3479 	719 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	384297 	250172 	18804 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4675 	281 	78 	179225 	7481 	5525 	798 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	66730 	97329 	99234 	123187 	203459 	63747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	359 	104 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15484     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     16237     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.893204 10.407408  8.947090 10.682634  8.060606 10.282051  8.425340 11.103826  8.075556 10.747369  7.988700  9.898089  8.734265 11.073171 10.438597 14.000000 
dram[1]: 11.908451 10.534162 11.414013 10.690476 10.640212  9.193548  9.658768 11.657143 10.583333 10.078817 10.193548 10.797203 11.929204 10.180451 14.326087 14.191489 
dram[2]: 10.584906  7.210526 10.102273  8.317073 11.055248  8.429864 10.819149  7.889362 10.956989  8.457944  9.756098  7.988304 10.396947  8.829787 13.714286  9.483871 
dram[3]: 10.702532 11.000000 10.529411 10.975610  9.350468  9.824390 11.848837  9.741627  9.836538 10.324873 11.591241 10.240000  9.927008 11.739130 13.078431 14.347826 
dram[4]:  7.372727 10.453416  8.819588 10.289018  8.078260 10.404145  8.367713 10.684211  8.212669 10.355330  7.874286  9.762500  8.843971 11.239670  9.564516 14.000000 
dram[5]: 12.840909 11.692307 11.848684 11.587097 11.223464 10.768817 10.505155 12.203593 10.099503 11.418994 10.769231 10.530612 11.487180 12.440367 15.372093 15.136364 
average row locality = 162339/15928 = 10.192052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       407       496       470       584       526       638       519       672       528       672       406       496       348       449       330       416 
dram[1]:       492       496       584       584       638       638       672       672       672       672       512       496       449       449       416       416 
dram[2]:       492       416       584       472       638       524       672       517       672       529       512       390       449       347       416       328 
dram[3]:       492       500       584       584       638       642       672       672       672       672       512       496       449       446       416       416 
dram[4]:       409       500       472       584       520       642       516       672       530       672       396       496       352       446       330       416 
dram[5]:       495       499       583       584       638       641       672       672       672       672       500       496       447       448       416       416 
total dram writes = 50440
bank skew: 672/328 = 2.05
chip skew: 8863/7953 = 1.11
average mf latency per bank:
dram[0]:       9452      3937      8348      3673      7280      3028      6741      1605      6077      1531      5427      1581      5387      1500      5849      1591
dram[1]:       3900      3812      3397      3641      3036      3032      1664      1624      1596      1495      1511      1682      1541      1475      1596      1581
dram[2]:       3984      8227      3654      7810      3067      6795      1578      6524      1564      5671      1563      5496      1487      5223      1586      6019
dram[3]:       3984      3767      3573      3451      3007      2821      1585      1638      1493      1521      1614      1511      1502      1524      1581      1577
dram[4]:       9702      3846      8512      3746      7534      2873      6788      1619      5804      1498      5299      1545      5238      1514      6262      1628
dram[5]:       3835      3794      3461      3689      3041      2864      1645      1638      1543      1514      1508      1632      1575      1463      1592      1602
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       518       867       543       699       471       598       502       722       516
dram[1]:        470       489       494       533       665       628       811       649       747       525       470       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       590       932       474       702       459       626       462       712
dram[3]:        510       458       553       523       602       661       636       774       523       751       485       434       485       467       438       449
dram[4]:        735       495      1001       656      1106       607      1112       523       924       495       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       759       619       429       503       495       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=490468 n_act=2790 n_pre=2774 n_ref_event=0 n_req=26520 n_rd=20364 n_rd_L2_A=0 n_write=0 n_wr_bk=7957 bw_util=0.108
n_activity=139840 dram_eff=0.405
bk0: 1308a 511076i bk1: 1306a 511539i bk2: 1322a 512401i bk3: 1338a 511259i bk4: 1448a 509733i bk5: 1516a 509213i bk6: 1450a 509425i bk7: 1520a 509357i bk8: 1402a 509211i bk9: 1530a 508957i bk10: 1098a 511729i bk11: 1174a 512127i bk12: 976a 514040i bk13: 1020a 512438i bk14: 932a 514661i bk15: 1024a 514173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895211
Row_Buffer_Locality_read = 0.946425
Row_Buffer_Locality_write = 0.725796
Bank_Level_Parallism = 1.996429
Bank_Level_Parallism_Col = 1.917730
Bank_Level_Parallism_Ready = 1.149216
write_to_read_ratio_blp_rw_average = 0.467593
GrpLevelPara = 1.508507 

BW Util details:
bwutil = 0.108039 
total_CMD = 524272 
util_bw = 56642 
Wasted_Col = 42293 
Wasted_Row = 18658 
Idle = 406679 

BW Util Bottlenecks: 
RCDc_limit = 10352 
RCDWRc_limit = 7938 
WTRc_limit = 6880 
RTWc_limit = 26552 
CCDLc_limit = 22705 
rwq = 0 
CCDLc_limit_alone = 15911 
WTRc_limit_alone = 6118 
RTWc_limit_alone = 20520 

Commands details: 
total_CMD = 524272 
n_nop = 490468 
Read = 20364 
Write = 0 
L2_Alloc = 0 
L2_WB = 7957 
n_act = 2790 
n_pre = 2774 
n_ref = 0 
n_req = 26520 
total_req = 28321 

Dual Bus Interface Util: 
issued_total_row = 5564 
issued_total_col = 28321 
Row_Bus_Util =  0.010613 
CoL_Bus_Util = 0.054020 
Either_Row_CoL_Bus_Util = 0.064478 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.002396 
queue_avg = 1.671171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=489550 n_act=2559 n_pre=2543 n_ref_event=0 n_req=27615 n_rd=20844 n_rd_L2_A=0 n_write=0 n_wr_bk=8858 bw_util=0.1133
n_activity=131063 dram_eff=0.4532
bk0: 1314a 509973i bk1: 1316a 509716i bk2: 1346a 510882i bk3: 1350a 509816i bk4: 1522a 507453i bk5: 1506a 506917i bk6: 1526a 506967i bk7: 1528a 508170i bk8: 1520a 508154i bk9: 1534a 508297i bk10: 1188a 510413i bk11: 1164a 511402i bk12: 1006a 511897i bk13: 1012a 510562i bk14: 998a 513314i bk15: 1014a 513195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907840
Row_Buffer_Locality_read = 0.954663
Row_Buffer_Locality_write = 0.763698
Bank_Level_Parallism = 2.277735
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.202879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113308 
total_CMD = 524272 
util_bw = 59404 
Wasted_Col = 38056 
Wasted_Row = 16604 
Idle = 410208 

BW Util Bottlenecks: 
RCDc_limit = 8554 
RCDWRc_limit = 6774 
WTRc_limit = 6983 
RTWc_limit = 28127 
CCDLc_limit = 21851 
rwq = 0 
CCDLc_limit_alone = 15009 
WTRc_limit_alone = 6263 
RTWc_limit_alone = 22005 

Commands details: 
total_CMD = 524272 
n_nop = 489550 
Read = 20844 
Write = 0 
L2_Alloc = 0 
L2_WB = 8858 
n_act = 2559 
n_pre = 2543 
n_ref = 0 
n_req = 27615 
total_req = 29702 

Dual Bus Interface Util: 
issued_total_row = 5102 
issued_total_col = 29702 
Row_Bus_Util =  0.009732 
CoL_Bus_Util = 0.056654 
Either_Row_CoL_Bus_Util = 0.066229 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.002362 
queue_avg = 2.121447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12145
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=490420 n_act=2836 n_pre=2820 n_ref_event=0 n_req=26503 n_rd=20346 n_rd_L2_A=0 n_write=0 n_wr_bk=7958 bw_util=0.108
n_activity=140436 dram_eff=0.4031
bk0: 1306a 511555i bk1: 1318a 510755i bk2: 1332a 510897i bk3: 1334a 511129i bk4: 1512a 509628i bk5: 1450a 509795i bk6: 1522a 509921i bk7: 1444a 509345i bk8: 1526a 509295i bk9: 1396a 510309i bk10: 1208a 512463i bk11: 1062a 512901i bk12: 1020a 512740i bk13: 972a 514071i bk14: 1024a 513831i bk15: 920a 514298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893521
Row_Buffer_Locality_read = 0.945493
Row_Buffer_Locality_write = 0.721780
Bank_Level_Parallism = 1.979440
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.148153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107974 
total_CMD = 524272 
util_bw = 56608 
Wasted_Col = 42165 
Wasted_Row = 18948 
Idle = 406551 

BW Util Bottlenecks: 
RCDc_limit = 10381 
RCDWRc_limit = 8026 
WTRc_limit = 6932 
RTWc_limit = 25335 
CCDLc_limit = 22098 
rwq = 0 
CCDLc_limit_alone = 15607 
WTRc_limit_alone = 6254 
RTWc_limit_alone = 19522 

Commands details: 
total_CMD = 524272 
n_nop = 490420 
Read = 20346 
Write = 0 
L2_Alloc = 0 
L2_WB = 7958 
n_act = 2836 
n_pre = 2820 
n_ref = 0 
n_req = 26503 
total_req = 28304 

Dual Bus Interface Util: 
issued_total_row = 5656 
issued_total_col = 28304 
Row_Bus_Util =  0.010788 
CoL_Bus_Util = 0.053987 
Either_Row_CoL_Bus_Util = 0.064570 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.003190 
queue_avg = 1.593959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=489462 n_act=2600 n_pre=2584 n_ref_event=0 n_req=27643 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=8863 bw_util=0.1134
n_activity=130354 dram_eff=0.4562
bk0: 1314a 509814i bk1: 1322a 510137i bk2: 1344a 509989i bk3: 1354a 510362i bk4: 1512a 507325i bk5: 1522a 506814i bk6: 1526a 508720i bk7: 1524a 506541i bk8: 1534a 507941i bk9: 1522a 507369i bk10: 1196a 511416i bk11: 1156a 510292i bk12: 1018a 510326i bk13: 1010a 512276i bk14: 1014a 512900i bk15: 1000a 513965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906486
Row_Buffer_Locality_read = 0.953949
Row_Buffer_Locality_write = 0.760295
Bank_Level_Parallism = 2.293607
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.195580
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113418 
total_CMD = 524272 
util_bw = 59462 
Wasted_Col = 37944 
Wasted_Row = 16265 
Idle = 410601 

BW Util Bottlenecks: 
RCDc_limit = 8616 
RCDWRc_limit = 6905 
WTRc_limit = 7035 
RTWc_limit = 27993 
CCDLc_limit = 21351 
rwq = 0 
CCDLc_limit_alone = 14835 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 22138 

Commands details: 
total_CMD = 524272 
n_nop = 489462 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 8863 
n_act = 2600 
n_pre = 2584 
n_ref = 0 
n_req = 27643 
total_req = 29731 

Dual Bus Interface Util: 
issued_total_row = 5184 
issued_total_col = 29731 
Row_Bus_Util =  0.009888 
CoL_Bus_Util = 0.056709 
Either_Row_CoL_Bus_Util = 0.066397 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.003016 
queue_avg = 2.101682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=490440 n_act=2834 n_pre=2818 n_ref_event=463904 n_req=26490 n_rd=20336 n_rd_L2_A=0 n_write=0 n_wr_bk=7953 bw_util=0.1079
n_activity=139310 dram_eff=0.4061
bk0: 1302a 511464i bk1: 1300a 510762i bk2: 1340a 511747i bk3: 1334a 510913i bk4: 1448a 509845i bk5: 1516a 508804i bk6: 1456a 509927i bk7: 1518a 509887i bk8: 1400a 509599i bk9: 1528a 509344i bk10: 1070a 512076i bk11: 1182a 512022i bk12: 970a 514017i bk13: 1020a 512659i bk14: 928a 514534i bk15: 1024a 514574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893582
Row_Buffer_Locality_read = 0.945761
Row_Buffer_Locality_write = 0.721157
Bank_Level_Parallism = 1.994799
Bank_Level_Parallism_Col = 1.893389
Bank_Level_Parallism_Ready = 1.129662
write_to_read_ratio_blp_rw_average = 0.464913
GrpLevelPara = 1.500605 

BW Util details:
bwutil = 0.107917 
total_CMD = 524272 
util_bw = 56578 
Wasted_Col = 42511 
Wasted_Row = 18137 
Idle = 407046 

BW Util Bottlenecks: 
RCDc_limit = 10354 
RCDWRc_limit = 7986 
WTRc_limit = 7435 
RTWc_limit = 26344 
CCDLc_limit = 22401 
rwq = 0 
CCDLc_limit_alone = 15623 
WTRc_limit_alone = 6693 
RTWc_limit_alone = 20308 

Commands details: 
total_CMD = 524272 
n_nop = 490440 
Read = 20336 
Write = 0 
L2_Alloc = 0 
L2_WB = 7953 
n_act = 2834 
n_pre = 2818 
n_ref = 463904 
n_req = 26490 
total_req = 28289 

Dual Bus Interface Util: 
issued_total_row = 5652 
issued_total_col = 28289 
Row_Bus_Util =  0.010781 
CoL_Bus_Util = 0.053959 
Either_Row_CoL_Bus_Util = 0.064531 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.003222 
queue_avg = 1.668083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524272 n_nop=489929 n_act=2393 n_pre=2377 n_ref_event=0 n_req=27568 n_rd=20802 n_rd_L2_A=0 n_write=0 n_wr_bk=8851 bw_util=0.1131
n_activity=129047 dram_eff=0.4596
bk0: 1316a 510672i bk1: 1290a 510114i bk2: 1356a 510533i bk3: 1350a 509345i bk4: 1520a 507032i bk5: 1512a 507375i bk6: 1526a 506644i bk7: 1526a 507441i bk8: 1518a 506593i bk9: 1532a 508064i bk10: 1156a 510373i bk11: 1168a 510627i bk12: 1004a 511626i bk13: 1014a 512272i bk14: 1002a 512920i bk15: 1012a 513785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913741
Row_Buffer_Locality_read = 0.958466
Row_Buffer_Locality_write = 0.776234
Bank_Level_Parallism = 2.338817
Bank_Level_Parallism_Col = 2.264589
Bank_Level_Parallism_Ready = 1.203374
write_to_read_ratio_blp_rw_average = 0.509634
GrpLevelPara = 1.733236 

BW Util details:
bwutil = 0.113121 
total_CMD = 524272 
util_bw = 59306 
Wasted_Col = 38460 
Wasted_Row = 14231 
Idle = 412275 

BW Util Bottlenecks: 
RCDc_limit = 7770 
RCDWRc_limit = 6252 
WTRc_limit = 7656 
RTWc_limit = 31925 
CCDLc_limit = 22001 
rwq = 0 
CCDLc_limit_alone = 15294 
WTRc_limit_alone = 6910 
RTWc_limit_alone = 25964 

Commands details: 
total_CMD = 524272 
n_nop = 489929 
Read = 20802 
Write = 0 
L2_Alloc = 0 
L2_WB = 8851 
n_act = 2393 
n_pre = 2377 
n_ref = 0 
n_req = 27568 
total_req = 29653 

Dual Bus Interface Util: 
issued_total_row = 4770 
issued_total_col = 29653 
Row_Bus_Util =  0.009098 
CoL_Bus_Util = 0.056560 
Either_Row_CoL_Bus_Util = 0.065506 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.002329 
queue_avg = 2.039571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78284, Miss = 13124, Miss_rate = 0.168, Pending_hits = 4957, Reservation_fails = 3359
L2_cache_bank[1]: Access = 49476, Miss = 13122, Miss_rate = 0.265, Pending_hits = 4327, Reservation_fails = 2843
L2_cache_bank[2]: Access = 48332, Miss = 13152, Miss_rate = 0.272, Pending_hits = 4607, Reservation_fails = 2380
L2_cache_bank[3]: Access = 49192, Miss = 13122, Miss_rate = 0.267, Pending_hits = 4468, Reservation_fails = 3478
L2_cache_bank[4]: Access = 49128, Miss = 13152, Miss_rate = 0.268, Pending_hits = 4237, Reservation_fails = 2329
L2_cache_bank[5]: Access = 78356, Miss = 13078, Miss_rate = 0.167, Pending_hits = 4999, Reservation_fails = 4169
L2_cache_bank[6]: Access = 48832, Miss = 13152, Miss_rate = 0.269, Pending_hits = 4330, Reservation_fails = 2338
L2_cache_bank[7]: Access = 48420, Miss = 13134, Miss_rate = 0.271, Pending_hits = 4682, Reservation_fails = 2632
L2_cache_bank[8]: Access = 77942, Miss = 13098, Miss_rate = 0.168, Pending_hits = 4856, Reservation_fails = 3530
L2_cache_bank[9]: Access = 48908, Miss = 13118, Miss_rate = 0.268, Pending_hits = 4316, Reservation_fails = 2650
L2_cache_bank[10]: Access = 48516, Miss = 13122, Miss_rate = 0.270, Pending_hits = 4546, Reservation_fails = 2366
L2_cache_bank[11]: Access = 48396, Miss = 13102, Miss_rate = 0.271, Pending_hits = 4425, Reservation_fails = 2223
L2_total_cache_accesses = 673782
L2_total_cache_misses = 157476
L2_total_cache_miss_rate = 0.2337
L2_total_cache_pending_hits = 54750
L2_total_cache_reservation_fails = 34297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11263
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 551
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 52
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 119064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25088
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 549
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 413
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=673782
icnt_total_pkts_simt_to_mem=257694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.0385
	minimum = 5
	maximum = 246
Network latency average = 42.6452
	minimum = 5
	maximum = 229
Slowest packet = 687585
Flit latency average = 40.2405
	minimum = 5
	maximum = 229
Slowest flit = 797668
Fragmentation average = 0.0016485
	minimum = 0
	maximum = 116
Injected packet rate average = 0.235996
	minimum = 0.0919787 (at node 1)
	maximum = 0.517154 (at node 23)
Accepted packet rate average = 0.235996
	minimum = 0.112168 (at node 22)
	maximum = 0.344588 (at node 0)
Injected flit rate average = 0.251841
	minimum = 0.119262 (at node 1)
	maximum = 0.517154 (at node 23)
Accepted flit rate average= 0.251841
	minimum = 0.152957 (at node 22)
	maximum = 0.344588 (at node 0)
Injected packet length average = 1.06714
Accepted packet length average = 1.06714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4486 (12 samples)
	minimum = 5 (12 samples)
	maximum = 224.083 (12 samples)
Network latency average = 18.4831 (12 samples)
	minimum = 5 (12 samples)
	maximum = 220.333 (12 samples)
Flit latency average = 17.7787 (12 samples)
	minimum = 5 (12 samples)
	maximum = 219.833 (12 samples)
Fragmentation average = 0.000258923 (12 samples)
	minimum = 0 (12 samples)
	maximum = 23.75 (12 samples)
Injected packet rate average = 0.0814463 (12 samples)
	minimum = 0.031577 (12 samples)
	maximum = 0.198156 (12 samples)
Accepted packet rate average = 0.0814463 (12 samples)
	minimum = 0.0363545 (12 samples)
	maximum = 0.119571 (12 samples)
Injected flit rate average = 0.0870007 (12 samples)
	minimum = 0.0411415 (12 samples)
	maximum = 0.198322 (12 samples)
Accepted flit rate average = 0.0870007 (12 samples)
	minimum = 0.0495373 (12 samples)
	maximum = 0.119571 (12 samples)
Injected packet size average = 1.0682 (12 samples)
Accepted packet size average = 1.0682 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 31 sec (1291 sec)
gpgpu_simulation_rate = 66147 (inst/sec)
gpgpu_simulation_rate = 307 (cycle/sec)
gpgpu_silicon_slowdown = 2280130x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
kernel_stream_id = 56057
gpu_sim_cycle = 30316
gpu_sim_insn = 19880
gpu_ipc =       0.6558
gpu_tot_sim_cycle = 427499
gpu_tot_sim_insn = 85416328
gpu_tot_ipc =     199.8047
gpu_tot_issued_cta = 3609
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 38.1360% 
max_total_param_size = 0
gpu_stall_dramfull = 24749
gpu_stall_icnt2sh    = 93322
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4637
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8339
L2_BW  =       0.1049 GB/Sec
L2_BW_total  =      35.3121 GB/Sec
gpu_total_sim_rate=61274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1391076
	L1I_total_cache_misses = 15986
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11966
L1D_cache:
	L1D_cache_core[0]: Access = 15624, Miss = 9166, Miss_rate = 0.587, Pending_hits = 866, Reservation_fails = 4257
	L1D_cache_core[1]: Access = 15383, Miss = 9081, Miss_rate = 0.590, Pending_hits = 824, Reservation_fails = 3377
	L1D_cache_core[2]: Access = 15544, Miss = 9088, Miss_rate = 0.585, Pending_hits = 999, Reservation_fails = 4356
	L1D_cache_core[3]: Access = 15240, Miss = 9130, Miss_rate = 0.599, Pending_hits = 982, Reservation_fails = 5505
	L1D_cache_core[4]: Access = 15480, Miss = 8979, Miss_rate = 0.580, Pending_hits = 948, Reservation_fails = 3909
	L1D_cache_core[5]: Access = 15608, Miss = 9152, Miss_rate = 0.586, Pending_hits = 956, Reservation_fails = 2972
	L1D_cache_core[6]: Access = 15608, Miss = 9215, Miss_rate = 0.590, Pending_hits = 912, Reservation_fails = 4039
	L1D_cache_core[7]: Access = 15480, Miss = 9130, Miss_rate = 0.590, Pending_hits = 858, Reservation_fails = 3451
	L1D_cache_core[8]: Access = 15672, Miss = 9310, Miss_rate = 0.594, Pending_hits = 907, Reservation_fails = 3628
	L1D_cache_core[9]: Access = 15447, Miss = 9084, Miss_rate = 0.588, Pending_hits = 937, Reservation_fails = 4870
	L1D_cache_core[10]: Access = 15288, Miss = 9210, Miss_rate = 0.602, Pending_hits = 992, Reservation_fails = 5843
	L1D_cache_core[11]: Access = 15608, Miss = 9197, Miss_rate = 0.589, Pending_hits = 1016, Reservation_fails = 2788
	L1D_cache_core[12]: Access = 15544, Miss = 9174, Miss_rate = 0.590, Pending_hits = 1051, Reservation_fails = 3596
	L1D_cache_core[13]: Access = 15383, Miss = 9144, Miss_rate = 0.594, Pending_hits = 893, Reservation_fails = 4182
	L1D_cache_core[14]: Access = 15672, Miss = 9098, Miss_rate = 0.581, Pending_hits = 944, Reservation_fails = 2904
	L1D_total_cache_accesses = 232581
	L1D_total_cache_misses = 137158
	L1D_total_cache_miss_rate = 0.5897
	L1D_total_cache_pending_hits = 14085
	L1D_total_cache_reservation_fails = 59677
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 84756
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 3609, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
12237, 8082, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 88020384
gpgpu_n_tot_w_icount = 2750637
gpgpu_n_stall_shd_mem = 144830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 133683
gpgpu_n_mem_write_global = 59509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2769152
gpgpu_n_store_insn = 952144
gpgpu_n_shmem_insn = 31117048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2700384
gpgpu_n_shmem_bkconflict = 28952
gpgpu_n_l1cache_bkconflict = 4326
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28952
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4326
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:530015	W0_Idle:2531391	W0_Scoreboard:2744347	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:140677	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2596770
single_issue_nums: WS0:1385103	WS1:1365534	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1069464 {8:133683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4284648 {72:59509,}
traffic_breakdown_coretomem[INST_ACC_R] = 40288 {8:5036,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21389280 {40:534732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 952144 {8:119018,}
traffic_breakdown_memtocore[INST_ACC_R] = 805760 {40:20144,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 681 
max_icnt2sh_latency = 248 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 58 
mrq_lat_table:43181 	11678 	9907 	15389 	33613 	29513 	14937 	3479 	719 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	384367 	250196 	18804 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4687 	281 	78 	179256 	7481 	5525 	798 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	66824 	97329 	99234 	123187 	203459 	63747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	369 	108 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15484     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     21323     27705 
dram[1]:     12235     16237     15756     15679     17846     18153     18871     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     21022 
dram[3]:     13503     13732     15669     15781     18131     17884     19119     18870     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12142     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     19553     27150 
dram[5]:     29741     11394     15758     15665     17847     18129     18976     19097     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.822967 10.407408  8.947090 10.682634  8.060606 10.282051  8.425340 11.103826  8.075556 10.747369  7.988700  9.898089  8.734265 11.073171 10.438597 14.000000 
dram[1]: 11.724138 10.534162 11.414013 10.690476 10.626316  9.193548  9.669811 11.657143 10.583333 10.078817 10.193548 10.797203 11.955752 10.180451 14.204301 14.191489 
dram[2]: 10.444445  7.210526 10.102273  8.317073 11.055248  8.429864 10.819149  7.889362 10.956989  8.457944  9.756098  7.988304 10.404580  8.829787 13.714286  9.483871 
dram[3]: 10.559006 11.000000 10.529411 10.975610  9.350468  9.834951 11.848837  9.752381  9.836538 10.324873 11.591241 10.240000  9.934306 11.765218 13.078431 14.225806 
dram[4]:  7.313901 10.453416  8.819588 10.289018  8.078260 10.404145  8.367713 10.684211  8.212669 10.355330  7.874286  9.762500  8.851064 11.239670  9.564516 14.000000 
dram[5]: 12.622222 11.692307 11.848684 11.587097 11.227777 10.768817 10.492308 12.203593 10.099503 11.418994 10.769231 10.530612 11.487180 12.477064 15.372093 14.988764 
average row locality = 162478/15955 = 10.183517
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       408       496       470       584       526       638       519       672       528       672       406       496       348       449       330       416 
dram[1]:       494       496       584       584       638       638       672       672       672       672       512       496       452       449       419       416 
dram[2]:       494       416       584       472       638       524       672       517       672       529       512       390       450       347       416       328 
dram[3]:       494       500       584       584       638       642       672       672       672       672       512       496       450       449       416       419 
dram[4]:       411       500       472       584       520       642       516       672       530       672       396       496       353       446       330       416 
dram[5]:       497       499       583       584       638       641       672       672       672       672       500       496       447       452       416       418 
total dram writes = 50472
bank skew: 672/328 = 2.05
chip skew: 8872/7956 = 1.12
average mf latency per bank:
dram[0]:       9428      3937      8348      3673      7280      3028      6741      1605      6077      1531      5427      1581      5387      1500      5849      1591
dram[1]:       3884      3812      3397      3641      3040      3032      1669      1624      1596      1495      1511      1682      1531      1475      1584      1581
dram[2]:       3968      8227      3654      7810      3067      6795      1578      6524      1564      5671      1563      5496      1484      5223      1586      6019
dram[3]:       3968      3767      3573      3451      3007      2827      1585      1644      1493      1521      1614      1511      1499      1514      1581      1566
dram[4]:       9655      3846      8512      3746      7534      2873      6788      1619      5804      1498      5299      1545      5223      1514      6262      1628
dram[5]:       3820      3794      3461      3689      3047      2864      1649      1638      1543      1514      1508      1632      1575      1450      1592      1595
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       518       867       543       699       471       598       502       722       516
dram[1]:        470       489       494       533       665       628       811       649       747       525       470       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       590       932       474       702       459       626       462       712
dram[3]:        510       458       553       523       602       661       636       774       523       751       485       434       485       467       438       449
dram[4]:        735       495      1001       656      1106       607      1112       523       924       495       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       759       619       429       503       495       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=530469 n_act=2793 n_pre=2777 n_ref_event=0 n_req=26529 n_rd=20372 n_rd_L2_A=0 n_write=0 n_wr_bk=7958 bw_util=0.1004
n_activity=139984 dram_eff=0.4048
bk0: 1316a 551007i bk1: 1306a 551552i bk2: 1322a 552415i bk3: 1338a 551273i bk4: 1448a 549748i bk5: 1516a 549229i bk6: 1450a 549441i bk7: 1520a 549373i bk8: 1402a 549227i bk9: 1530a 548973i bk10: 1098a 551745i bk11: 1174a 552143i bk12: 976a 554056i bk13: 1020a 552455i bk14: 932a 554679i bk15: 1024a 554191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895134
Row_Buffer_Locality_read = 0.946348
Row_Buffer_Locality_write = 0.725678
Bank_Level_Parallism = 1.995618
Bank_Level_Parallism_Col = 1.917251
Bank_Level_Parallism_Ready = 1.149169
write_to_read_ratio_blp_rw_average = 0.467423
GrpLevelPara = 1.508242 

BW Util details:
bwutil = 0.100410 
total_CMD = 564288 
util_bw = 56660 
Wasted_Col = 42330 
Wasted_Row = 18699 
Idle = 446599 

BW Util Bottlenecks: 
RCDc_limit = 10376 
RCDWRc_limit = 7945 
WTRc_limit = 6880 
RTWc_limit = 26552 
CCDLc_limit = 22711 
rwq = 0 
CCDLc_limit_alone = 15917 
WTRc_limit_alone = 6118 
RTWc_limit_alone = 20520 

Commands details: 
total_CMD = 564288 
n_nop = 530469 
Read = 20372 
Write = 0 
L2_Alloc = 0 
L2_WB = 7958 
n_act = 2793 
n_pre = 2777 
n_ref = 0 
n_req = 26529 
total_req = 28330 

Dual Bus Interface Util: 
issued_total_row = 5570 
issued_total_col = 28330 
Row_Bus_Util =  0.009871 
CoL_Bus_Util = 0.050205 
Either_Row_CoL_Bus_Util = 0.059932 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.002395 
queue_avg = 1.552980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=529518 n_act=2565 n_pre=2549 n_ref_event=0 n_req=27650 n_rd=20872 n_rd_L2_A=0 n_write=0 n_wr_bk=8866 bw_util=0.1054
n_activity=131415 dram_eff=0.4526
bk0: 1322a 549890i bk1: 1316a 549728i bk2: 1346a 550896i bk3: 1350a 549830i bk4: 1530a 547432i bk5: 1506a 546929i bk6: 1538a 546942i bk7: 1528a 548183i bk8: 1520a 548168i bk9: 1534a 548314i bk10: 1188a 550431i bk11: 1164a 551421i bk12: 1006a 551896i bk13: 1012a 550581i bk14: 998a 553250i bk15: 1014a 553212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907740
Row_Buffer_Locality_read = 0.954532
Row_Buffer_Locality_write = 0.763647
Bank_Level_Parallism = 2.275392
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.202635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105400 
total_CMD = 564288 
util_bw = 59476 
Wasted_Col = 38172 
Wasted_Row = 16676 
Idle = 449964 

BW Util Bottlenecks: 
RCDc_limit = 8602 
RCDWRc_limit = 6787 
WTRc_limit = 6985 
RTWc_limit = 28179 
CCDLc_limit = 21886 
rwq = 0 
CCDLc_limit_alone = 15028 
WTRc_limit_alone = 6265 
RTWc_limit_alone = 22041 

Commands details: 
total_CMD = 564288 
n_nop = 529518 
Read = 20872 
Write = 0 
L2_Alloc = 0 
L2_WB = 8866 
n_act = 2565 
n_pre = 2549 
n_ref = 0 
n_req = 27650 
total_req = 29738 

Dual Bus Interface Util: 
issued_total_row = 5114 
issued_total_col = 29738 
Row_Bus_Util =  0.009063 
CoL_Bus_Util = 0.052700 
Either_Row_CoL_Bus_Util = 0.061617 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.002358 
queue_avg = 1.971662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=530419 n_act=2839 n_pre=2823 n_ref_event=0 n_req=26513 n_rd=20354 n_rd_L2_A=0 n_write=0 n_wr_bk=7961 bw_util=0.1004
n_activity=140582 dram_eff=0.4028
bk0: 1314a 551473i bk1: 1318a 550767i bk2: 1332a 550911i bk3: 1334a 551143i bk4: 1512a 549643i bk5: 1450a 549810i bk6: 1522a 549937i bk7: 1444a 549361i bk8: 1526a 549311i bk9: 1396a 550325i bk10: 1208a 552479i bk11: 1062a 552917i bk12: 1020a 552757i bk13: 972a 554088i bk14: 1024a 553849i bk15: 920a 554316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893448
Row_Buffer_Locality_read = 0.945416
Row_Buffer_Locality_write = 0.721708
Bank_Level_Parallism = 1.978541
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.148096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100357 
total_CMD = 564288 
util_bw = 56630 
Wasted_Col = 42202 
Wasted_Row = 18998 
Idle = 446458 

BW Util Bottlenecks: 
RCDc_limit = 10405 
RCDWRc_limit = 8033 
WTRc_limit = 6932 
RTWc_limit = 25335 
CCDLc_limit = 22104 
rwq = 0 
CCDLc_limit_alone = 15613 
WTRc_limit_alone = 6254 
RTWc_limit_alone = 19522 

Commands details: 
total_CMD = 564288 
n_nop = 530419 
Read = 20354 
Write = 0 
L2_Alloc = 0 
L2_WB = 7961 
n_act = 2839 
n_pre = 2823 
n_ref = 0 
n_req = 26513 
total_req = 28315 

Dual Bus Interface Util: 
issued_total_row = 5662 
issued_total_col = 28315 
Row_Bus_Util =  0.010034 
CoL_Bus_Util = 0.050178 
Either_Row_CoL_Bus_Util = 0.060021 
Issued_on_Two_Bus_Simul_Util = 0.000191 
issued_two_Eff = 0.003189 
queue_avg = 1.481322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=529425 n_act=2606 n_pre=2590 n_ref_event=0 n_req=27683 n_rd=20900 n_rd_L2_A=0 n_write=0 n_wr_bk=8872 bw_util=0.1055
n_activity=130738 dram_eff=0.4554
bk0: 1322a 549732i bk1: 1322a 550149i bk2: 1344a 550003i bk3: 1354a 550376i bk4: 1512a 547341i bk5: 1534a 546790i bk6: 1526a 548734i bk7: 1536a 546518i bk8: 1534a 547955i bk9: 1522a 547384i bk10: 1196a 551431i bk11: 1156a 550307i bk12: 1018a 550343i bk13: 1010a 552254i bk14: 1014a 552919i bk15: 1000a 553900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906405
Row_Buffer_Locality_read = 0.953828
Row_Buffer_Locality_write = 0.760283
Bank_Level_Parallism = 2.291007
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.105521 
total_CMD = 564288 
util_bw = 59544 
Wasted_Col = 38073 
Wasted_Row = 16337 
Idle = 450334 

BW Util Bottlenecks: 
RCDc_limit = 8664 
RCDWRc_limit = 6918 
WTRc_limit = 7035 
RTWc_limit = 28058 
CCDLc_limit = 21392 
rwq = 0 
CCDLc_limit_alone = 14856 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 22183 

Commands details: 
total_CMD = 564288 
n_nop = 529425 
Read = 20900 
Write = 0 
L2_Alloc = 0 
L2_WB = 8872 
n_act = 2606 
n_pre = 2590 
n_ref = 0 
n_req = 27683 
total_req = 29772 

Dual Bus Interface Util: 
issued_total_row = 5196 
issued_total_col = 29772 
Row_Bus_Util =  0.009208 
CoL_Bus_Util = 0.052760 
Either_Row_CoL_Bus_Util = 0.061782 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003012 
queue_avg = 1.953309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=530439 n_act=2837 n_pre=2821 n_ref_event=463904 n_req=26500 n_rd=20344 n_rd_L2_A=0 n_write=0 n_wr_bk=7956 bw_util=0.1003
n_activity=139456 dram_eff=0.4059
bk0: 1310a 551382i bk1: 1300a 550774i bk2: 1340a 551761i bk3: 1334a 550927i bk4: 1448a 549860i bk5: 1516a 548819i bk6: 1456a 549943i bk7: 1518a 549903i bk8: 1400a 549615i bk9: 1528a 549360i bk10: 1070a 552092i bk11: 1182a 552038i bk12: 970a 554034i bk13: 1020a 552676i bk14: 928a 554552i bk15: 1024a 554592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893509
Row_Buffer_Locality_read = 0.945684
Row_Buffer_Locality_write = 0.721085
Bank_Level_Parallism = 1.993883
Bank_Level_Parallism_Col = 1.892905
Bank_Level_Parallism_Ready = 1.129612
write_to_read_ratio_blp_rw_average = 0.464779
GrpLevelPara = 1.500334 

BW Util details:
bwutil = 0.100303 
total_CMD = 564288 
util_bw = 56600 
Wasted_Col = 42548 
Wasted_Row = 18187 
Idle = 446953 

BW Util Bottlenecks: 
RCDc_limit = 10378 
RCDWRc_limit = 7993 
WTRc_limit = 7435 
RTWc_limit = 26344 
CCDLc_limit = 22407 
rwq = 0 
CCDLc_limit_alone = 15629 
WTRc_limit_alone = 6693 
RTWc_limit_alone = 20308 

Commands details: 
total_CMD = 564288 
n_nop = 530439 
Read = 20344 
Write = 0 
L2_Alloc = 0 
L2_WB = 7956 
n_act = 2837 
n_pre = 2821 
n_ref = 463904 
n_req = 26500 
total_req = 28300 

Dual Bus Interface Util: 
issued_total_row = 5658 
issued_total_col = 28300 
Row_Bus_Util =  0.010027 
CoL_Bus_Util = 0.050152 
Either_Row_CoL_Bus_Util = 0.059985 
Issued_on_Two_Bus_Simul_Util = 0.000193 
issued_two_Eff = 0.003220 
queue_avg = 1.550191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564288 n_nop=529897 n_act=2399 n_pre=2383 n_ref_event=0 n_req=27603 n_rd=20830 n_rd_L2_A=0 n_write=0 n_wr_bk=8859 bw_util=0.1052
n_activity=129399 dram_eff=0.4589
bk0: 1324a 550589i bk1: 1290a 550125i bk2: 1356a 550547i bk3: 1350a 549360i bk4: 1532a 547006i bk5: 1512a 547387i bk6: 1534a 546624i bk7: 1526a 547452i bk8: 1518a 546607i bk9: 1532a 548081i bk10: 1156a 550390i bk11: 1168a 550645i bk12: 1004a 551645i bk13: 1014a 552251i bk14: 1002a 552940i bk15: 1012a 553740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913633
Row_Buffer_Locality_read = 0.958329
Row_Buffer_Locality_write = 0.776170
Bank_Level_Parallism = 2.336265
Bank_Level_Parallism_Col = 2.262678
Bank_Level_Parallism_Ready = 1.203129
write_to_read_ratio_blp_rw_average = 0.509585
GrpLevelPara = 1.732298 

BW Util details:
bwutil = 0.105226 
total_CMD = 564288 
util_bw = 59378 
Wasted_Col = 38576 
Wasted_Row = 14303 
Idle = 452031 

BW Util Bottlenecks: 
RCDc_limit = 7818 
RCDWRc_limit = 6265 
WTRc_limit = 7656 
RTWc_limit = 31977 
CCDLc_limit = 22021 
rwq = 0 
CCDLc_limit_alone = 15314 
WTRc_limit_alone = 6910 
RTWc_limit_alone = 26016 

Commands details: 
total_CMD = 564288 
n_nop = 529897 
Read = 20830 
Write = 0 
L2_Alloc = 0 
L2_WB = 8859 
n_act = 2399 
n_pre = 2383 
n_ref = 0 
n_req = 27603 
total_req = 29689 

Dual Bus Interface Util: 
issued_total_row = 4782 
issued_total_col = 29689 
Row_Bus_Util =  0.008474 
CoL_Bus_Util = 0.052613 
Either_Row_CoL_Bus_Util = 0.060946 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.002326 
queue_avg = 1.895598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78292, Miss = 13132, Miss_rate = 0.168, Pending_hits = 4957, Reservation_fails = 3359
L2_cache_bank[1]: Access = 49476, Miss = 13122, Miss_rate = 0.265, Pending_hits = 4327, Reservation_fails = 2843
L2_cache_bank[2]: Access = 48370, Miss = 13180, Miss_rate = 0.272, Pending_hits = 4607, Reservation_fails = 2380
L2_cache_bank[3]: Access = 49192, Miss = 13122, Miss_rate = 0.267, Pending_hits = 4468, Reservation_fails = 3478
L2_cache_bank[4]: Access = 49136, Miss = 13160, Miss_rate = 0.268, Pending_hits = 4237, Reservation_fails = 2329
L2_cache_bank[5]: Access = 78356, Miss = 13078, Miss_rate = 0.167, Pending_hits = 4999, Reservation_fails = 4169
L2_cache_bank[6]: Access = 48840, Miss = 13160, Miss_rate = 0.269, Pending_hits = 4330, Reservation_fails = 2338
L2_cache_bank[7]: Access = 48454, Miss = 13158, Miss_rate = 0.272, Pending_hits = 4682, Reservation_fails = 2632
L2_cache_bank[8]: Access = 77950, Miss = 13106, Miss_rate = 0.168, Pending_hits = 4856, Reservation_fails = 3530
L2_cache_bank[9]: Access = 48908, Miss = 13118, Miss_rate = 0.268, Pending_hits = 4316, Reservation_fails = 2650
L2_cache_bank[10]: Access = 48554, Miss = 13150, Miss_rate = 0.271, Pending_hits = 4546, Reservation_fails = 2366
L2_cache_bank[11]: Access = 48396, Miss = 13102, Miss_rate = 0.271, Pending_hits = 4425, Reservation_fails = 2223
L2_total_cache_accesses = 673924
L2_total_cache_misses = 157588
L2_total_cache_miss_rate = 0.2338
L2_total_cache_pending_hits = 54750
L2_total_cache_reservation_fails = 34297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=673924
icnt_total_pkts_simt_to_mem=257752
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 872118
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 931476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000226014
	minimum = 0 (at node 0)
	maximum = 0.00141839 (at node 13)
Accepted packet rate average = 0.000226014
	minimum = 0 (at node 0)
	maximum = 0.004684 (at node 13)
Injected flit rate average = 0.00024434
	minimum = 0 (at node 0)
	maximum = 0.00191318 (at node 13)
Accepted flit rate average= 0.00024434
	minimum = 0 (at node 0)
	maximum = 0.004684 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3605 (13 samples)
	minimum = 5 (13 samples)
	maximum = 207.769 (13 samples)
Network latency average = 17.4522 (13 samples)
	minimum = 5 (13 samples)
	maximum = 203.846 (13 samples)
Flit latency average = 16.7957 (13 samples)
	minimum = 5 (13 samples)
	maximum = 203.308 (13 samples)
Fragmentation average = 0.000239006 (13 samples)
	minimum = 0 (13 samples)
	maximum = 21.9231 (13 samples)
Injected packet rate average = 0.0751986 (13 samples)
	minimum = 0.029148 (13 samples)
	maximum = 0.183022 (13 samples)
Accepted packet rate average = 0.0751986 (13 samples)
	minimum = 0.033558 (13 samples)
	maximum = 0.110734 (13 samples)
Injected flit rate average = 0.0803272 (13 samples)
	minimum = 0.0379768 (13 samples)
	maximum = 0.183213 (13 samples)
Accepted flit rate average = 0.0803272 (13 samples)
	minimum = 0.0457267 (13 samples)
	maximum = 0.110734 (13 samples)
Injected packet size average = 1.0682 (13 samples)
Accepted packet size average = 1.0682 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 14 sec (1394 sec)
gpgpu_simulation_rate = 61274 (inst/sec)
gpgpu_simulation_rate = 306 (cycle/sec)
gpgpu_silicon_slowdown = 2287581x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (27,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
kernel_stream_id = 61977
gpu_sim_cycle = 35443
gpu_sim_insn = 531360
gpu_ipc =      14.9920
gpu_tot_sim_cycle = 462942
gpu_tot_sim_insn = 85947688
gpu_tot_ipc =     185.6554
gpu_tot_issued_cta = 3636
gpu_occupancy = 3.7500% 
gpu_tot_occupancy = 34.3379% 
max_total_param_size = 0
gpu_stall_dramfull = 24749
gpu_stall_icnt2sh    = 93322
partiton_level_parallism =       0.0873
partiton_level_parallism_total  =       0.4349
partiton_level_parallism_util =       1.1388
partiton_level_parallism_util_total  =       1.8168
L2_BW  =       6.7637 GB/Sec
L2_BW_total  =      33.1264 GB/Sec
gpu_total_sim_rate=55236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1407546
	L1I_total_cache_misses = 17999
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11966
L1D_cache:
	L1D_cache_core[0]: Access = 15782, Miss = 9254, Miss_rate = 0.586, Pending_hits = 882, Reservation_fails = 4257
	L1D_cache_core[1]: Access = 15541, Miss = 9169, Miss_rate = 0.590, Pending_hits = 840, Reservation_fails = 3377
	L1D_cache_core[2]: Access = 15702, Miss = 9168, Miss_rate = 0.584, Pending_hits = 1015, Reservation_fails = 4356
	L1D_cache_core[3]: Access = 15398, Miss = 9210, Miss_rate = 0.598, Pending_hits = 998, Reservation_fails = 5505
	L1D_cache_core[4]: Access = 15638, Miss = 9059, Miss_rate = 0.579, Pending_hits = 964, Reservation_fails = 3909
	L1D_cache_core[5]: Access = 15766, Miss = 9232, Miss_rate = 0.586, Pending_hits = 972, Reservation_fails = 2972
	L1D_cache_core[6]: Access = 15766, Miss = 9295, Miss_rate = 0.590, Pending_hits = 928, Reservation_fails = 4039
	L1D_cache_core[7]: Access = 15638, Miss = 9210, Miss_rate = 0.589, Pending_hits = 874, Reservation_fails = 3451
	L1D_cache_core[8]: Access = 15830, Miss = 9390, Miss_rate = 0.593, Pending_hits = 923, Reservation_fails = 3628
	L1D_cache_core[9]: Access = 15605, Miss = 9164, Miss_rate = 0.587, Pending_hits = 953, Reservation_fails = 4870
	L1D_cache_core[10]: Access = 15446, Miss = 9290, Miss_rate = 0.601, Pending_hits = 1008, Reservation_fails = 5843
	L1D_cache_core[11]: Access = 15687, Miss = 9245, Miss_rate = 0.589, Pending_hits = 1016, Reservation_fails = 2788
	L1D_cache_core[12]: Access = 15623, Miss = 9222, Miss_rate = 0.590, Pending_hits = 1051, Reservation_fails = 3596
	L1D_cache_core[13]: Access = 15462, Miss = 9192, Miss_rate = 0.594, Pending_hits = 893, Reservation_fails = 4182
	L1D_cache_core[14]: Access = 15830, Miss = 9162, Miss_rate = 0.579, Pending_hits = 952, Reservation_fails = 2904
	L1D_total_cache_accesses = 234714
	L1D_total_cache_misses = 138262
	L1D_total_cache_miss_rate = 0.5891
	L1D_total_cache_pending_hits = 14269
	L1D_total_cache_reservation_fails = 59677
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 84999
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14457
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2013
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 844
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1296
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 837
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16470

Total_core_cache_fail_stats:
ctas_completed 3636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13443, 9288, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4464, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4371, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 4278, 
gpgpu_n_tot_thrd_icount = 89062368
gpgpu_n_tot_w_icount = 2783199
gpgpu_n_stall_shd_mem = 150878
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134771
gpgpu_n_mem_write_global = 60346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2789888
gpgpu_n_store_insn = 965536
gpgpu_n_shmem_insn = 31288984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2705568
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 4326
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4326
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537082	W0_Idle:3120494	W0_Scoreboard:3178071	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2597499
single_issue_nums: WS0:1403193	WS1:1380006	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1078168 {8:134771,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4344912 {72:60346,}
traffic_breakdown_coretomem[INST_ACC_R] = 49640 {8:6205,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21563360 {40:539084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 965536 {8:120692,}
traffic_breakdown_memtocore[INST_ACC_R] = 992800 {40:24820,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 681 
max_icnt2sh_latency = 248 
averagemflatency = 249 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 58 
mrq_lat_table:44874 	11983 	9976 	15513 	34449 	29694 	14942 	3479 	719 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	389202 	251387 	18804 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5796 	329 	90 	181002 	7660 	5525 	798 	121 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72398 	97781 	99234 	123187 	203459 	63747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	404 	110 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12235     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     13732     15669     15781     18131     19695     19119     18969     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     18976     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  7.730233 10.070175  8.947090 10.682634  8.129311 10.433674  8.495496 11.260870  8.075556 10.747369  7.988700  9.898089  8.449664 10.383459  9.909091 12.700934 
dram[1]: 10.529411 10.248521 10.813953 10.690476  9.939535  9.334863  9.050000 11.818182  9.684932 10.078817  9.552325 10.797203 11.077519  9.877698 12.504504 13.097087 
dram[2]: 10.232142  7.110638 10.102273  8.317073 11.214286  8.500000 11.015873  7.923729 10.956989  8.457944  9.756098  7.988304  9.787234  8.537415 12.270270  9.162790 
dram[3]: 10.341317  9.994413 10.529411 10.320442  9.493023  9.183761 12.057803  9.118143  9.836538  9.551570 11.591241  9.568862  9.636364 11.069767 11.756522 12.504504 
dram[4]:  7.240175 10.178572  8.819588 10.289018  8.112555 10.597939  8.437500 10.837696  8.212669 10.355330  7.874286  9.762500  8.655172 10.375940  9.263566 12.700934 
dram[5]: 11.794702 11.304636 11.035503 11.564102 10.401960 10.910053 10.146227 12.282353  9.437500 11.400000 10.529801 10.449664 10.862596 11.973913 14.216495 14.242105 
average row locality = 165691/16662 = 9.944244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       413       504       470       584       526       638       519       672       528       672       406       496       361       473       342       436 
dram[1]:       515       504       600       584       664       638       694       672       689       672       531       496       475       473       448       436 
dram[2]:       500       420       584       472       638       524       672       517       672       529       512       390       472       360       440       336 
dram[3]:       500       519       584       600       638       669       672       693       672       692       512       514       472       474       440       445 
dram[4]:       415       506       472       584       520       642       516       672       530       672       396       496       362       472       342       436 
dram[5]:       509       513       591       592       655       652       681       682       684       680       510       505       471       475       438       442 
total dram writes = 51378
bank skew: 694/336 = 2.07
chip skew: 9096/8033 = 1.13
average mf latency per bank:
dram[0]:       9314      3875      8348      3673      7307      3068      6770      1642      6077      1531      5427      1581      5193      1424      5644      1518
dram[1]:       3763      3752      3340      3641      3005      3072      1717      1661      1598      1495      1496      1682      1500      1400      1523      1509
dram[2]:       3920      8148      3654      7810      3104      6824      1622      6543      1564      5671      1563      5496      1415      5034      1499      5875
dram[3]:       3920      3665      3573      3392      3044      2814      1629      1688      1493      1519      1614      1498      1429      1476      1495      1516
dram[4]:       9562      3801      8512      3746      7556      2918      6817      1655      5804      1498      5299      1545      5093      1430      6042      1554
dram[5]:       3766      3691      3449      3639      3063      2861      1721      1652      1557      1496      1516      1603      1537      1380      1552      1508
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       535      1137       518       867       543       699       471       598       502       722       516
dram[1]:        470       489       494       533       665       628       811       649       747       525       470       466       442       455       420       387
dram[2]:        472       696       612       996       586      1103       490      1140       590       932       474       702       459       626       462       712
dram[3]:        510       458       553       523       602       661       636       774       523       751       485       434       485       467       438       449
dram[4]:        735       495      1001       656      1106       607      1112       523       924       495       745       440       657       476       718       484
dram[5]:        461       512       497       564       736       629       760       632       759       619       429       503       495       450       442       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=576881 n_act=2846 n_pre=2830 n_ref_event=0 n_req=26773 n_rd=20556 n_rd_L2_A=0 n_write=0 n_wr_bk=8040 bw_util=0.09359
n_activity=142836 dram_eff=0.4004
bk0: 1340a 597537i bk1: 1338a 597988i bk2: 1322a 599167i bk3: 1338a 598035i bk4: 1472a 596460i bk5: 1556a 595928i bk6: 1474a 596168i bk7: 1560a 596087i bk8: 1402a 596017i bk9: 1530a 595770i bk10: 1098a 598546i bk11: 1174a 598951i bk12: 976a 600613i bk13: 1020a 598809i bk14: 932a 601256i bk15: 1024a 600580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894110
Row_Buffer_Locality_read = 0.946244
Row_Buffer_Locality_write = 0.721731
Bank_Level_Parallism = 1.982842
Bank_Level_Parallism_Col = 1.909249
Bank_Level_Parallism_Ready = 1.147792
write_to_read_ratio_blp_rw_average = 0.468629
GrpLevelPara = 1.502642 

BW Util details:
bwutil = 0.093593 
total_CMD = 611072 
util_bw = 57192 
Wasted_Col = 43008 
Wasted_Row = 19461 
Idle = 491411 

BW Util Bottlenecks: 
RCDc_limit = 10520 
RCDWRc_limit = 8198 
WTRc_limit = 6886 
RTWc_limit = 26838 
CCDLc_limit = 22933 
rwq = 0 
CCDLc_limit_alone = 16055 
WTRc_limit_alone = 6124 
RTWc_limit_alone = 20722 

Commands details: 
total_CMD = 611072 
n_nop = 576881 
Read = 20556 
Write = 0 
L2_Alloc = 0 
L2_WB = 8040 
n_act = 2846 
n_pre = 2830 
n_ref = 0 
n_req = 26773 
total_req = 28596 

Dual Bus Interface Util: 
issued_total_row = 5676 
issued_total_col = 28596 
Row_Bus_Util =  0.009289 
CoL_Bus_Util = 0.046796 
Either_Row_CoL_Bus_Util = 0.055952 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.002369 
queue_avg = 1.437493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 462996 -   mf: uid=2467745, sid4294967295:w4294967295, part=1, addr=0xc00df900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462896), 
Ready @ 463008 -   mf: uid=2467746, sid4294967295:w4294967295, part=1, addr=0xc007f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462908), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=575040 n_act=2761 n_pre=2745 n_ref_event=0 n_req=28495 n_rd=21520 n_rd_L2_A=0 n_write=0 n_wr_bk=9091 bw_util=0.1002
n_activity=139039 dram_eff=0.4403
bk0: 1394a 595777i bk1: 1348a 596183i bk2: 1398a 596925i bk3: 1350a 596601i bk4: 1622a 593198i bk5: 1546a 593613i bk6: 1638a 592691i bk7: 1568a 594845i bk8: 1592a 593988i bk9: 1534a 595055i bk10: 1232a 596607i bk11: 1164a 598195i bk12: 1066a 597953i bk13: 1012a 597069i bk14: 1042a 599328i bk15: 1014a 599689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903597
Row_Buffer_Locality_read = 0.952184
Row_Buffer_Locality_write = 0.753692
Bank_Level_Parallism = 2.239726
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.197887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100188 
total_CMD = 611072 
util_bw = 61222 
Wasted_Col = 40781 
Wasted_Row = 18045 
Idle = 491024 

BW Util Bottlenecks: 
RCDc_limit = 9450 
RCDWRc_limit = 7476 
WTRc_limit = 7338 
RTWc_limit = 29434 
CCDLc_limit = 22767 
rwq = 0 
CCDLc_limit_alone = 15576 
WTRc_limit_alone = 6584 
RTWc_limit_alone = 22997 

Commands details: 
total_CMD = 611072 
n_nop = 575040 
Read = 21520 
Write = 0 
L2_Alloc = 0 
L2_WB = 9091 
n_act = 2761 
n_pre = 2745 
n_ref = 0 
n_req = 28495 
total_req = 30611 

Dual Bus Interface Util: 
issued_total_row = 5506 
issued_total_col = 30611 
Row_Bus_Util =  0.009010 
CoL_Bus_Util = 0.050094 
Either_Row_CoL_Bus_Util = 0.058965 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.002359 
queue_avg = 1.838175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=576848 n_act=2890 n_pre=2874 n_ref_event=0 n_req=26746 n_rd=20530 n_rd_L2_A=0 n_write=0 n_wr_bk=8038 bw_util=0.0935
n_activity=143282 dram_eff=0.3988
bk0: 1338a 598010i bk1: 1342a 597289i bk2: 1332a 597670i bk3: 1334a 597917i bk4: 1552a 596344i bk5: 1474a 596532i bk6: 1570a 596634i bk7: 1460a 596099i bk8: 1526a 596100i bk9: 1396a 597119i bk10: 1208a 599285i bk11: 1062a 599736i bk12: 1020a 599193i bk13: 972a 600623i bk14: 1024a 600196i bk15: 920a 600906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892470
Row_Buffer_Locality_read = 0.945348
Row_Buffer_Locality_write = 0.717825
Bank_Level_Parallism = 1.966742
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.146794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093501 
total_CMD = 611072 
util_bw = 57136 
Wasted_Col = 42827 
Wasted_Row = 19706 
Idle = 491403 

BW Util Bottlenecks: 
RCDc_limit = 10537 
RCDWRc_limit = 8275 
WTRc_limit = 6932 
RTWc_limit = 25595 
CCDLc_limit = 22311 
rwq = 0 
CCDLc_limit_alone = 15748 
WTRc_limit_alone = 6254 
RTWc_limit_alone = 19710 

Commands details: 
total_CMD = 611072 
n_nop = 576848 
Read = 20530 
Write = 0 
L2_Alloc = 0 
L2_WB = 8038 
n_act = 2890 
n_pre = 2874 
n_ref = 0 
n_req = 26746 
total_req = 28568 

Dual Bus Interface Util: 
issued_total_row = 5764 
issued_total_col = 28568 
Row_Bus_Util =  0.009433 
CoL_Bus_Util = 0.046751 
Either_Row_CoL_Bus_Util = 0.056006 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.003156 
queue_avg = 1.370829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 463030 -   mf: uid=2467749, sid4294967295:w4294967295, part=3, addr=0xc0027a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462930), 
Ready @ 463033 -   mf: uid=2467750, sid4294967295:w4294967295, part=3, addr=0xc009f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462933), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=574953 n_act=2804 n_pre=2788 n_ref_event=0 n_req=28519 n_rd=21540 n_rd_L2_A=0 n_write=0 n_wr_bk=9096 bw_util=0.1003
n_activity=138339 dram_eff=0.4429
bk0: 1346a 596279i bk1: 1390a 595962i bk2: 1344a 596758i bk3: 1406a 596379i bk4: 1552a 594046i bk5: 1630a 592443i bk6: 1574a 595408i bk7: 1628a 592281i bk8: 1534a 594699i bk9: 1598a 593114i bk10: 1196a 598179i bk11: 1200a 596414i bk12: 1018a 596794i bk13: 1066a 598332i bk14: 1014a 599225i bk15: 1044a 599960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902206
Row_Buffer_Locality_read = 0.951625
Row_Buffer_Locality_write = 0.749678
Bank_Level_Parallism = 2.256881
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100270 
total_CMD = 611072 
util_bw = 61272 
Wasted_Col = 40784 
Wasted_Row = 17708 
Idle = 491308 

BW Util Bottlenecks: 
RCDc_limit = 9488 
RCDWRc_limit = 7624 
WTRc_limit = 7404 
RTWc_limit = 29501 
CCDLc_limit = 22308 
rwq = 0 
CCDLc_limit_alone = 15376 
WTRc_limit_alone = 6710 
RTWc_limit_alone = 23263 

Commands details: 
total_CMD = 611072 
n_nop = 574953 
Read = 21540 
Write = 0 
L2_Alloc = 0 
L2_WB = 9096 
n_act = 2804 
n_pre = 2788 
n_ref = 0 
n_req = 28519 
total_req = 30636 

Dual Bus Interface Util: 
issued_total_row = 5592 
issued_total_col = 30636 
Row_Bus_Util =  0.009151 
CoL_Bus_Util = 0.050135 
Either_Row_CoL_Bus_Util = 0.059108 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003018 
queue_avg = 1.820689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=576872 n_act=2886 n_pre=2870 n_ref_event=463904 n_req=26733 n_rd=20520 n_rd_L2_A=0 n_write=0 n_wr_bk=8033 bw_util=0.09345
n_activity=142124 dram_eff=0.4018
bk0: 1334a 597916i bk1: 1324a 597281i bk2: 1340a 598517i bk3: 1334a 597696i bk4: 1464a 596589i bk5: 1564a 595514i bk6: 1480a 596669i bk7: 1558a 596611i bk8: 1400a 596403i bk9: 1528a 596152i bk10: 1070a 598893i bk11: 1182a 598845i bk12: 970a 600661i bk13: 1020a 598921i bk14: 928a 601146i bk15: 1024a 601008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892605
Row_Buffer_Locality_read = 0.945614
Row_Buffer_Locality_write = 0.717528
Bank_Level_Parallism = 1.982113
Bank_Level_Parallism_Col = 1.885730
Bank_Level_Parallism_Ready = 1.128473
write_to_read_ratio_blp_rw_average = 0.466154
GrpLevelPara = 1.495042 

BW Util details:
bwutil = 0.093452 
total_CMD = 611072 
util_bw = 57106 
Wasted_Col = 43189 
Wasted_Row = 18897 
Idle = 491880 

BW Util Bottlenecks: 
RCDc_limit = 10510 
RCDWRc_limit = 8222 
WTRc_limit = 7438 
RTWc_limit = 26632 
CCDLc_limit = 22633 
rwq = 0 
CCDLc_limit_alone = 15766 
WTRc_limit_alone = 6696 
RTWc_limit_alone = 20507 

Commands details: 
total_CMD = 611072 
n_nop = 576872 
Read = 20520 
Write = 0 
L2_Alloc = 0 
L2_WB = 8033 
n_act = 2886 
n_pre = 2870 
n_ref = 463904 
n_req = 26733 
total_req = 28553 

Dual Bus Interface Util: 
issued_total_row = 5756 
issued_total_col = 28553 
Row_Bus_Util =  0.009420 
CoL_Bus_Util = 0.046726 
Either_Row_CoL_Bus_Util = 0.055967 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003187 
queue_avg = 1.434563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 463012 -   mf: uid=2467747, sid4294967295:w4294967295, part=5, addr=0xc00bf900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462912), 
Ready @ 463028 -   mf: uid=2467748, sid4294967295:w4294967295, part=5, addr=0xc008f900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (462928), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=611072 n_nop=575515 n_act=2559 n_pre=2543 n_ref_event=0 n_req=28425 n_rd=21458 n_rd_L2_A=0 n_write=0 n_wr_bk=9080 bw_util=0.09995
n_activity=136409 dram_eff=0.4477
bk0: 1392a 596793i bk1: 1314a 596557i bk2: 1412a 596738i bk3: 1350a 595997i bk4: 1616a 592726i bk5: 1560a 593880i bk6: 1630a 592806i bk7: 1566a 594006i bk8: 1590a 592613i bk9: 1532a 594758i bk10: 1196a 596885i bk11: 1168a 597292i bk12: 1064a 597813i bk13: 1014a 598732i bk14: 1042a 599344i bk15: 1012a 600183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910501
Row_Buffer_Locality_read = 0.956380
Row_Buffer_Locality_write = 0.769198
Bank_Level_Parallism = 2.299766
Bank_Level_Parallism_Col = 2.229851
Bank_Level_Parallism_Ready = 1.199460
write_to_read_ratio_blp_rw_average = 0.507761
GrpLevelPara = 1.712187 

BW Util details:
bwutil = 0.099949 
total_CMD = 611072 
util_bw = 61076 
Wasted_Col = 40843 
Wasted_Row = 15458 
Idle = 493695 

BW Util Bottlenecks: 
RCDc_limit = 8547 
RCDWRc_limit = 6804 
WTRc_limit = 7934 
RTWc_limit = 33203 
CCDLc_limit = 22688 
rwq = 0 
CCDLc_limit_alone = 15805 
WTRc_limit_alone = 7174 
RTWc_limit_alone = 27080 

Commands details: 
total_CMD = 611072 
n_nop = 575515 
Read = 21458 
Write = 0 
L2_Alloc = 0 
L2_WB = 9080 
n_act = 2559 
n_pre = 2543 
n_ref = 0 
n_req = 28425 
total_req = 30538 

Dual Bus Interface Util: 
issued_total_row = 5102 
issued_total_col = 30538 
Row_Bus_Util =  0.008349 
CoL_Bus_Util = 0.049974 
Either_Row_CoL_Bus_Util = 0.058188 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.002334 
queue_avg = 1.764121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78848, Miss = 13214, Miss_rate = 0.168, Pending_hits = 5053, Reservation_fails = 3840
L2_cache_bank[1]: Access = 50196, Miss = 13254, Miss_rate = 0.264, Pending_hits = 4483, Reservation_fails = 3476
L2_cache_bank[2]: Access = 50100, Miss = 13858, Miss_rate = 0.277, Pending_hits = 4703, Reservation_fails = 2880
L2_cache_bank[3]: Access = 49912, Miss = 13254, Miss_rate = 0.266, Pending_hits = 4644, Reservation_fails = 4178
L2_cache_bank[4]: Access = 49752, Miss = 13292, Miss_rate = 0.267, Pending_hits = 4373, Reservation_fails = 2803
L2_cache_bank[5]: Access = 78836, Miss = 13152, Miss_rate = 0.167, Pending_hits = 5087, Reservation_fails = 4641
L2_cache_bank[6]: Access = 49456, Miss = 13292, Miss_rate = 0.269, Pending_hits = 4466, Reservation_fails = 2837
L2_cache_bank[7]: Access = 50236, Miss = 13828, Miss_rate = 0.275, Pending_hits = 4782, Reservation_fails = 3133
L2_cache_bank[8]: Access = 78430, Miss = 13180, Miss_rate = 0.168, Pending_hits = 4944, Reservation_fails = 4020
L2_cache_bank[9]: Access = 49524, Miss = 13250, Miss_rate = 0.268, Pending_hits = 4448, Reservation_fails = 3133
L2_cache_bank[10]: Access = 50324, Miss = 13810, Miss_rate = 0.274, Pending_hits = 4654, Reservation_fails = 2829
L2_cache_bank[11]: Access = 49012, Miss = 13234, Miss_rate = 0.270, Pending_hits = 4561, Reservation_fails = 2720
L2_total_cache_accesses = 684626
L2_total_cache_misses = 160618
L2_total_cache_miss_rate = 0.2346
L2_total_cache_pending_hits = 56198
L2_total_cache_reservation_fails = 40490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 792
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3716
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 656
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6189
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 656
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1674
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6189
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.023
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (27,27,1) blockDim = (16,16,1) 

icnt_total_pkts_mem_to_simt=684626
icnt_total_pkts_simt_to_mem=261683
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.70042
	minimum = 5
	maximum = 60
Network latency average = 5.68041
	minimum = 5
	maximum = 59
Slowest packet = 885344
Flit latency average = 6.09103
	minimum = 5
	maximum = 58
Slowest flit = 945617
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144165
	minimum = 0.00440143 (at node 13)
	maximum = 0.0502779 (at node 22)
Accepted packet rate average = 0.0144165
	minimum = 0.00366786 (at node 20)
	maximum = 0.02133 (at node 0)
Injected flit rate average = 0.0152911
	minimum = 0.00527608 (at node 13)
	maximum = 0.0502779 (at node 22)
Accepted flit rate average= 0.0152911
	minimum = 0.00423215 (at node 20)
	maximum = 0.02133 (at node 0)
Injected packet length average = 1.06067
Accepted packet length average = 1.06067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4562 (14 samples)
	minimum = 5 (14 samples)
	maximum = 197.214 (14 samples)
Network latency average = 16.6114 (14 samples)
	minimum = 5 (14 samples)
	maximum = 193.5 (14 samples)
Flit latency average = 16.0311 (14 samples)
	minimum = 5 (14 samples)
	maximum = 192.929 (14 samples)
Fragmentation average = 0.000221934 (14 samples)
	minimum = 0 (14 samples)
	maximum = 20.3571 (14 samples)
Injected packet rate average = 0.070857 (14 samples)
	minimum = 0.0273804 (14 samples)
	maximum = 0.173541 (14 samples)
Accepted packet rate average = 0.070857 (14 samples)
	minimum = 0.031423 (14 samples)
	maximum = 0.104348 (14 samples)
Injected flit rate average = 0.0756817 (14 samples)
	minimum = 0.035641 (14 samples)
	maximum = 0.173718 (14 samples)
Accepted flit rate average = 0.0756817 (14 samples)
	minimum = 0.0427628 (14 samples)
	maximum = 0.104348 (14 samples)
Injected packet size average = 1.06809 (14 samples)
Accepted packet size average = 1.06809 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 56 sec (1556 sec)
gpgpu_simulation_rate = 55236 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 2356902x
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
kernel_stream_id = 61977
gpu_sim_cycle = 29908
gpu_sim_insn = 17356032
gpu_ipc =     580.3140
gpu_tot_sim_cycle = 492850
gpu_tot_sim_insn = 103303720
gpu_tot_ipc =     209.6048
gpu_tot_issued_cta = 4365
gpu_occupancy = 78.7436% 
gpu_tot_occupancy = 38.0756% 
max_total_param_size = 0
gpu_stall_dramfull = 37370
gpu_stall_icnt2sh    = 117765
partiton_level_parallism =       1.2956
partiton_level_parallism_total  =       0.4871
partiton_level_parallism_util =       1.8594
partiton_level_parallism_util_total  =       1.8236
L2_BW  =      98.6175 GB/Sec
L2_BW_total  =      37.1007 GB/Sec
gpu_total_sim_rate=55870

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1681650
	L1I_total_cache_misses = 20074
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14360
L1D_cache:
	L1D_cache_core[0]: Access = 18854, Miss = 11165, Miss_rate = 0.592, Pending_hits = 1093, Reservation_fails = 4746
	L1D_cache_core[1]: Access = 18677, Miss = 11062, Miss_rate = 0.592, Pending_hits = 1106, Reservation_fails = 4482
	L1D_cache_core[2]: Access = 18902, Miss = 11128, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5376
	L1D_cache_core[3]: Access = 18406, Miss = 11143, Miss_rate = 0.605, Pending_hits = 1173, Reservation_fails = 7731
	L1D_cache_core[4]: Access = 18774, Miss = 10897, Miss_rate = 0.580, Pending_hits = 1224, Reservation_fails = 4906
	L1D_cache_core[5]: Access = 18966, Miss = 11081, Miss_rate = 0.584, Pending_hits = 1230, Reservation_fails = 3633
	L1D_cache_core[6]: Access = 18838, Miss = 11208, Miss_rate = 0.595, Pending_hits = 1126, Reservation_fails = 5450
	L1D_cache_core[7]: Access = 18774, Miss = 10926, Miss_rate = 0.582, Pending_hits = 1088, Reservation_fails = 3784
	L1D_cache_core[8]: Access = 18966, Miss = 11147, Miss_rate = 0.588, Pending_hits = 1163, Reservation_fails = 4191
	L1D_cache_core[9]: Access = 18613, Miss = 10934, Miss_rate = 0.587, Pending_hits = 1179, Reservation_fails = 6534
	L1D_cache_core[10]: Access = 18646, Miss = 11240, Miss_rate = 0.603, Pending_hits = 1181, Reservation_fails = 6838
	L1D_cache_core[11]: Access = 18759, Miss = 11031, Miss_rate = 0.588, Pending_hits = 1171, Reservation_fails = 3648
	L1D_cache_core[12]: Access = 18567, Miss = 11081, Miss_rate = 0.597, Pending_hits = 1335, Reservation_fails = 5736
	L1D_cache_core[13]: Access = 18662, Miss = 11080, Miss_rate = 0.594, Pending_hits = 1161, Reservation_fails = 5075
	L1D_cache_core[14]: Access = 18966, Miss = 10952, Miss_rate = 0.577, Pending_hits = 1171, Reservation_fails = 3824
	L1D_total_cache_accesses = 281370
	L1D_total_cache_misses = 166075
	L1D_total_cache_miss_rate = 0.5902
	L1D_total_cache_pending_hits = 17603
	L1D_total_cache_reservation_fails = 75954
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102495
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3518
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 286486
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2394
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2844
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12501
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 290574

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13910
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2334
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2394
ctas_completed 4365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 10218, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106418400
gpgpu_n_tot_w_icount = 3325575
gpgpu_n_stall_shd_mem = 175596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 161782
gpgpu_n_mem_write_global = 72010
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3349760
gpgpu_n_store_insn = 1152160
gpgpu_n_shmem_insn = 37634200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265440
gpgpu_n_shmem_bkconflict = 35000
gpgpu_n_l1cache_bkconflict = 5716
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5716
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:645097	W0_Idle:3131059	W0_Scoreboard:3401171	W1:1580	W2:1480	W3:1380	W4:1280	W5:1180	W6:1080	W7:980	W8:880	W9:780	W10:680	W11:580	W12:480	W13:380	W14:280	W15:170	W16:172510	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1674381	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1294256 {8:161782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5184720 {72:72010,}
traffic_breakdown_coretomem[INST_ACC_R] = 50240 {8:6280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25885120 {40:647128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152160 {8:144020,}
traffic_breakdown_memtocore[INST_ACC_R] = 1004800 {40:25120,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 255 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 59 
mrq_lat_table:53566 	14040 	12094 	18624 	40641 	35796 	17826 	4324 	962 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	454899 	305718 	30148 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5839 	348 	90 	215383 	9463 	7466 	1236 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81439 	117058 	118380 	145479 	252618 	76204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	422 	148 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12235     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     13732     15669     15781     18131     19695     19119     18969     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     18976     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.052631 10.454545  9.019323 10.733668  7.946360  9.611111  8.617887 11.486486  8.145098 10.691667  8.074627 10.343915  9.050956 10.815287 10.162963 12.637037 
dram[1]: 10.259804 10.659794 11.230769 10.339806  9.582376  9.033708  9.417266 11.224669  9.384892 10.214286  9.594339 11.011299 11.483221 10.143713 12.714286 14.016529 
dram[2]: 10.600000  7.386454 10.339806  8.511312 10.508696  8.238095 11.333333  8.130769 10.666667  8.380567 10.161616  8.188481 10.559006  9.141935 12.651852  9.617022 
dram[3]: 10.755208 10.263414 10.411765 10.784314  9.296154  8.957295 11.408072  9.485507 10.015564  9.534546 11.869823  9.560387  9.714286 11.051613 12.577778 12.379562 
dram[4]:  7.570248 10.634021  8.985714 10.502463  7.961390  9.810484  8.530121 11.126637  8.073930 10.086615  7.974874 10.234375  9.248366 11.271523  9.702127 12.637037 
dram[5]: 11.830508 11.712644 11.260204 11.046632 10.080646 10.556521 10.324111 12.172249  9.463768 11.280702 10.366492 10.971910 10.904459 12.364964 14.260504 14.713043 
average row locality = 197992/19663 = 10.069267
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       624       534       712       607       801       606       849       624       864       482       644       406       559       403       559 
dram[1]:       626       624       720       712       810       801       852       849       869       864       672       644       564       559       565       559 
dram[2]:       620       482       712       536       800       606       846       607       864       625       664       462       559       405       562       398 
dram[3]:       620       633       712       720       800       815       846       855       864       870       664       652       559       565       562       563 
dram[4]:       475       628       536       712       601       805       603       849       626       864       472       644       404       562       403       559 
dram[5]:       628       627       719       712       811       804       853       849       870       864       657       644       567       558       564       557 
total dram writes = 63112
bank skew: 870/398 = 2.19
chip skew: 11300/9743 = 1.16
average mf latency per bank:
dram[0]:       8304      3385      7505      3246      6791      3100      6352      2047      5345      1592      4789      1570      4810      1510      4990      1488
dram[1]:       4225      3277      3795      3196      4099      3102      3309      2040      2420      1564      2318      1627      2339      1512      2341      1500
dram[2]:       3424      7264      3231      7038      3167      6355      2144      5998      1593      5020      1559      4859      1498      4663      1476      5161
dram[3]:       3417      3896      3148      3707      3091      3734      2131      2808      1536      2220      1583      2205      1519      2217      1482      2191
dram[4]:       8519      3323      7651      3310      6875      3116      6360      2101      5123      1563      4670      1547      4759      1512      5334      1516
dram[5]:       3798      3283      3500      3256      3687      3089      2840      2105      2238      1562      2193      1618      2203      1512      2106      1514
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       655       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       649       789       858       896       993       673       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       925       702       459       626       462       712
dram[3]:        510       660       553       684       651       768       648       910       844       943       984       966       485       673       438       668
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        640       612       773       589       798       671       788       675       801       811       921       976       687       512       664       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=610335 n_act=3293 n_pre=3277 n_ref_event=0 n_req=31493 n_rd=23994 n_rd_L2_A=0 n_write=0 n_wr_bk=9747 bw_util=0.1037
n_activity=166645 dram_eff=0.4049
bk0: 1468a 635145i bk1: 1594a 634242i bk2: 1450a 637095i bk3: 1594a 634623i bk4: 1600a 633319i bk5: 1812a 631251i bk6: 1642a 633635i bk7: 1904a 632214i bk8: 1590a 633064i bk9: 1910a 631229i bk10: 1250a 635544i bk11: 1464a 635055i bk12: 1104a 638544i bk13: 1272a 635764i bk14: 1060a 639467i bk15: 1280a 637647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895786
Row_Buffer_Locality_read = 0.947945
Row_Buffer_Locality_write = 0.728897
Bank_Level_Parallism = 2.026050
Bank_Level_Parallism_Col = 1.960994
Bank_Level_Parallism_Ready = 1.157316
write_to_read_ratio_blp_rw_average = 0.482417
GrpLevelPara = 1.515020 

BW Util details:
bwutil = 0.103731 
total_CMD = 650550 
util_bw = 67482 
Wasted_Col = 50183 
Wasted_Row = 22492 
Idle = 510393 

BW Util Bottlenecks: 
RCDc_limit = 11894 
RCDWRc_limit = 9567 
WTRc_limit = 8055 
RTWc_limit = 32692 
CCDLc_limit = 27624 
rwq = 0 
CCDLc_limit_alone = 18950 
WTRc_limit_alone = 7164 
RTWc_limit_alone = 24909 

Commands details: 
total_CMD = 650550 
n_nop = 610335 
Read = 23994 
Write = 0 
L2_Alloc = 0 
L2_WB = 9747 
n_act = 3293 
n_pre = 3277 
n_ref = 0 
n_req = 31493 
total_req = 33741 

Dual Bus Interface Util: 
issued_total_row = 6570 
issued_total_col = 33741 
Row_Bus_Util =  0.010099 
CoL_Bus_Util = 0.051865 
Either_Row_CoL_Bus_Util = 0.061817 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.002387 
queue_avg = 1.654368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65437
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=606803 n_act=3335 n_pre=3319 n_ref_event=0 n_req=34518 n_rd=25910 n_rd_L2_A=0 n_write=0 n_wr_bk=11290 bw_util=0.1144
n_activity=166680 dram_eff=0.4464
bk0: 1614a 631445i bk1: 1592a 632440i bk2: 1640a 633485i bk3: 1588a 633083i bk4: 1882a 628569i bk5: 1802a 629150i bk6: 1968a 628428i bk7: 1902a 630617i bk8: 1948a 628260i bk9: 1918a 629918i bk10: 1520a 631914i bk11: 1458a 633193i bk12: 1280a 634495i bk13: 1268a 633879i bk14: 1260a 636368i bk15: 1270a 636732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903789
Row_Buffer_Locality_read = 0.952489
Row_Buffer_Locality_write = 0.757203
Bank_Level_Parallism = 2.300308
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.217849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114365 
total_CMD = 650550 
util_bw = 74400 
Wasted_Col = 49334 
Wasted_Row = 20829 
Idle = 505987 

BW Util Bottlenecks: 
RCDc_limit = 11087 
RCDWRc_limit = 8959 
WTRc_limit = 9617 
RTWc_limit = 36976 
CCDLc_limit = 27700 
rwq = 0 
CCDLc_limit_alone = 18692 
WTRc_limit_alone = 8609 
RTWc_limit_alone = 28976 

Commands details: 
total_CMD = 650550 
n_nop = 606803 
Read = 25910 
Write = 0 
L2_Alloc = 0 
L2_WB = 11290 
n_act = 3335 
n_pre = 3319 
n_ref = 0 
n_req = 34518 
total_req = 37200 

Dual Bus Interface Util: 
issued_total_row = 6654 
issued_total_col = 37200 
Row_Bus_Util =  0.010228 
CoL_Bus_Util = 0.057182 
Either_Row_CoL_Bus_Util = 0.067246 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002446 
queue_avg = 2.099428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=610321 n_act=3322 n_pre=3306 n_ref_event=0 n_req=31476 n_rd=23976 n_rd_L2_A=0 n_write=0 n_wr_bk=9748 bw_util=0.1037
n_activity=167033 dram_eff=0.4038
bk0: 1594a 634577i bk1: 1478a 635116i bk2: 1588a 634538i bk3: 1462a 635862i bk4: 1808a 631989i bk5: 1602a 633374i bk6: 1906a 632913i bk7: 1636a 633516i bk8: 1904a 631282i bk9: 1584a 634098i bk10: 1506a 635144i bk11: 1206a 636791i bk12: 1274a 635873i bk13: 1100a 638629i bk14: 1280a 637172i bk15: 1048a 639175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894904
Row_Buffer_Locality_read = 0.947573
Row_Buffer_Locality_write = 0.726533
Bank_Level_Parallism = 2.009557
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.157786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103678 
total_CMD = 650550 
util_bw = 67448 
Wasted_Col = 50065 
Wasted_Row = 22613 
Idle = 510424 

BW Util Bottlenecks: 
RCDc_limit = 11790 
RCDWRc_limit = 9615 
WTRc_limit = 8294 
RTWc_limit = 31151 
CCDLc_limit = 26995 
rwq = 0 
CCDLc_limit_alone = 18647 
WTRc_limit_alone = 7455 
RTWc_limit_alone = 23642 

Commands details: 
total_CMD = 650550 
n_nop = 610321 
Read = 23976 
Write = 0 
L2_Alloc = 0 
L2_WB = 9748 
n_act = 3322 
n_pre = 3306 
n_ref = 0 
n_req = 31476 
total_req = 33724 

Dual Bus Interface Util: 
issued_total_row = 6628 
issued_total_col = 33724 
Row_Bus_Util =  0.010188 
CoL_Bus_Util = 0.051839 
Either_Row_CoL_Bus_Util = 0.061838 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.003057 
queue_avg = 1.579608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=606699 n_act=3370 n_pre=3354 n_ref_event=0 n_req=34577 n_rd=25962 n_rd_L2_A=0 n_write=0 n_wr_bk=11300 bw_util=0.1146
n_activity=166524 dram_eff=0.4475
bk0: 1592a 632602i bk1: 1620a 632265i bk2: 1582a 633273i bk3: 1650a 633500i bk4: 1808a 629748i bk5: 1894a 627925i bk6: 1900a 631031i bk7: 1966a 628248i bk8: 1918a 629308i bk9: 1960a 627270i bk10: 1500a 633560i bk11: 1480a 631560i bk12: 1274a 633414i bk13: 1282a 634612i bk14: 1270a 636253i bk15: 1266a 636800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902970
Row_Buffer_Locality_read = 0.952315
Row_Buffer_Locality_write = 0.754266
Bank_Level_Parallism = 2.306062
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.209824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114555 
total_CMD = 650550 
util_bw = 74524 
Wasted_Col = 49246 
Wasted_Row = 20690 
Idle = 506090 

BW Util Bottlenecks: 
RCDc_limit = 11035 
RCDWRc_limit = 9088 
WTRc_limit = 9526 
RTWc_limit = 37089 
CCDLc_limit = 27188 
rwq = 0 
CCDLc_limit_alone = 18393 
WTRc_limit_alone = 8577 
RTWc_limit_alone = 29243 

Commands details: 
total_CMD = 650550 
n_nop = 606699 
Read = 25962 
Write = 0 
L2_Alloc = 0 
L2_WB = 11300 
n_act = 3370 
n_pre = 3354 
n_ref = 0 
n_req = 34577 
total_req = 37262 

Dual Bus Interface Util: 
issued_total_row = 6724 
issued_total_col = 37262 
Row_Bus_Util =  0.010336 
CoL_Bus_Util = 0.057278 
Either_Row_CoL_Bus_Util = 0.067406 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.003079 
queue_avg = 2.076687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=610324 n_act=3331 n_pre=3315 n_ref_event=463904 n_req=31461 n_rd=23964 n_rd_L2_A=0 n_write=0 n_wr_bk=9743 bw_util=0.1036
n_activity=166020 dram_eff=0.4061
bk0: 1462a 635621i bk1: 1584a 633949i bk2: 1468a 636892i bk3: 1590a 634343i bk4: 1592a 633736i bk5: 1820a 630583i bk6: 1648a 633880i bk7: 1902a 632815i bk8: 1588a 633239i bk9: 1906a 631202i bk10: 1222a 635849i bk11: 1474a 634588i bk12: 1098a 638552i bk13: 1274a 635683i bk14: 1056a 639444i bk15: 1280a 638013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894600
Row_Buffer_Locality_read = 0.947546
Row_Buffer_Locality_write = 0.725357
Bank_Level_Parallism = 2.026203
Bank_Level_Parallism_Col = 1.939289
Bank_Level_Parallism_Ready = 1.138968
write_to_read_ratio_blp_rw_average = 0.478318
GrpLevelPara = 1.508623 

BW Util details:
bwutil = 0.103626 
total_CMD = 650550 
util_bw = 67414 
Wasted_Col = 50614 
Wasted_Row = 21763 
Idle = 510759 

BW Util Bottlenecks: 
RCDc_limit = 11780 
RCDWRc_limit = 9622 
WTRc_limit = 8859 
RTWc_limit = 32501 
CCDLc_limit = 27345 
rwq = 0 
CCDLc_limit_alone = 18678 
WTRc_limit_alone = 7926 
RTWc_limit_alone = 24767 

Commands details: 
total_CMD = 650550 
n_nop = 610324 
Read = 23964 
Write = 0 
L2_Alloc = 0 
L2_WB = 9743 
n_act = 3331 
n_pre = 3315 
n_ref = 463904 
n_req = 31461 
total_req = 33707 

Dual Bus Interface Util: 
issued_total_row = 6646 
issued_total_col = 33707 
Row_Bus_Util =  0.010216 
CoL_Bus_Util = 0.051813 
Either_Row_CoL_Bus_Util = 0.061834 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.003157 
queue_avg = 1.653541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650550 n_nop=607343 n_act=3096 n_pre=3080 n_ref_event=0 n_req=34467 n_rd=25864 n_rd_L2_A=0 n_write=0 n_wr_bk=11284 bw_util=0.1142
n_activity=163577 dram_eff=0.4542
bk0: 1614a 633087i bk1: 1560a 632804i bk2: 1658a 633250i bk3: 1590a 632437i bk4: 1880a 627943i bk5: 1816a 629383i bk6: 1962a 628311i bk7: 1898a 629971i bk8: 1950a 627112i bk9: 1916a 629861i bk10: 1476a 632086i bk11: 1462a 632654i bk12: 1278a 634122i bk13: 1270a 635451i bk14: 1266a 636134i bk15: 1268a 637452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910610
Row_Buffer_Locality_read = 0.956890
Row_Buffer_Locality_write = 0.771475
Bank_Level_Parallism = 2.358848
Bank_Level_Parallism_Col = 2.281899
Bank_Level_Parallism_Ready = 1.215339
write_to_read_ratio_blp_rw_average = 0.516501
GrpLevelPara = 1.726687 

BW Util details:
bwutil = 0.114205 
total_CMD = 650550 
util_bw = 74296 
Wasted_Col = 49168 
Wasted_Row = 17734 
Idle = 509352 

BW Util Bottlenecks: 
RCDc_limit = 10022 
RCDWRc_limit = 8205 
WTRc_limit = 10114 
RTWc_limit = 41091 
CCDLc_limit = 27369 
rwq = 0 
CCDLc_limit_alone = 18830 
WTRc_limit_alone = 9123 
RTWc_limit_alone = 33543 

Commands details: 
total_CMD = 650550 
n_nop = 607343 
Read = 25864 
Write = 0 
L2_Alloc = 0 
L2_WB = 11284 
n_act = 3096 
n_pre = 3080 
n_ref = 0 
n_req = 34467 
total_req = 37148 

Dual Bus Interface Util: 
issued_total_row = 6176 
issued_total_col = 37148 
Row_Bus_Util =  0.009494 
CoL_Bus_Util = 0.057102 
Either_Row_CoL_Bus_Util = 0.066416 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.002708 
queue_avg = 2.005189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84568, Miss = 14654, Miss_rate = 0.173, Pending_hits = 5523, Reservation_fails = 3862
L2_cache_bank[1]: Access = 60528, Miss = 16134, Miss_rate = 0.267, Pending_hits = 5347, Reservation_fails = 3515
L2_cache_bank[2]: Access = 67356, Miss = 16626, Miss_rate = 0.247, Pending_hits = 5786, Reservation_fails = 3185
L2_cache_bank[3]: Access = 60232, Miss = 16134, Miss_rate = 0.268, Pending_hits = 5635, Reservation_fails = 4208
L2_cache_bank[4]: Access = 60476, Miss = 16172, Miss_rate = 0.267, Pending_hits = 5235, Reservation_fails = 2834
L2_cache_bank[5]: Access = 84288, Miss = 14600, Miss_rate = 0.173, Pending_hits = 5579, Reservation_fails = 4906
L2_cache_bank[6]: Access = 60104, Miss = 16172, Miss_rate = 0.269, Pending_hits = 5424, Reservation_fails = 2876
L2_cache_bank[7]: Access = 67612, Miss = 16612, Miss_rate = 0.246, Pending_hits = 5917, Reservation_fails = 3453
L2_cache_bank[8]: Access = 83770, Miss = 14620, Miss_rate = 0.175, Pending_hits = 5417, Reservation_fails = 4048
L2_cache_bank[9]: Access = 60288, Miss = 16134, Miss_rate = 0.268, Pending_hits = 5344, Reservation_fails = 3271
L2_cache_bank[10]: Access = 67368, Miss = 16584, Miss_rate = 0.246, Pending_hits = 5727, Reservation_fails = 2975
L2_cache_bank[11]: Access = 59708, Miss = 16114, Miss_rate = 0.270, Pending_hits = 5496, Reservation_fails = 2745
L2_total_cache_accesses = 816298
L2_total_cache_misses = 190556
L2_total_cache_miss_rate = 0.2334
L2_total_cache_pending_hits = 66430
L2_total_cache_reservation_fails = 41878
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10254
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 710
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3485
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3936
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 716
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6776
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 716
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 112396
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 370
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 435
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6776
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=816298
icnt_total_pkts_simt_to_mem=312097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.3496
	minimum = 5
	maximum = 673
Network latency average = 46.8775
	minimum = 5
	maximum = 673
Slowest packet = 893240
Flit latency average = 44.2565
	minimum = 5
	maximum = 673
Slowest flit = 953586
Fragmentation average = 0.002441
	minimum = 0
	maximum = 205
Injected packet rate average = 0.211045
	minimum = 0.0828875 (at node 7)
	maximum = 0.580982 (at node 22)
Accepted packet rate average = 0.211045
	minimum = 0.0542664 (at node 23)
	maximum = 0.310151 (at node 2)
Injected flit rate average = 0.225489
	minimum = 0.108065 (at node 12)
	maximum = 0.580982 (at node 22)
Accepted flit rate average= 0.225489
	minimum = 0.0735255 (at node 23)
	maximum = 0.310151 (at node 2)
Injected packet length average = 1.06844
Accepted packet length average = 1.06844
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6491 (15 samples)
	minimum = 5 (15 samples)
	maximum = 228.933 (15 samples)
Network latency average = 18.6291 (15 samples)
	minimum = 5 (15 samples)
	maximum = 225.467 (15 samples)
Flit latency average = 17.9128 (15 samples)
	minimum = 5 (15 samples)
	maximum = 224.933 (15 samples)
Fragmentation average = 0.000369872 (15 samples)
	minimum = 0 (15 samples)
	maximum = 32.6667 (15 samples)
Injected packet rate average = 0.0802028 (15 samples)
	minimum = 0.0310808 (15 samples)
	maximum = 0.200703 (15 samples)
Accepted packet rate average = 0.0802028 (15 samples)
	minimum = 0.0329459 (15 samples)
	maximum = 0.118068 (15 samples)
Injected flit rate average = 0.0856689 (15 samples)
	minimum = 0.0404693 (15 samples)
	maximum = 0.200869 (15 samples)
Accepted flit rate average = 0.0856689 (15 samples)
	minimum = 0.0448137 (15 samples)
	maximum = 0.118068 (15 samples)
Injected packet size average = 1.06815 (15 samples)
Accepted packet size average = 1.06815 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 49 sec (1849 sec)
gpgpu_simulation_rate = 55870 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 2631578x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
kernel_stream_id = 61656
gpu_sim_cycle = 29794
gpu_sim_insn = 19880
gpu_ipc =       0.6672
gpu_tot_sim_cycle = 522644
gpu_tot_sim_insn = 103323600
gpu_tot_ipc =     197.6940
gpu_tot_issued_cta = 4366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.8726% 
max_total_param_size = 0
gpu_stall_dramfull = 37370
gpu_stall_icnt2sh    = 117765
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4595
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8233
L2_BW  =       0.1068 GB/Sec
L2_BW_total  =      34.9918 GB/Sec
gpu_total_sim_rate=52289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1683322
	L1I_total_cache_misses = 20086
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14360
L1D_cache:
	L1D_cache_core[0]: Access = 18854, Miss = 11165, Miss_rate = 0.592, Pending_hits = 1093, Reservation_fails = 4746
	L1D_cache_core[1]: Access = 18677, Miss = 11062, Miss_rate = 0.592, Pending_hits = 1106, Reservation_fails = 4482
	L1D_cache_core[2]: Access = 18902, Miss = 11128, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5376
	L1D_cache_core[3]: Access = 18437, Miss = 11159, Miss_rate = 0.605, Pending_hits = 1173, Reservation_fails = 7731
	L1D_cache_core[4]: Access = 18774, Miss = 10897, Miss_rate = 0.580, Pending_hits = 1224, Reservation_fails = 4906
	L1D_cache_core[5]: Access = 18966, Miss = 11081, Miss_rate = 0.584, Pending_hits = 1230, Reservation_fails = 3633
	L1D_cache_core[6]: Access = 18838, Miss = 11208, Miss_rate = 0.595, Pending_hits = 1126, Reservation_fails = 5450
	L1D_cache_core[7]: Access = 18774, Miss = 10926, Miss_rate = 0.582, Pending_hits = 1088, Reservation_fails = 3784
	L1D_cache_core[8]: Access = 18966, Miss = 11147, Miss_rate = 0.588, Pending_hits = 1163, Reservation_fails = 4191
	L1D_cache_core[9]: Access = 18613, Miss = 10934, Miss_rate = 0.587, Pending_hits = 1179, Reservation_fails = 6534
	L1D_cache_core[10]: Access = 18646, Miss = 11240, Miss_rate = 0.603, Pending_hits = 1181, Reservation_fails = 6838
	L1D_cache_core[11]: Access = 18759, Miss = 11031, Miss_rate = 0.588, Pending_hits = 1171, Reservation_fails = 3648
	L1D_cache_core[12]: Access = 18567, Miss = 11081, Miss_rate = 0.597, Pending_hits = 1335, Reservation_fails = 5736
	L1D_cache_core[13]: Access = 18662, Miss = 11080, Miss_rate = 0.594, Pending_hits = 1161, Reservation_fails = 5075
	L1D_cache_core[14]: Access = 18966, Miss = 10952, Miss_rate = 0.577, Pending_hits = 1171, Reservation_fails = 3824
	L1D_total_cache_accesses = 281401
	L1D_total_cache_misses = 166091
	L1D_total_cache_miss_rate = 0.5902
	L1D_total_cache_pending_hits = 17603
	L1D_total_cache_reservation_fails = 75954
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 102501
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 4366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14373, 10218, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 106512768
gpgpu_n_tot_w_icount = 3328524
gpgpu_n_stall_shd_mem = 176100
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 161798
gpgpu_n_mem_write_global = 72025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3350016
gpgpu_n_store_insn = 1152400
gpgpu_n_shmem_insn = 37638896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3265536
gpgpu_n_shmem_bkconflict = 35504
gpgpu_n_l1cache_bkconflict = 5716
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5716
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:645097	W0_Idle:3165855	W0_Scoreboard:3423012	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:172821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3139875
single_issue_nums: WS0:1677330	WS1:1651194	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1294384 {8:161798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5185800 {72:72025,}
traffic_breakdown_coretomem[INST_ACC_R] = 50336 {8:6292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25887680 {40:647192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152400 {8:144050,}
traffic_breakdown_memtocore[INST_ACC_R] = 1006720 {40:25168,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 255 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 59 
mrq_lat_table:53633 	14065 	12095 	18624 	40665 	35796 	17826 	4324 	962 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	454981 	305730 	30148 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5851 	348 	90 	215414 	9463 	7466 	1236 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81525 	117066 	118380 	145479 	252618 	76204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	434 	151 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12235     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     22416     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     13732     15669     15781     18131     19695     19119     18969     21350     21175     22410     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     18976     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.052631 10.454545  9.019323 10.733668  7.946360  9.611111  8.617887 11.486486  8.145098 10.691667  8.074627 10.343915  9.050956 10.815287 10.162963 12.637037 
dram[1]: 10.248780 10.659794 11.230769 10.339806  9.582376  9.033708  9.455197 11.224669  9.384892 10.214286  9.558685 11.011299 11.413333 10.143713 12.714286 14.016529 
dram[2]: 10.586735  7.386454 10.339806  8.511312 10.508696  8.238095 11.333333  8.130769 10.666667  8.380567 10.161616  8.188481 10.506173  9.141935 12.651852  9.617022 
dram[3]: 10.740932 10.263414 10.411765 10.784314  9.296154  8.957295 11.408072  9.523466 10.015564  9.534546 11.869823  9.519231  9.670455 11.051613 12.577778 12.379562 
dram[4]:  7.572016 10.634021  8.985714 10.502463  7.961390  9.810484  8.530121 11.126637  8.073930 10.086615  7.974874 10.234375  9.201299 11.271523  9.702127 12.637037 
dram[5]: 11.808989 11.712644 11.260204 11.046632 10.080646 10.556521 10.377953 12.172249  9.463768 11.280702 10.317708 10.971910 10.848102 12.364964 14.260504 14.713043 
average row locality = 198109/19679 = 10.067026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       624       534       712       607       801       606       849       624       864       482       644       406       559       403       559 
dram[1]:       626       624       720       712       810       801       852       849       869       864       676       644       566       559       565       559 
dram[2]:       620       482       712       536       800       606       846       607       864       625       664       462       562       405       562       398 
dram[3]:       620       633       712       720       800       815       846       855       864       870       664       654       562       565       562       563 
dram[4]:       475       628       536       712       601       805       603       849       626       864       472       644       407       562       403       559 
dram[5]:       628       627       719       712       811       804       853       849       870       864       659       644       570       558       564       557 
total dram writes = 63134
bank skew: 870/398 = 2.19
chip skew: 11305/9746 = 1.16
average mf latency per bank:
dram[0]:       8304      3385      7505      3246      6791      3100      6352      2047      5345      1592      4789      1570      4810      1510      4990      1488
dram[1]:       4225      3277      3795      3196      4099      3102      3317      2040      2420      1564      2304      1627      2330      1512      2341      1500
dram[2]:       3424      7264      3231      7038      3167      6355      2144      5998      1593      5020      1559      4859      1490      4663      1476      5161
dram[3]:       3417      3896      3148      3707      3091      3734      2131      2816      1536      2220      1583      2198      1511      2217      1482      2191
dram[4]:       8519      3323      7651      3310      6875      3116      6360      2101      5123      1563      4670      1547      4724      1512      5334      1516
dram[5]:       3798      3283      3500      3256      3687      3089      2849      2105      2238      1562      2186      1618      2192      1512      2106      1514
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       655       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       649       789       858       896       993       673       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       925       702       459       626       462       712
dram[3]:        510       660       553       684       651       768       648       910       844       943       984       966       485       673       438       668
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        640       612       773       589       798       671       788       675       801       811       921       976       687       512       664       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=649662 n_act=3293 n_pre=3277 n_ref_event=0 n_req=31493 n_rd=23994 n_rd_L2_A=0 n_write=0 n_wr_bk=9747 bw_util=0.09782
n_activity=166645 dram_eff=0.4049
bk0: 1468a 674472i bk1: 1594a 673569i bk2: 1450a 676422i bk3: 1594a 673950i bk4: 1600a 672646i bk5: 1812a 670578i bk6: 1642a 672962i bk7: 1904a 671541i bk8: 1590a 672391i bk9: 1910a 670556i bk10: 1250a 674871i bk11: 1464a 674382i bk12: 1104a 677871i bk13: 1272a 675091i bk14: 1060a 678794i bk15: 1280a 676974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895786
Row_Buffer_Locality_read = 0.947945
Row_Buffer_Locality_write = 0.728897
Bank_Level_Parallism = 2.026050
Bank_Level_Parallism_Col = 1.960994
Bank_Level_Parallism_Ready = 1.157316
write_to_read_ratio_blp_rw_average = 0.482417
GrpLevelPara = 1.515020 

BW Util details:
bwutil = 0.097817 
total_CMD = 689877 
util_bw = 67482 
Wasted_Col = 50183 
Wasted_Row = 22492 
Idle = 549720 

BW Util Bottlenecks: 
RCDc_limit = 11894 
RCDWRc_limit = 9567 
WTRc_limit = 8055 
RTWc_limit = 32692 
CCDLc_limit = 27624 
rwq = 0 
CCDLc_limit_alone = 18950 
WTRc_limit_alone = 7164 
RTWc_limit_alone = 24909 

Commands details: 
total_CMD = 689877 
n_nop = 649662 
Read = 23994 
Write = 0 
L2_Alloc = 0 
L2_WB = 9747 
n_act = 3293 
n_pre = 3277 
n_ref = 0 
n_req = 31493 
total_req = 33741 

Dual Bus Interface Util: 
issued_total_row = 6570 
issued_total_col = 33741 
Row_Bus_Util =  0.009523 
CoL_Bus_Util = 0.048909 
Either_Row_CoL_Bus_Util = 0.058293 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.002387 
queue_avg = 1.560059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 522717 -   mf: uid=2952078, sid4294967295:w4294967295, part=1, addr=0xc0043980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522617), 
Ready @ 522723 -   mf: uid=2952081, sid4294967295:w4294967295, part=1, addr=0xc0045180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522623), 
Ready @ 522729 -   mf: uid=2952084, sid4294967295:w4294967295, part=1, addr=0xc0046980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522629), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=646088 n_act=3339 n_pre=3323 n_ref_event=0 n_req=34549 n_rd=25938 n_rd_L2_A=0 n_write=0 n_wr_bk=11296 bw_util=0.1079
n_activity=166974 dram_eff=0.446
bk0: 1622a 670737i bk1: 1592a 671766i bk2: 1640a 672812i bk3: 1588a 672410i bk4: 1882a 667896i bk5: 1802a 668477i bk6: 1988a 667701i bk7: 1902a 669943i bk8: 1948a 667586i bk9: 1918a 669244i bk10: 1520a 671213i bk11: 1458a 672521i bk12: 1280a 673800i bk13: 1268a 673205i bk14: 1260a 675694i bk15: 1270a 676060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903760
Row_Buffer_Locality_read = 0.952464
Row_Buffer_Locality_write = 0.757055
Bank_Level_Parallism = 2.298895
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.217652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107944 
total_CMD = 689877 
util_bw = 74468 
Wasted_Col = 49397 
Wasted_Row = 20868 
Idle = 545144 

BW Util Bottlenecks: 
RCDc_limit = 11111 
RCDWRc_limit = 8973 
WTRc_limit = 9617 
RTWc_limit = 36983 
CCDLc_limit = 27725 
rwq = 0 
CCDLc_limit_alone = 18717 
WTRc_limit_alone = 8609 
RTWc_limit_alone = 28983 

Commands details: 
total_CMD = 689877 
n_nop = 646088 
Read = 25938 
Write = 0 
L2_Alloc = 0 
L2_WB = 11296 
n_act = 3339 
n_pre = 3323 
n_ref = 0 
n_req = 34549 
total_req = 37234 

Dual Bus Interface Util: 
issued_total_row = 6662 
issued_total_col = 37234 
Row_Bus_Util =  0.009657 
CoL_Bus_Util = 0.053972 
Either_Row_CoL_Bus_Util = 0.063474 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.002444 
queue_avg = 1.980005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=649633 n_act=3324 n_pre=3308 n_ref_event=0 n_req=31486 n_rd=23984 n_rd_L2_A=0 n_write=0 n_wr_bk=9751 bw_util=0.0978
n_activity=167139 dram_eff=0.4037
bk0: 1602a 673869i bk1: 1478a 674440i bk2: 1588a 673863i bk3: 1462a 675187i bk4: 1808a 671315i bk5: 1602a 672700i bk6: 1906a 672240i bk7: 1636a 672843i bk8: 1904a 670610i bk9: 1584a 673426i bk10: 1506a 674474i bk11: 1206a 676121i bk12: 1274a 675179i bk13: 1100a 677955i bk14: 1280a 676498i bk15: 1048a 678501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894874
Row_Buffer_Locality_read = 0.947548
Row_Buffer_Locality_write = 0.726473
Bank_Level_Parallism = 2.009190
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.157735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097800 
total_CMD = 689877 
util_bw = 67470 
Wasted_Col = 50090 
Wasted_Row = 22627 
Idle = 549690 

BW Util Bottlenecks: 
RCDc_limit = 11802 
RCDWRc_limit = 9622 
WTRc_limit = 8295 
RTWc_limit = 31158 
CCDLc_limit = 27001 
rwq = 0 
CCDLc_limit_alone = 18653 
WTRc_limit_alone = 7456 
RTWc_limit_alone = 23649 

Commands details: 
total_CMD = 689877 
n_nop = 649633 
Read = 23984 
Write = 0 
L2_Alloc = 0 
L2_WB = 9751 
n_act = 3324 
n_pre = 3308 
n_ref = 0 
n_req = 31486 
total_req = 33735 

Dual Bus Interface Util: 
issued_total_row = 6632 
issued_total_col = 33735 
Row_Bus_Util =  0.009613 
CoL_Bus_Util = 0.048900 
Either_Row_CoL_Bus_Util = 0.058335 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.003056 
queue_avg = 1.489666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 522715 -   mf: uid=2952077, sid4294967295:w4294967295, part=3, addr=0xc0042980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522615), 
Ready @ 522720 -   mf: uid=2952079, sid4294967295:w4294967295, part=3, addr=0xc0044180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522620), 
Ready @ 522725 -   mf: uid=2952082, sid4294967295:w4294967295, part=3, addr=0xc0045980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522625), 
Ready @ 522731 -   mf: uid=2952085, sid4294967295:w4294967295, part=3, addr=0xc0047180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522631), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=645985 n_act=3374 n_pre=3358 n_ref_event=0 n_req=34608 n_rd=25990 n_rd_L2_A=0 n_write=0 n_wr_bk=11305 bw_util=0.1081
n_activity=166818 dram_eff=0.4471
bk0: 1600a 671894i bk1: 1620a 671589i bk2: 1582a 672598i bk3: 1650a 672826i bk4: 1808a 669075i bk5: 1894a 667252i bk6: 1900a 670360i bk7: 1986a 667524i bk8: 1918a 668635i bk9: 1960a 666597i bk10: 1500a 672889i bk11: 1480a 670866i bk12: 1274a 672717i bk13: 1282a 673937i bk14: 1270a 675579i bk15: 1266a 676126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902942
Row_Buffer_Locality_read = 0.952289
Row_Buffer_Locality_write = 0.754119
Bank_Level_Parallism = 2.304706
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.209640
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108121 
total_CMD = 689877 
util_bw = 74590 
Wasted_Col = 49306 
Wasted_Row = 20728 
Idle = 545253 

BW Util Bottlenecks: 
RCDc_limit = 11059 
RCDWRc_limit = 9102 
WTRc_limit = 9526 
RTWc_limit = 37096 
CCDLc_limit = 27210 
rwq = 0 
CCDLc_limit_alone = 18415 
WTRc_limit_alone = 8577 
RTWc_limit_alone = 29250 

Commands details: 
total_CMD = 689877 
n_nop = 645985 
Read = 25990 
Write = 0 
L2_Alloc = 0 
L2_WB = 11305 
n_act = 3374 
n_pre = 3358 
n_ref = 0 
n_req = 34608 
total_req = 37295 

Dual Bus Interface Util: 
issued_total_row = 6732 
issued_total_col = 37295 
Row_Bus_Util =  0.009758 
CoL_Bus_Util = 0.054060 
Either_Row_CoL_Bus_Util = 0.063623 
Issued_on_Two_Bus_Simul_Util = 0.000196 
issued_two_Eff = 0.003076 
queue_avg = 1.958546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=649636 n_act=3333 n_pre=3317 n_ref_event=463904 n_req=31471 n_rd=23972 n_rd_L2_A=0 n_write=0 n_wr_bk=9746 bw_util=0.09775
n_activity=166126 dram_eff=0.4059
bk0: 1470a 674913i bk1: 1584a 673273i bk2: 1468a 676217i bk3: 1590a 673668i bk4: 1592a 673062i bk5: 1820a 669909i bk6: 1648a 673207i bk7: 1902a 672142i bk8: 1588a 672567i bk9: 1906a 670530i bk10: 1222a 675179i bk11: 1474a 673918i bk12: 1098a 677857i bk13: 1274a 675009i bk14: 1056a 678770i bk15: 1280a 677339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894570
Row_Buffer_Locality_read = 0.947522
Row_Buffer_Locality_write = 0.725297
Bank_Level_Parallism = 2.025820
Bank_Level_Parallism_Col = 1.938954
Bank_Level_Parallism_Ready = 1.138923
write_to_read_ratio_blp_rw_average = 0.478245
GrpLevelPara = 1.508441 

BW Util details:
bwutil = 0.097751 
total_CMD = 689877 
util_bw = 67436 
Wasted_Col = 50639 
Wasted_Row = 21777 
Idle = 550025 

BW Util Bottlenecks: 
RCDc_limit = 11792 
RCDWRc_limit = 9629 
WTRc_limit = 8860 
RTWc_limit = 32508 
CCDLc_limit = 27351 
rwq = 0 
CCDLc_limit_alone = 18684 
WTRc_limit_alone = 7927 
RTWc_limit_alone = 24774 

Commands details: 
total_CMD = 689877 
n_nop = 649636 
Read = 23972 
Write = 0 
L2_Alloc = 0 
L2_WB = 9746 
n_act = 3333 
n_pre = 3317 
n_ref = 463904 
n_req = 31471 
total_req = 33718 

Dual Bus Interface Util: 
issued_total_row = 6650 
issued_total_col = 33718 
Row_Bus_Util =  0.009639 
CoL_Bus_Util = 0.048875 
Either_Row_CoL_Bus_Util = 0.058331 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.003156 
queue_avg = 1.559385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 522713 -   mf: uid=2952076, sid4294967295:w4294967295, part=5, addr=0xc0043180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522613), 
Ready @ 522721 -   mf: uid=2952080, sid4294967295:w4294967295, part=5, addr=0xc0044980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522621), 
Ready @ 522727 -   mf: uid=2952083, sid4294967295:w4294967295, part=5, addr=0xc0046180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522627), 
Ready @ 522733 -   mf: uid=2952086, sid4294967295:w4294967295, part=5, addr=0xc0047980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522633), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689877 n_nop=646625 n_act=3100 n_pre=3084 n_ref_event=0 n_req=34502 n_rd=25896 n_rd_L2_A=0 n_write=0 n_wr_bk=11289 bw_util=0.1078
n_activity=163880 dram_eff=0.4538
bk0: 1622a 672379i bk1: 1560a 672128i bk2: 1658a 672575i bk3: 1590a 671765i bk4: 1880a 667271i bk5: 1816a 668711i bk6: 1986a 667581i bk7: 1898a 669298i bk8: 1950a 666440i bk9: 1916a 669189i bk10: 1476a 671391i bk11: 1462a 671982i bk12: 1278a 673425i bk13: 1270a 674775i bk14: 1266a 675459i bk15: 1268a 676779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910585
Row_Buffer_Locality_read = 0.956866
Row_Buffer_Locality_write = 0.771322
Bank_Level_Parallism = 2.357319
Bank_Level_Parallism_Col = 2.280612
Bank_Level_Parallism_Ready = 1.215126
write_to_read_ratio_blp_rw_average = 0.516159
GrpLevelPara = 1.725957 

BW Util details:
bwutil = 0.107802 
total_CMD = 689877 
util_bw = 74370 
Wasted_Col = 49232 
Wasted_Row = 17771 
Idle = 548504 

BW Util Bottlenecks: 
RCDc_limit = 10046 
RCDWRc_limit = 8219 
WTRc_limit = 10114 
RTWc_limit = 41098 
CCDLc_limit = 27395 
rwq = 0 
CCDLc_limit_alone = 18856 
WTRc_limit_alone = 9123 
RTWc_limit_alone = 33550 

Commands details: 
total_CMD = 689877 
n_nop = 646625 
Read = 25896 
Write = 0 
L2_Alloc = 0 
L2_WB = 11289 
n_act = 3100 
n_pre = 3084 
n_ref = 0 
n_req = 34502 
total_req = 37185 

Dual Bus Interface Util: 
issued_total_row = 6184 
issued_total_col = 37185 
Row_Bus_Util =  0.008964 
CoL_Bus_Util = 0.053901 
Either_Row_CoL_Bus_Util = 0.062695 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.002705 
queue_avg = 1.891134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 14654, Miss_rate = 0.173, Pending_hits = 5523, Reservation_fails = 3862
L2_cache_bank[1]: Access = 60528, Miss = 16134, Miss_rate = 0.267, Pending_hits = 5347, Reservation_fails = 3515
L2_cache_bank[2]: Access = 67394, Miss = 16664, Miss_rate = 0.247, Pending_hits = 5786, Reservation_fails = 3185
L2_cache_bank[3]: Access = 60232, Miss = 16134, Miss_rate = 0.268, Pending_hits = 5635, Reservation_fails = 4208
L2_cache_bank[4]: Access = 60484, Miss = 16180, Miss_rate = 0.268, Pending_hits = 5235, Reservation_fails = 2834
L2_cache_bank[5]: Access = 84288, Miss = 14600, Miss_rate = 0.173, Pending_hits = 5579, Reservation_fails = 4906
L2_cache_bank[6]: Access = 60112, Miss = 16180, Miss_rate = 0.269, Pending_hits = 5424, Reservation_fails = 2876
L2_cache_bank[7]: Access = 67642, Miss = 16642, Miss_rate = 0.246, Pending_hits = 5917, Reservation_fails = 3453
L2_cache_bank[8]: Access = 83778, Miss = 14628, Miss_rate = 0.175, Pending_hits = 5417, Reservation_fails = 4048
L2_cache_bank[9]: Access = 60288, Miss = 16134, Miss_rate = 0.268, Pending_hits = 5344, Reservation_fails = 3271
L2_cache_bank[10]: Access = 67410, Miss = 16626, Miss_rate = 0.247, Pending_hits = 5727, Reservation_fails = 2975
L2_cache_bank[11]: Access = 59708, Miss = 16114, Miss_rate = 0.270, Pending_hits = 5496, Reservation_fails = 2745
L2_total_cache_accesses = 816440
L2_total_cache_misses = 190690
L2_total_cache_miss_rate = 0.2336
L2_total_cache_pending_hits = 66430
L2_total_cache_reservation_fails = 41878
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=816440
icnt_total_pkts_simt_to_mem=312155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34595
	minimum = 5
	maximum = 12
Network latency average = 5.12432
	minimum = 5
	maximum = 6
Slowest packet = 1056521
Flit latency average = 5.04
	minimum = 5
	maximum = 6
Slowest flit = 1128541
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229974
	minimum = 0 (at node 0)
	maximum = 0.00144324 (at node 3)
Accepted packet rate average = 0.000229974
	minimum = 0 (at node 0)
	maximum = 0.00476606 (at node 3)
Injected flit rate average = 0.000248621
	minimum = 0 (at node 0)
	maximum = 0.0019467 (at node 3)
Accepted flit rate average= 0.000248621
	minimum = 0 (at node 0)
	maximum = 0.00476606 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7551 (16 samples)
	minimum = 5 (16 samples)
	maximum = 215.375 (16 samples)
Network latency average = 17.7851 (16 samples)
	minimum = 5 (16 samples)
	maximum = 211.75 (16 samples)
Flit latency average = 17.1082 (16 samples)
	minimum = 5 (16 samples)
	maximum = 211.25 (16 samples)
Fragmentation average = 0.000346755 (16 samples)
	minimum = 0 (16 samples)
	maximum = 30.625 (16 samples)
Injected packet rate average = 0.0752045 (16 samples)
	minimum = 0.0291383 (16 samples)
	maximum = 0.18825 (16 samples)
Accepted packet rate average = 0.0752045 (16 samples)
	minimum = 0.0308867 (16 samples)
	maximum = 0.110987 (16 samples)
Injected flit rate average = 0.0803301 (16 samples)
	minimum = 0.0379399 (16 samples)
	maximum = 0.188436 (16 samples)
Accepted flit rate average = 0.0803301 (16 samples)
	minimum = 0.0420128 (16 samples)
	maximum = 0.110987 (16 samples)
Injected packet size average = 1.06816 (16 samples)
Accepted packet size average = 1.06816 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 56 sec (1976 sec)
gpgpu_simulation_rate = 52289 (inst/sec)
gpgpu_simulation_rate = 264 (cycle/sec)
gpgpu_silicon_slowdown = 2651515x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (26,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (26,26,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
kernel_stream_id = 61656
gpu_sim_cycle = 35543
gpu_sim_insn = 511680
gpu_ipc =      14.3961
gpu_tot_sim_cycle = 558187
gpu_tot_sim_insn = 103835280
gpu_tot_ipc =     186.0224
gpu_tot_issued_cta = 4392
gpu_occupancy = 3.6111% 
gpu_tot_occupancy = 34.7337% 
max_total_param_size = 0
gpu_stall_dramfull = 37370
gpu_stall_icnt2sh    = 117765
partiton_level_parallism =       0.0857
partiton_level_parallism_total  =       0.4357
partiton_level_parallism_util =       1.1173
partiton_level_parallism_util_total  =       1.8090
L2_BW  =       6.6652 GB/Sec
L2_BW_total  =      33.1881 GB/Sec
gpu_total_sim_rate=47587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1699182
	L1I_total_cache_misses = 22038
	L1I_total_cache_miss_rate = 0.0130
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14360
L1D_cache:
	L1D_cache_core[0]: Access = 18933, Miss = 11213, Miss_rate = 0.592, Pending_hits = 1093, Reservation_fails = 4746
	L1D_cache_core[1]: Access = 18756, Miss = 11110, Miss_rate = 0.592, Pending_hits = 1106, Reservation_fails = 4482
	L1D_cache_core[2]: Access = 18981, Miss = 11176, Miss_rate = 0.589, Pending_hits = 1202, Reservation_fails = 5376
	L1D_cache_core[3]: Access = 18516, Miss = 11207, Miss_rate = 0.605, Pending_hits = 1173, Reservation_fails = 7731
	L1D_cache_core[4]: Access = 18932, Miss = 10985, Miss_rate = 0.580, Pending_hits = 1240, Reservation_fails = 4906
	L1D_cache_core[5]: Access = 19124, Miss = 11169, Miss_rate = 0.584, Pending_hits = 1246, Reservation_fails = 3633
	L1D_cache_core[6]: Access = 18996, Miss = 11288, Miss_rate = 0.594, Pending_hits = 1142, Reservation_fails = 5450
	L1D_cache_core[7]: Access = 18932, Miss = 11006, Miss_rate = 0.581, Pending_hits = 1104, Reservation_fails = 3784
	L1D_cache_core[8]: Access = 19124, Miss = 11227, Miss_rate = 0.587, Pending_hits = 1179, Reservation_fails = 4191
	L1D_cache_core[9]: Access = 18771, Miss = 11014, Miss_rate = 0.587, Pending_hits = 1195, Reservation_fails = 6534
	L1D_cache_core[10]: Access = 18804, Miss = 11320, Miss_rate = 0.602, Pending_hits = 1197, Reservation_fails = 6838
	L1D_cache_core[11]: Access = 18917, Miss = 11111, Miss_rate = 0.587, Pending_hits = 1187, Reservation_fails = 3648
	L1D_cache_core[12]: Access = 18725, Miss = 11161, Miss_rate = 0.596, Pending_hits = 1351, Reservation_fails = 5736
	L1D_cache_core[13]: Access = 18820, Miss = 11160, Miss_rate = 0.593, Pending_hits = 1177, Reservation_fails = 5075
	L1D_cache_core[14]: Access = 19124, Miss = 11032, Miss_rate = 0.577, Pending_hits = 1187, Reservation_fails = 3824
	L1D_total_cache_accesses = 283455
	L1D_total_cache_misses = 167179
	L1D_total_cache_miss_rate = 0.5898
	L1D_total_cache_pending_hits = 17779
	L1D_total_cache_reservation_fails = 75954
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 102735
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 176
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1964
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 783
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1264
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 821
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17532

Total_core_cache_fail_stats:
ctas_completed 4392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
15579, 10218, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5394, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5301, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 
gpgpu_n_tot_thrd_icount = 107516160
gpgpu_n_tot_w_icount = 3359880
gpgpu_n_stall_shd_mem = 181924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 162870
gpgpu_n_mem_write_global = 72831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3369984
gpgpu_n_store_insn = 1165296
gpgpu_n_shmem_insn = 37804464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3270528
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 5716
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5716
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:651655	W0_Idle:3774816	W0_Scoreboard:3841429	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3140577
single_issue_nums: WS0:1695420	WS1:1664460	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1302960 {8:162870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5243832 {72:72831,}
traffic_breakdown_coretomem[INST_ACC_R] = 59688 {8:7461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26059200 {40:651480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1165296 {8:145662,}
traffic_breakdown_memtocore[INST_ACC_R] = 1193760 {40:29844,}
maxmflatency = 1140 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 254 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 58 
mrq_lat_table:55265 	14390 	12137 	18658 	41372 	35881 	17849 	4324 	962 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	459914 	306697 	30148 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6957 	392 	109 	217115 	9640 	7466 	1236 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	86935 	117556 	118380 	145479 	252618 	76204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	470 	155 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.087337 10.562814  9.019323 10.733668  7.946360  9.611111  8.744939 11.829597  8.145098 10.691667  7.726415  9.645631  8.906250 10.402439 10.162963 12.637037 
dram[1]:  9.640000 10.769231 10.892683 10.339806  9.010601  9.033708  9.337884 11.561403  8.693548 10.214286  9.137339  9.954774 10.374269  9.781610 11.845637 14.016529 
dram[2]: 10.709184  7.388889 10.339806  8.511312 10.508696  8.238095 11.637168  8.283525 10.666667  8.380567  9.586855  7.750000 10.166667  9.096154 12.651852  9.617022 
dram[3]: 10.865285  9.696428 10.411765 10.476636  9.296154  8.538206 11.714286  9.491349 10.015564  8.824104 10.772487  9.021739  9.384615 10.160000 12.577778 11.562092 
dram[4]:  7.604939 10.702564  8.985714 10.502463  7.961390  9.810484  8.656000 11.460870  8.073930 10.086615  7.628572  9.600962  9.096154 10.948718  9.702127 12.637037 
dram[5]: 11.950276 11.564246 11.433674 11.030928  9.929688 10.545455 10.656250 12.511848  8.897351 11.315789  9.723004 10.194872 10.455622 11.944056 13.059259 14.782609 
average row locality = 200957/20279 = 9.909611
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       473       624       534       712       607       801       606       849       624       864       502       687       412       571       403       559 
dram[1]:       642       624       734       712       836       801       876       849       897       864       716       687       592       571       577       559 
dram[2]:       620       482       712       536       800       606       846       607       864       625       704       485       571       408       562       398 
dram[3]:       620       649       712       732       800       841       846       877       864       900       704       697       571       590       562       573 
dram[4]:       475       628       536       712       601       805       603       849       626       864       492       687       410       571       403       559 
dram[5]:       638       635       723       720       831       812       865       857       892       872       697       690       586       575       568       565 
total dram writes = 64076
bank skew: 900/398 = 2.26
chip skew: 11538/9821 = 1.17
average mf latency per bank:
dram[0]:       8304      3385      7505      3246      6791      3100      6393      2110      5345      1592      4599      1472      4740      1479      4990      1488
dram[1]:       4148      3277      3747      3196      3992      3102      3331      2104      2378      1564      2209      1525      2261      1480      2331      1500
dram[2]:       3424      7264      3231      7038      3167      6355      2203      6045      1593      5020      1471      4629      1467      4628      1476      5161
dram[3]:       3417      3828      3148      3670      3091      3640      2190      2854      1536      2178      1493      2097      1487      2157      1482      2190
dram[4]:       8519      3323      7651      3310      6875      3116      6402      2164      5123      1563      4480      1450      4689      1488      5334      1516
dram[5]:       3765      3242      3504      3219      3619      3058      2928      2149      2214      1548      2100      1510      2164      1467      2130      1493
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       655       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       649       789       858       896       993       673       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       925       702       459       626       462       712
dram[3]:        510       660       553       684       651       768       648       910       844       943       984       966       485       673       438       668
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        640       612       773       589       798       671       788       675       801       811       921       976       687       512       664       452
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=696237 n_act=3335 n_pre=3319 n_ref_event=0 n_req=31728 n_rd=24170 n_rd_L2_A=0 n_write=0 n_wr_bk=9828 bw_util=0.09229
n_activity=169161 dram_eff=0.402
bk0: 1484a 721326i bk1: 1626a 720415i bk2: 1450a 723331i bk3: 1594a 720866i bk4: 1600a 719565i bk5: 1812a 717501i bk6: 1682a 719810i bk7: 1992a 718329i bk8: 1590a 719332i bk9: 1910a 717504i bk10: 1250a 721414i bk11: 1464a 720546i bk12: 1104a 724693i bk13: 1272a 721812i bk14: 1060a 725662i bk15: 1280a 723862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895234
Row_Buffer_Locality_read = 0.948159
Row_Buffer_Locality_write = 0.725986
Bank_Level_Parallism = 2.017769
Bank_Level_Parallism_Col = 1.954608
Bank_Level_Parallism_Ready = 1.156136
write_to_read_ratio_blp_rw_average = 0.483521
GrpLevelPara = 1.510751 

BW Util details:
bwutil = 0.092286 
total_CMD = 736793 
util_bw = 67996 
Wasted_Col = 50745 
Wasted_Row = 22984 
Idle = 595068 

BW Util Bottlenecks: 
RCDc_limit = 11942 
RCDWRc_limit = 9801 
WTRc_limit = 8065 
RTWc_limit = 33008 
CCDLc_limit = 27844 
rwq = 0 
CCDLc_limit_alone = 19088 
WTRc_limit_alone = 7172 
RTWc_limit_alone = 25145 

Commands details: 
total_CMD = 736793 
n_nop = 696237 
Read = 24170 
Write = 0 
L2_Alloc = 0 
L2_WB = 9828 
n_act = 3335 
n_pre = 3319 
n_ref = 0 
n_req = 31728 
total_req = 33998 

Dual Bus Interface Util: 
issued_total_row = 6654 
issued_total_col = 33998 
Row_Bus_Util =  0.009031 
CoL_Bus_Util = 0.046143 
Either_Row_CoL_Bus_Util = 0.055044 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.002367 
queue_avg = 1.461842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 558245 -   mf: uid=2981474, sid4294967295:w4294967295, part=1, addr=0xc0067980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558145), 
Ready @ 558250 -   mf: uid=2981475, sid4294967295:w4294967295, part=1, addr=0xc007f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558150), 
Ready @ 558271 -   mf: uid=2981480, sid4294967295:w4294967295, part=1, addr=0xc00f7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558171), 
Ready @ 558276 -   mf: uid=2981482, sid4294967295:w4294967295, part=1, addr=0xc004f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558176), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=691834 n_act=3525 n_pre=3509 n_ref_event=0 n_req=35282 n_rd=26500 n_rd_L2_A=0 n_write=0 n_wr_bk=11537 bw_util=0.1033
n_activity=173578 dram_eff=0.4383
bk0: 1678a 716778i bk1: 1624a 718588i bk2: 1672a 719325i bk3: 1588a 719328i bk4: 1914a 713992i bk5: 1802a 715393i bk6: 2070a 714011i bk7: 1990a 716743i bk8: 2016a 713406i bk9: 1918a 716156i bk10: 1584a 717163i bk11: 1458a 718693i bk12: 1324a 719843i bk13: 1268a 719905i bk14: 1324a 721923i bk15: 1270a 722919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900487
Row_Buffer_Locality_read = 0.950642
Row_Buffer_Locality_write = 0.749146
Bank_Level_Parallism = 2.277214
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.214286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103250 
total_CMD = 736793 
util_bw = 76074 
Wasted_Col = 51521 
Wasted_Row = 22131 
Idle = 587067 

BW Util Bottlenecks: 
RCDc_limit = 11888 
RCDWRc_limit = 9567 
WTRc_limit = 9842 
RTWc_limit = 38013 
CCDLc_limit = 28593 
rwq = 0 
CCDLc_limit_alone = 19283 
WTRc_limit_alone = 8811 
RTWc_limit_alone = 29734 

Commands details: 
total_CMD = 736793 
n_nop = 691834 
Read = 26500 
Write = 0 
L2_Alloc = 0 
L2_WB = 11537 
n_act = 3525 
n_pre = 3509 
n_ref = 0 
n_req = 35282 
total_req = 38037 

Dual Bus Interface Util: 
issued_total_row = 7034 
issued_total_col = 38037 
Row_Bus_Util =  0.009547 
CoL_Bus_Util = 0.051625 
Either_Row_CoL_Bus_Util = 0.061020 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.002491 
queue_avg = 1.867378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=696238 n_act=3362 n_pre=3346 n_ref_event=0 n_req=31701 n_rd=24144 n_rd_L2_A=0 n_write=0 n_wr_bk=9826 bw_util=0.09221
n_activity=169455 dram_eff=0.4009
bk0: 1626a 720747i bk1: 1486a 721318i bk2: 1588a 720776i bk3: 1462a 722104i bk4: 1808a 718237i bk5: 1602a 719626i bk6: 1986a 719040i bk7: 1684a 719681i bk8: 1904a 717550i bk9: 1584a 720376i bk10: 1506a 720719i bk11: 1206a 722557i bk12: 1274a 721927i bk13: 1100a 724802i bk14: 1280a 723376i bk15: 1048a 725392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894388
Row_Buffer_Locality_read = 0.947772
Row_Buffer_Locality_write = 0.723832
Bank_Level_Parallism = 2.001583
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.156651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092210 
total_CMD = 736793 
util_bw = 67940 
Wasted_Col = 50602 
Wasted_Row = 23114 
Idle = 595137 

BW Util Bottlenecks: 
RCDc_limit = 11838 
RCDWRc_limit = 9832 
WTRc_limit = 8295 
RTWc_limit = 31459 
CCDLc_limit = 27215 
rwq = 0 
CCDLc_limit_alone = 18783 
WTRc_limit_alone = 7456 
RTWc_limit_alone = 23866 

Commands details: 
total_CMD = 736793 
n_nop = 696238 
Read = 24144 
Write = 0 
L2_Alloc = 0 
L2_WB = 9826 
n_act = 3362 
n_pre = 3346 
n_ref = 0 
n_req = 31701 
total_req = 33970 

Dual Bus Interface Util: 
issued_total_row = 6708 
issued_total_col = 33970 
Row_Bus_Util =  0.009104 
CoL_Bus_Util = 0.046105 
Either_Row_CoL_Bus_Util = 0.055043 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003033 
queue_avg = 1.395967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 558253 -   mf: uid=2981476, sid4294967295:w4294967295, part=3, addr=0xc006f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558153), 
Ready @ 558260 -   mf: uid=2981477, sid4294967295:w4294967295, part=3, addr=0xc00b7980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558160), 
Ready @ 558267 -   mf: uid=2981479, sid4294967295:w4294967295, part=3, addr=0xc0027980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558167), 
Ready @ 558272 -   mf: uid=2981481, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558172), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=691758 n_act=3552 n_pre=3536 n_ref_event=0 n_req=35336 n_rd=26552 n_rd_L2_A=0 n_write=0 n_wr_bk=11538 bw_util=0.1034
n_activity=173376 dram_eff=0.4394
bk0: 1624a 718758i bk1: 1676a 717626i bk2: 1582a 719486i bk3: 1682a 719323i bk4: 1808a 715989i bk5: 1930a 713410i bk6: 1980a 717156i bk7: 2076a 713960i bk8: 1918a 715585i bk9: 2028a 712352i bk10: 1500a 719142i bk11: 1544a 716651i bk12: 1274a 719413i bk13: 1330a 720050i bk14: 1270a 722444i bk15: 1330a 722359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899904
Row_Buffer_Locality_read = 0.950512
Row_Buffer_Locality_write = 0.746926
Bank_Level_Parallism = 2.281997
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.206635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103394 
total_CMD = 736793 
util_bw = 76180 
Wasted_Col = 51470 
Wasted_Row = 21975 
Idle = 587168 

BW Util Bottlenecks: 
RCDc_limit = 11841 
RCDWRc_limit = 9684 
WTRc_limit = 9758 
RTWc_limit = 38175 
CCDLc_limit = 28082 
rwq = 0 
CCDLc_limit_alone = 18966 
WTRc_limit_alone = 8781 
RTWc_limit_alone = 30036 

Commands details: 
total_CMD = 736793 
n_nop = 691758 
Read = 26552 
Write = 0 
L2_Alloc = 0 
L2_WB = 11538 
n_act = 3552 
n_pre = 3536 
n_ref = 0 
n_req = 35336 
total_req = 38090 

Dual Bus Interface Util: 
issued_total_row = 7088 
issued_total_col = 38090 
Row_Bus_Util =  0.009620 
CoL_Bus_Util = 0.051697 
Either_Row_CoL_Bus_Util = 0.061123 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.003175 
queue_avg = 1.846097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=696243 n_act=3370 n_pre=3354 n_ref_event=463904 n_req=31686 n_rd=24132 n_rd_L2_A=0 n_write=0 n_wr_bk=9821 bw_util=0.09216
n_activity=168420 dram_eff=0.4032
bk0: 1478a 721807i bk1: 1608a 720129i bk2: 1468a 723129i bk3: 1590a 720586i bk4: 1592a 719983i bk5: 1820a 716832i bk6: 1688a 720055i bk7: 1990a 718948i bk8: 1588a 719509i bk9: 1906a 717479i bk10: 1222a 721717i bk11: 1474a 720096i bk12: 1098a 724696i bk13: 1274a 721773i bk14: 1056a 725642i bk15: 1280a 724231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894117
Row_Buffer_Locality_read = 0.947746
Row_Buffer_Locality_write = 0.722796
Bank_Level_Parallism = 2.018146
Bank_Level_Parallism_Col = 1.933497
Bank_Level_Parallism_Ready = 1.137969
write_to_read_ratio_blp_rw_average = 0.479554
GrpLevelPara = 1.504620 

BW Util details:
bwutil = 0.092164 
total_CMD = 736793 
util_bw = 67906 
Wasted_Col = 51151 
Wasted_Row = 22235 
Idle = 595501 

BW Util Bottlenecks: 
RCDc_limit = 11828 
RCDWRc_limit = 9833 
WTRc_limit = 8860 
RTWc_limit = 32815 
CCDLc_limit = 27561 
rwq = 0 
CCDLc_limit_alone = 18810 
WTRc_limit_alone = 7927 
RTWc_limit_alone = 24997 

Commands details: 
total_CMD = 736793 
n_nop = 696243 
Read = 24132 
Write = 0 
L2_Alloc = 0 
L2_WB = 9821 
n_act = 3370 
n_pre = 3354 
n_ref = 463904 
n_req = 31686 
total_req = 33953 

Dual Bus Interface Util: 
issued_total_row = 6724 
issued_total_col = 33953 
Row_Bus_Util =  0.009126 
CoL_Bus_Util = 0.046082 
Either_Row_CoL_Bus_Util = 0.055036 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003132 
queue_avg = 1.461212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46121
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 558264 -   mf: uid=2981478, sid4294967295:w4294967295, part=5, addr=0xc002f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (558164), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=736793 n_nop=692516 n_act=3219 n_pre=3203 n_ref_event=0 n_req=35224 n_rd=26450 n_rd_L2_A=0 n_write=0 n_wr_bk=11526 bw_util=0.1031
n_activity=169839 dram_eff=0.4472
bk0: 1678a 719083i bk1: 1584a 718755i bk2: 1690a 719383i bk3: 1590a 718553i bk4: 1912a 713860i bk5: 1816a 715470i bk6: 2072a 714336i bk7: 1986a 715980i bk8: 2014a 712560i bk9: 1916a 715924i bk10: 1540a 717412i bk11: 1462a 718135i bk12: 1322a 719870i bk13: 1270a 721404i bk14: 1330a 721817i bk15: 1268a 723568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909039
Row_Buffer_Locality_read = 0.955614
Row_Buffer_Locality_write = 0.768635
Bank_Level_Parallism = 2.331566
Bank_Level_Parallism_Col = 2.256584
Bank_Level_Parallism_Ready = 1.212158
write_to_read_ratio_blp_rw_average = 0.516104
GrpLevelPara = 1.712188 

BW Util details:
bwutil = 0.103085 
total_CMD = 736793 
util_bw = 75952 
Wasted_Col = 51138 
Wasted_Row = 18638 
Idle = 591065 

BW Util Bottlenecks: 
RCDc_limit = 10648 
RCDWRc_limit = 8581 
WTRc_limit = 10306 
RTWc_limit = 42142 
CCDLc_limit = 27996 
rwq = 0 
CCDLc_limit_alone = 19385 
WTRc_limit_alone = 9315 
RTWc_limit_alone = 34522 

Commands details: 
total_CMD = 736793 
n_nop = 692516 
Read = 26450 
Write = 0 
L2_Alloc = 0 
L2_WB = 11526 
n_act = 3219 
n_pre = 3203 
n_ref = 0 
n_req = 35224 
total_req = 37976 

Dual Bus Interface Util: 
issued_total_row = 6422 
issued_total_col = 37976 
Row_Bus_Util =  0.008716 
CoL_Bus_Util = 0.051542 
Either_Row_CoL_Bus_Util = 0.060094 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002733 
queue_avg = 1.777773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85116, Miss = 14720, Miss_rate = 0.173, Pending_hits = 5611, Reservation_fails = 4262
L2_cache_bank[1]: Access = 61264, Miss = 16274, Miss_rate = 0.266, Pending_hits = 5519, Reservation_fails = 4178
L2_cache_bank[2]: Access = 69068, Miss = 17226, Miss_rate = 0.249, Pending_hits = 5908, Reservation_fails = 3843
L2_cache_bank[3]: Access = 60968, Miss = 16274, Miss_rate = 0.267, Pending_hits = 5819, Reservation_fails = 4984
L2_cache_bank[4]: Access = 61084, Miss = 16304, Miss_rate = 0.267, Pending_hits = 5387, Reservation_fails = 3415
L2_cache_bank[5]: Access = 84784, Miss = 14666, Miss_rate = 0.173, Pending_hits = 5651, Reservation_fails = 5116
L2_cache_bank[6]: Access = 60712, Miss = 16304, Miss_rate = 0.269, Pending_hits = 5576, Reservation_fails = 3466
L2_cache_bank[7]: Access = 69332, Miss = 17216, Miss_rate = 0.248, Pending_hits = 6047, Reservation_fails = 4051
L2_cache_bank[8]: Access = 84258, Miss = 14686, Miss_rate = 0.174, Pending_hits = 5481, Reservation_fails = 4241
L2_cache_bank[9]: Access = 60904, Miss = 16266, Miss_rate = 0.267, Pending_hits = 5504, Reservation_fails = 3875
L2_cache_bank[10]: Access = 69202, Miss = 17180, Miss_rate = 0.248, Pending_hits = 5853, Reservation_fails = 3566
L2_cache_bank[11]: Access = 60324, Miss = 16246, Miss_rate = 0.269, Pending_hits = 5656, Reservation_fails = 3371
L2_total_cache_accesses = 827016
L2_total_cache_misses = 193362
L2_total_cache_miss_rate = 0.2338
L2_total_cache_pending_hits = 68012
L2_total_cache_reservation_fails = 48368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 802
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 780
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6489
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 780
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1642
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6489
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=827016
icnt_total_pkts_simt_to_mem=316008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.69478
	minimum = 5
	maximum = 62
Network latency average = 5.6768
	minimum = 5
	maximum = 61
Slowest packet = 1069608
Flit latency average = 6.084
	minimum = 5
	maximum = 60
Slowest flit = 1142382
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141956
	minimum = 0.00438905 (at node 3)
	maximum = 0.0504178 (at node 25)
Accepted packet rate average = 0.0141956
	minimum = 0.00365754 (at node 23)
	maximum = 0.02127 (at node 4)
Injected flit rate average = 0.0150355
	minimum = 0.00526123 (at node 3)
	maximum = 0.0504178 (at node 25)
Accepted flit rate average= 0.0150355
	minimum = 0.00422024 (at node 23)
	maximum = 0.02127 (at node 4)
Injected packet length average = 1.05916
Accepted packet length average = 1.05916
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9869 (17 samples)
	minimum = 5 (17 samples)
	maximum = 206.353 (17 samples)
Network latency average = 17.0728 (17 samples)
	minimum = 5 (17 samples)
	maximum = 202.882 (17 samples)
Flit latency average = 16.4597 (17 samples)
	minimum = 5 (17 samples)
	maximum = 202.353 (17 samples)
Fragmentation average = 0.000326357 (17 samples)
	minimum = 0 (17 samples)
	maximum = 28.8235 (17 samples)
Injected packet rate average = 0.0716158 (17 samples)
	minimum = 0.0276824 (17 samples)
	maximum = 0.180142 (17 samples)
Accepted packet rate average = 0.0716158 (17 samples)
	minimum = 0.029285 (17 samples)
	maximum = 0.105709 (17 samples)
Injected flit rate average = 0.0764893 (17 samples)
	minimum = 0.0360177 (17 samples)
	maximum = 0.180317 (17 samples)
Accepted flit rate average = 0.0764893 (17 samples)
	minimum = 0.0397897 (17 samples)
	maximum = 0.105709 (17 samples)
Injected packet size average = 1.06805 (17 samples)
Accepted packet size average = 1.06805 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 22 sec (2182 sec)
gpgpu_simulation_rate = 47587 (inst/sec)
gpgpu_simulation_rate = 255 (cycle/sec)
gpgpu_silicon_slowdown = 2745098x
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
kernel_stream_id = 61656
gpu_sim_cycle = 28110
gpu_sim_insn = 16094208
gpu_ipc =     572.5439
gpu_tot_sim_cycle = 586297
gpu_tot_sim_insn = 119929488
gpu_tot_ipc =     204.5542
gpu_tot_issued_cta = 5068
gpu_occupancy = 78.3239% 
gpu_tot_occupancy = 37.6541% 
max_total_param_size = 0
gpu_stall_dramfull = 48278
gpu_stall_icnt2sh    = 144865
partiton_level_parallism =       1.2857
partiton_level_parallism_total  =       0.4764
partiton_level_parallism_util =       1.8806
partiton_level_parallism_util_total  =       1.8179
L2_BW  =      97.9576 GB/Sec
L2_BW_total  =      36.2935 GB/Sec
gpu_total_sim_rate=48300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1953358
	L1I_total_cache_misses = 24207
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18044
L1D_cache:
	L1D_cache_core[0]: Access = 21877, Miss = 12983, Miss_rate = 0.593, Pending_hits = 1288, Reservation_fails = 5422
	L1D_cache_core[1]: Access = 21700, Miss = 12877, Miss_rate = 0.593, Pending_hits = 1439, Reservation_fails = 5820
	L1D_cache_core[2]: Access = 21797, Miss = 12910, Miss_rate = 0.592, Pending_hits = 1359, Reservation_fails = 6217
	L1D_cache_core[3]: Access = 21204, Miss = 12838, Miss_rate = 0.605, Pending_hits = 1392, Reservation_fails = 10011
	L1D_cache_core[4]: Access = 21812, Miss = 12647, Miss_rate = 0.580, Pending_hits = 1475, Reservation_fails = 6031
	L1D_cache_core[5]: Access = 22068, Miss = 12953, Miss_rate = 0.587, Pending_hits = 1409, Reservation_fails = 4210
	L1D_cache_core[6]: Access = 21876, Miss = 13006, Miss_rate = 0.595, Pending_hits = 1390, Reservation_fails = 6767
	L1D_cache_core[7]: Access = 21748, Miss = 12706, Miss_rate = 0.584, Pending_hits = 1296, Reservation_fails = 4236
	L1D_cache_core[8]: Access = 22068, Miss = 12959, Miss_rate = 0.587, Pending_hits = 1416, Reservation_fails = 4710
	L1D_cache_core[9]: Access = 21715, Miss = 12719, Miss_rate = 0.586, Pending_hits = 1441, Reservation_fails = 7052
	L1D_cache_core[10]: Access = 21684, Miss = 13046, Miss_rate = 0.602, Pending_hits = 1421, Reservation_fails = 8118
	L1D_cache_core[11]: Access = 21861, Miss = 12856, Miss_rate = 0.588, Pending_hits = 1354, Reservation_fails = 4612
	L1D_cache_core[12]: Access = 21669, Miss = 12927, Miss_rate = 0.597, Pending_hits = 1528, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 21700, Miss = 13045, Miss_rate = 0.601, Pending_hits = 1303, Reservation_fails = 7287
	L1D_cache_core[14]: Access = 21940, Miss = 12790, Miss_rate = 0.583, Pending_hits = 1379, Reservation_fails = 4538
	L1D_total_cache_accesses = 326719
	L1D_total_cache_misses = 193262
	L1D_total_cache_miss_rate = 0.5915
	L1D_total_cache_pending_hits = 20890
	L1D_total_cache_reservation_fails = 91649
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118959
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3287
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 267575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4133
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3684
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2877
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 33712
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11637
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 271708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12642
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3002
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3684
ctas_completed 5068, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 11055, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123610368
gpgpu_n_tot_w_icount = 3862824
gpgpu_n_stall_shd_mem = 204991
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188119
gpgpu_n_mem_write_global = 83647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889152
gpgpu_n_store_insn = 1338352
gpgpu_n_shmem_insn = 43688368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789696
gpgpu_n_shmem_bkconflict = 41328
gpgpu_n_l1cache_bkconflict = 7151
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7151
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756184	W0_Idle:3788821	W0_Scoreboard:4054923	W1:1896	W2:1776	W3:1656	W4:1536	W5:1416	W6:1296	W7:1176	W8:1056	W9:936	W10:816	W11:696	W12:576	W13:456	W14:336	W15:204	W16:203475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1946892	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1504952 {8:188119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6022584 {72:83647,}
traffic_breakdown_coretomem[INST_ACC_R] = 60288 {8:7536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30099040 {40:752476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338352 {8:167294,}
traffic_breakdown_memtocore[INST_ACC_R] = 1205760 {40:30144,}
maxmflatency = 1148 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 60 
mrq_lat_table:63195 	16147 	13996 	21690 	47070 	41256 	20585 	5085 	1166 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	518115 	360994 	39828 	863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7010 	408 	110 	249641 	11403 	8776 	1707 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94713 	134695 	135059 	165028 	298504 	91801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	487 	191 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.243902 10.736842  9.111608 11.098214  8.000000  9.829787  8.521898 11.486590  8.072664 10.375839  7.871795  9.651822  9.470238 10.736842 10.493151 12.658385 
dram[1]:  9.902040 11.247706 10.758620 10.561702  9.185065  9.500000  9.370370 11.133333  8.739496  9.750789  9.115672 10.063560 10.865591 10.069307 11.540698 13.677853 
dram[2]: 10.676856  7.662921 10.735930  8.491735 10.570881  8.218978 11.340909  8.072664 10.561644  8.241135  9.533074  7.919643 10.635417  9.446428 12.817610  9.844156 
dram[3]: 11.233945  9.971312 10.626610 10.663830  9.608996  8.720859 11.270677  9.506250  9.784810  9.081160 11.095454  8.876865  9.622642 10.515625 12.503067 11.191011 
dram[4]:  7.844961 10.774336  9.168889 10.689655  7.964413 10.003597  8.623616 11.130112  8.086805 10.091503  7.852174  9.771428  9.676829 11.219780 10.052631 12.805032 
dram[5]: 12.170855 11.718447 11.502283 11.342465 10.053381 10.856031 10.336735 12.056225  8.891738 10.818182  9.900000 10.438597 10.923913 12.277108 12.418750 14.753623 
average row locality = 230352/23017 = 10.007907
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       537       752       598       840       677       944       684      1002       720      1056       573       825       461       672       458       672 
dram[1]:       728       752       816       840       926       944       983      1002      1037      1055       821       822       655       672       640       672 
dram[2]:       748       546       840       600       940       679      1002       682      1056       721       846       552       672       460       672       456 
dram[3]:       748       731       840       816       940       930      1002       983      1054      1039       843       800       672       652       672       641 
dram[4]:       539       756       600       840       671       948       681      1002       722      1056       563       825       462       672       458       672 
dram[5]:       728       755       815       840       925       947       983      1002      1037      1056       804       823       653       672       637       672 
total dram writes = 74487
bank skew: 1056/456 = 2.32
chip skew: 13365/11467 = 1.17
average mf latency per bank:
dram[0]:       7448      3010      6828      2960      6208      2801      6209      2854      4818      1601      4226      1626      4426      1492      4553      1514
dram[1]:       4390      2919      4072      2902      4122      2793      4452      2836      2968      1574      3065      1681      2932      1518      3024      1511
dram[2]:       3041      6544      2939      6417      2857      5792      2781      6047      1617      4534      1615      4262      1485      4302      1499      4669
dram[3]:       3032      4141      2867      4040      2796      3844      2776      4000      1553      2618      1632      2751      1506      2667      1483      2730
dram[4]:       7644      2965      6962      3007      6281      2819      6223      2885      4613      1556      4119      1576      4354      1507      4853      1543
dram[5]:       4178      2947      3874      2972      3826      2803      4191      2865      2786      1573      2959      1647      2874      1536      2860      1543
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       678       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       953       702       459       626       462       712
dram[3]:        510       700       553       685       651       768       656       910       844      1018       984      1098       485       701       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074       976       687       568       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=727606 n_act=3764 n_pre=3748 n_ref_event=0 n_req=36208 n_rd=27416 n_rd_L2_A=0 n_write=0 n_wr_bk=11471 bw_util=0.1005
n_activity=192079 dram_eff=0.4049
bk0: 1612a 755921i bk1: 1876a 754589i bk2: 1576a 758360i bk3: 1848a 755438i bk4: 1722a 755087i bk5: 2056a 751729i bk6: 1798a 754880i bk7: 2236a 752442i bk8: 1774a 754086i bk9: 2292a 750795i bk10: 1402a 756801i bk11: 1760a 754074i bk12: 1232a 760008i bk13: 1528a 755909i bk14: 1178a 760949i bk15: 1526a 758174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896349
Row_Buffer_Locality_read = 0.948789
Row_Buffer_Locality_write = 0.732825
Bank_Level_Parallism = 2.054954
Bank_Level_Parallism_Col = 1.997868
Bank_Level_Parallism_Ready = 1.164651
write_to_read_ratio_blp_rw_average = 0.490954
GrpLevelPara = 1.520293 

BW Util details:
bwutil = 0.100497 
total_CMD = 773897 
util_bw = 77774 
Wasted_Col = 57574 
Wasted_Row = 25792 
Idle = 612757 

BW Util Bottlenecks: 
RCDc_limit = 13328 
RCDWRc_limit = 11085 
WTRc_limit = 9320 
RTWc_limit = 38193 
CCDLc_limit = 32026 
rwq = 0 
CCDLc_limit_alone = 21734 
WTRc_limit_alone = 8246 
RTWc_limit_alone = 28975 

Commands details: 
total_CMD = 773897 
n_nop = 727606 
Read = 27416 
Write = 0 
L2_Alloc = 0 
L2_WB = 11471 
n_act = 3764 
n_pre = 3748 
n_ref = 0 
n_req = 36208 
total_req = 38887 

Dual Bus Interface Util: 
issued_total_row = 7512 
issued_total_col = 38887 
Row_Bus_Util =  0.009707 
CoL_Bus_Util = 0.050248 
Either_Row_CoL_Bus_Util = 0.059815 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.002333 
queue_avg = 1.629062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 586321 -   mf: uid=3430991, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586221), 
Ready @ 586344 -   mf: uid=3430997, sid4294967295:w4294967295, part=1, addr=0xc009e600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586244), 
Ready @ 586347 -   mf: uid=3430998, sid4294967295:w4294967295, part=1, addr=0xc009b000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586247), 
Ready @ 586370 -   mf: uid=3431003, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586270), 
Ready @ 586386 -   mf: uid=3431004, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586286), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=722171 n_act=4025 n_pre=4009 n_ref_event=0 n_req=40608 n_rd=30458 n_rd_L2_A=0 n_write=0 n_wr_bk=13365 bw_util=0.1133
n_activity=198501 dram_eff=0.4415
bk0: 1872a 751166i bk1: 1880a 752263i bk2: 1874a 753572i bk3: 1844a 753195i bk4: 2126a 748358i bk5: 2058a 749018i bk6: 2290a 748625i bk7: 2244a 750437i bk8: 2336a 746715i bk9: 2292a 748546i bk10: 1824a 751270i bk11: 1754a 752207i bk12: 1522a 754785i bk13: 1522a 753851i bk14: 1494a 756841i bk15: 1526a 757263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901226
Row_Buffer_Locality_read = 0.951015
Row_Buffer_Locality_write = 0.751823
Bank_Level_Parallism = 2.311285
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113253 
total_CMD = 773897 
util_bw = 87646 
Wasted_Col = 59024 
Wasted_Row = 24811 
Idle = 602416 

BW Util Bottlenecks: 
RCDc_limit = 13391 
RCDWRc_limit = 10819 
WTRc_limit = 11472 
RTWc_limit = 44649 
CCDLc_limit = 32918 
rwq = 0 
CCDLc_limit_alone = 22088 
WTRc_limit_alone = 10234 
RTWc_limit_alone = 35057 

Commands details: 
total_CMD = 773897 
n_nop = 722171 
Read = 30458 
Write = 0 
L2_Alloc = 0 
L2_WB = 13365 
n_act = 4025 
n_pre = 4009 
n_ref = 0 
n_req = 40608 
total_req = 43823 

Dual Bus Interface Util: 
issued_total_row = 8034 
issued_total_col = 43823 
Row_Bus_Util =  0.010381 
CoL_Bus_Util = 0.056626 
Either_Row_CoL_Bus_Util = 0.066838 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.002533 
queue_avg = 2.048912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=727596 n_act=3799 n_pre=3783 n_ref_event=0 n_req=36179 n_rd=27386 n_rd_L2_A=0 n_write=0 n_wr_bk=11472 bw_util=0.1004
n_activity=192494 dram_eff=0.4037
bk0: 1876a 754725i bk1: 1622a 756064i bk2: 1842a 755321i bk3: 1588a 757117i bk4: 2046a 752505i bk5: 1724a 755009i bk6: 2232a 753002i bk7: 1798a 754879i bk8: 2284a 751025i bk9: 1766a 754928i bk10: 1810a 754311i bk11: 1350a 758112i bk12: 1530a 756101i bk13: 1228a 760022i bk14: 1526a 757648i bk15: 1164a 760621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895381
Row_Buffer_Locality_read = 0.948441
Row_Buffer_Locality_write = 0.730126
Bank_Level_Parallism = 2.038602
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.168235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.100422 
total_CMD = 773897 
util_bw = 77716 
Wasted_Col = 57550 
Wasted_Row = 26031 
Idle = 612600 

BW Util Bottlenecks: 
RCDc_limit = 13241 
RCDWRc_limit = 11114 
WTRc_limit = 9512 
RTWc_limit = 36467 
CCDLc_limit = 31461 
rwq = 0 
CCDLc_limit_alone = 21435 
WTRc_limit_alone = 8512 
RTWc_limit_alone = 27441 

Commands details: 
total_CMD = 773897 
n_nop = 727596 
Read = 27386 
Write = 0 
L2_Alloc = 0 
L2_WB = 11472 
n_act = 3799 
n_pre = 3783 
n_ref = 0 
n_req = 36179 
total_req = 38858 

Dual Bus Interface Util: 
issued_total_row = 7582 
issued_total_col = 38858 
Row_Bus_Util =  0.009797 
CoL_Bus_Util = 0.050211 
Either_Row_CoL_Bus_Util = 0.059828 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.003002 
queue_avg = 1.559007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 586319 -   mf: uid=3430990, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586219), 
Ready @ 586331 -   mf: uid=3430993, sid4294967295:w4294967295, part=3, addr=0xc009b800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586231), 
Ready @ 586341 -   mf: uid=3430995, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586241), 
Ready @ 586342 -   mf: uid=3430996, sid4294967295:w4294967295, part=3, addr=0xc009ee00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586242), 
Ready @ 586357 -   mf: uid=3431001, sid4294967295:w4294967295, part=3, addr=0xc0098800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586257), 
Ready @ 586368 -   mf: uid=3431002, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586268), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=722122 n_act=4040 n_pre=4024 n_ref_event=0 n_req=40658 n_rd=30508 n_rd_L2_A=0 n_write=0 n_wr_bk=13363 bw_util=0.1134
n_activity=198060 dram_eff=0.443
bk0: 1880a 752293i bk1: 1876a 751527i bk2: 1838a 753393i bk3: 1884a 753820i bk4: 2064a 750232i bk5: 2136a 748164i bk6: 2236a 750805i bk7: 2296a 748596i bk8: 2294a 748133i bk9: 2348a 746214i bk10: 1804a 753028i bk11: 1776a 750588i bk12: 1528a 753204i bk13: 1522a 754990i bk14: 1526a 756593i bk15: 1500a 757098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901003
Row_Buffer_Locality_read = 0.950996
Row_Buffer_Locality_write = 0.750739
Bank_Level_Parallism = 2.311848
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.214055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113377 
total_CMD = 773897 
util_bw = 87742 
Wasted_Col = 58862 
Wasted_Row = 24583 
Idle = 602710 

BW Util Bottlenecks: 
RCDc_limit = 13306 
RCDWRc_limit = 10901 
WTRc_limit = 11316 
RTWc_limit = 44620 
CCDLc_limit = 32395 
rwq = 0 
CCDLc_limit_alone = 21784 
WTRc_limit_alone = 10165 
RTWc_limit_alone = 35160 

Commands details: 
total_CMD = 773897 
n_nop = 722122 
Read = 30508 
Write = 0 
L2_Alloc = 0 
L2_WB = 13363 
n_act = 4040 
n_pre = 4024 
n_ref = 0 
n_req = 40658 
total_req = 43871 

Dual Bus Interface Util: 
issued_total_row = 8064 
issued_total_col = 43871 
Row_Bus_Util =  0.010420 
CoL_Bus_Util = 0.056688 
Either_Row_CoL_Bus_Util = 0.066902 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.003090 
queue_avg = 2.032995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=727654 n_act=3781 n_pre=3765 n_ref_event=463904 n_req=36162 n_rd=27372 n_rd_L2_A=0 n_write=0 n_wr_bk=11467 bw_util=0.1004
n_activity=191083 dram_eff=0.4065
bk0: 1606a 756600i bk1: 1860a 753845i bk2: 1596a 758323i bk3: 1842a 755184i bk4: 1716a 755177i bk5: 2062a 751102i bk6: 1802a 755310i bk7: 2232a 753136i bk8: 1770a 754223i bk9: 2288a 750685i bk10: 1374a 757093i bk11: 1770a 753824i bk12: 1226a 759992i bk13: 1530a 755617i bk14: 1174a 761004i bk15: 1524a 758579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895858
Row_Buffer_Locality_read = 0.948780
Row_Buffer_Locality_write = 0.731058
Bank_Level_Parallism = 2.057645
Bank_Level_Parallism_Col = 1.983353
Bank_Level_Parallism_Ready = 1.150910
write_to_read_ratio_blp_rw_average = 0.487696
GrpLevelPara = 1.514110 

BW Util details:
bwutil = 0.100373 
total_CMD = 773897 
util_bw = 77678 
Wasted_Col = 57952 
Wasted_Row = 24991 
Idle = 613276 

BW Util Bottlenecks: 
RCDc_limit = 13110 
RCDWRc_limit = 11049 
WTRc_limit = 10054 
RTWc_limit = 38215 
CCDLc_limit = 31946 
rwq = 0 
CCDLc_limit_alone = 21576 
WTRc_limit_alone = 8985 
RTWc_limit_alone = 28914 

Commands details: 
total_CMD = 773897 
n_nop = 727654 
Read = 27372 
Write = 0 
L2_Alloc = 0 
L2_WB = 11467 
n_act = 3781 
n_pre = 3765 
n_ref = 463904 
n_req = 36162 
total_req = 38839 

Dual Bus Interface Util: 
issued_total_row = 7546 
issued_total_col = 38839 
Row_Bus_Util =  0.009751 
CoL_Bus_Util = 0.050186 
Either_Row_CoL_Bus_Util = 0.059753 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.003071 
queue_avg = 1.629712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 586329 -   mf: uid=3430992, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586229), 
Ready @ 586339 -   mf: uid=3430994, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586239), 
Ready @ 586349 -   mf: uid=3430999, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586249), 
Ready @ 586355 -   mf: uid=3431000, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586255), 
Ready @ 586388 -   mf: uid=3431005, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (586288), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773897 n_nop=722932 n_act=3692 n_pre=3676 n_ref_event=0 n_req=40537 n_rd=30398 n_rd_L2_A=0 n_write=0 n_wr_bk=13349 bw_util=0.1131
n_activity=193989 dram_eff=0.451
bk0: 1868a 753164i bk1: 1840a 751998i bk2: 1898a 753556i bk3: 1846a 752738i bk4: 2122a 748367i bk5: 2072a 749525i bk6: 2294a 748796i bk7: 2240a 749929i bk8: 2338a 746117i bk9: 2294a 748429i bk10: 1768a 751333i bk11: 1758a 751708i bk12: 1512a 754588i bk13: 1526a 755447i bk14: 1498a 756328i bk15: 1524a 757712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909293
Row_Buffer_Locality_read = 0.955787
Row_Buffer_Locality_write = 0.769898
Bank_Level_Parallism = 2.369218
Bank_Level_Parallism_Col = 2.295880
Bank_Level_Parallism_Ready = 1.217413
write_to_read_ratio_blp_rw_average = 0.521596
GrpLevelPara = 1.723853 

BW Util details:
bwutil = 0.113056 
total_CMD = 773897 
util_bw = 87494 
Wasted_Col = 58356 
Wasted_Row = 21067 
Idle = 606980 

BW Util Bottlenecks: 
RCDc_limit = 12017 
RCDWRc_limit = 9766 
WTRc_limit = 11961 
RTWc_limit = 49133 
CCDLc_limit = 32156 
rwq = 0 
CCDLc_limit_alone = 22097 
WTRc_limit_alone = 10800 
RTWc_limit_alone = 40235 

Commands details: 
total_CMD = 773897 
n_nop = 722932 
Read = 30398 
Write = 0 
L2_Alloc = 0 
L2_WB = 13349 
n_act = 3692 
n_pre = 3676 
n_ref = 0 
n_req = 40537 
total_req = 43747 

Dual Bus Interface Util: 
issued_total_row = 7368 
issued_total_col = 43747 
Row_Bus_Util =  0.009521 
CoL_Bus_Util = 0.056528 
Either_Row_CoL_Bus_Util = 0.065855 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.002943 
queue_avg = 1.949909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90200, Miss = 16110, Miss_rate = 0.179, Pending_hits = 6098, Reservation_fails = 4277
L2_cache_bank[1]: Access = 71424, Miss = 19044, Miss_rate = 0.267, Pending_hits = 6401, Reservation_fails = 4211
L2_cache_bank[2]: Access = 84456, Miss = 19542, Miss_rate = 0.231, Pending_hits = 6810, Reservation_fails = 3976
L2_cache_bank[3]: Access = 71148, Miss = 19044, Miss_rate = 0.268, Pending_hits = 6602, Reservation_fails = 5014
L2_cache_bank[4]: Access = 70952, Miss = 19084, Miss_rate = 0.269, Pending_hits = 6284, Reservation_fails = 3451
L2_cache_bank[5]: Access = 90312, Miss = 16054, Miss_rate = 0.178, Pending_hits = 6170, Reservation_fails = 5328
L2_cache_bank[6]: Access = 70588, Miss = 19084, Miss_rate = 0.270, Pending_hits = 6317, Reservation_fails = 3498
L2_cache_bank[7]: Access = 85172, Miss = 19516, Miss_rate = 0.229, Pending_hits = 6965, Reservation_fails = 4270
L2_cache_bank[8]: Access = 89334, Miss = 16076, Miss_rate = 0.180, Pending_hits = 5973, Reservation_fails = 4254
L2_cache_bank[9]: Access = 71152, Miss = 19040, Miss_rate = 0.268, Pending_hits = 6410, Reservation_fails = 4005
L2_cache_bank[10]: Access = 84698, Miss = 19480, Miss_rate = 0.230, Pending_hits = 6796, Reservation_fails = 3660
L2_cache_bank[11]: Access = 70508, Miss = 19016, Miss_rate = 0.270, Pending_hits = 6405, Reservation_fails = 3408
L2_total_cache_accesses = 949944
L2_total_cache_misses = 221090
L2_total_cache_miss_rate = 0.2327
L2_total_cache_pending_hits = 77231
L2_total_cache_reservation_fails = 49352
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9556
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 840
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6997
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 840
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 278
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 199
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6997
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=949944
icnt_total_pkts_simt_to_mem=362964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.1205
	minimum = 5
	maximum = 272
Network latency average = 49.2065
	minimum = 5
	maximum = 272
Slowest packet = 1096346
Flit latency average = 46.4008
	minimum = 5
	maximum = 272
Slowest flit = 1170377
Fragmentation average = 0.00611059
	minimum = 0
	maximum = 231
Injected packet rate average = 0.209584
	minimum = 0.0814657 (at node 3)
	maximum = 0.563501 (at node 22)
Accepted packet rate average = 0.209584
	minimum = 0.0550338 (at node 23)
	maximum = 0.309356 (at node 13)
Injected flit rate average = 0.223835
	minimum = 0.105372 (at node 3)
	maximum = 0.563501 (at node 22)
Accepted flit rate average= 0.223835
	minimum = 0.0748132 (at node 23)
	maximum = 0.309356 (at node 13)
Injected packet length average = 1.068
Accepted packet length average = 1.068
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9388 (18 samples)
	minimum = 5 (18 samples)
	maximum = 210 (18 samples)
Network latency average = 18.858 (18 samples)
	minimum = 5 (18 samples)
	maximum = 206.722 (18 samples)
Flit latency average = 18.1231 (18 samples)
	minimum = 5 (18 samples)
	maximum = 206.222 (18 samples)
Fragmentation average = 0.000647704 (18 samples)
	minimum = 0 (18 samples)
	maximum = 40.0556 (18 samples)
Injected packet rate average = 0.0792807 (18 samples)
	minimum = 0.0306704 (18 samples)
	maximum = 0.20144 (18 samples)
Accepted packet rate average = 0.0792807 (18 samples)
	minimum = 0.0307155 (18 samples)
	maximum = 0.117023 (18 samples)
Injected flit rate average = 0.0846751 (18 samples)
	minimum = 0.0398707 (18 samples)
	maximum = 0.201605 (18 samples)
Accepted flit rate average = 0.0846751 (18 samples)
	minimum = 0.0417355 (18 samples)
	maximum = 0.117023 (18 samples)
Injected packet size average = 1.06804 (18 samples)
Accepted packet size average = 1.06804 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 23 sec (2483 sec)
gpgpu_simulation_rate = 48300 (inst/sec)
gpgpu_simulation_rate = 236 (cycle/sec)
gpgpu_silicon_slowdown = 2966101x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
kernel_stream_id = 81604410378
gpu_sim_cycle = 29797
gpu_sim_insn = 19880
gpu_ipc =       0.6672
gpu_tot_sim_cycle = 616094
gpu_tot_sim_insn = 119949368
gpu_tot_ipc =     194.6933
gpu_tot_issued_cta = 5069
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.4848% 
max_total_param_size = 0
gpu_stall_dramfull = 48278
gpu_stall_icnt2sh    = 144865
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4534
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8177
L2_BW  =       0.1067 GB/Sec
L2_BW_total  =      34.5433 GB/Sec
gpu_total_sim_rate=45418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1955030
	L1I_total_cache_misses = 24219
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18044
L1D_cache:
	L1D_cache_core[0]: Access = 21877, Miss = 12983, Miss_rate = 0.593, Pending_hits = 1288, Reservation_fails = 5422
	L1D_cache_core[1]: Access = 21700, Miss = 12877, Miss_rate = 0.593, Pending_hits = 1439, Reservation_fails = 5820
	L1D_cache_core[2]: Access = 21828, Miss = 12926, Miss_rate = 0.592, Pending_hits = 1359, Reservation_fails = 6217
	L1D_cache_core[3]: Access = 21204, Miss = 12838, Miss_rate = 0.605, Pending_hits = 1392, Reservation_fails = 10011
	L1D_cache_core[4]: Access = 21812, Miss = 12647, Miss_rate = 0.580, Pending_hits = 1475, Reservation_fails = 6031
	L1D_cache_core[5]: Access = 22068, Miss = 12953, Miss_rate = 0.587, Pending_hits = 1409, Reservation_fails = 4210
	L1D_cache_core[6]: Access = 21876, Miss = 13006, Miss_rate = 0.595, Pending_hits = 1390, Reservation_fails = 6767
	L1D_cache_core[7]: Access = 21748, Miss = 12706, Miss_rate = 0.584, Pending_hits = 1296, Reservation_fails = 4236
	L1D_cache_core[8]: Access = 22068, Miss = 12959, Miss_rate = 0.587, Pending_hits = 1416, Reservation_fails = 4710
	L1D_cache_core[9]: Access = 21715, Miss = 12719, Miss_rate = 0.586, Pending_hits = 1441, Reservation_fails = 7052
	L1D_cache_core[10]: Access = 21684, Miss = 13046, Miss_rate = 0.602, Pending_hits = 1421, Reservation_fails = 8118
	L1D_cache_core[11]: Access = 21861, Miss = 12856, Miss_rate = 0.588, Pending_hits = 1354, Reservation_fails = 4612
	L1D_cache_core[12]: Access = 21669, Miss = 12927, Miss_rate = 0.597, Pending_hits = 1528, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 21700, Miss = 13045, Miss_rate = 0.601, Pending_hits = 1303, Reservation_fails = 7287
	L1D_cache_core[14]: Access = 21940, Miss = 12790, Miss_rate = 0.583, Pending_hits = 1379, Reservation_fails = 4538
	L1D_total_cache_accesses = 326750
	L1D_total_cache_misses = 193278
	L1D_total_cache_miss_rate = 0.5915
	L1D_total_cache_pending_hits = 20890
	L1D_total_cache_reservation_fails = 91649
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 118965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 5069, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
16416, 11055, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 123704736
gpgpu_n_tot_w_icount = 3865773
gpgpu_n_stall_shd_mem = 205495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188135
gpgpu_n_mem_write_global = 83662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3889408
gpgpu_n_store_insn = 1338592
gpgpu_n_shmem_insn = 43693064
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3789792
gpgpu_n_shmem_bkconflict = 41832
gpgpu_n_l1cache_bkconflict = 7151
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7151
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:756184	W0_Idle:3823662	W0_Scoreboard:4076725	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:203786	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3643521
single_issue_nums: WS0:1949841	WS1:1915932	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1505080 {8:188135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6023664 {72:83662,}
traffic_breakdown_coretomem[INST_ACC_R] = 60384 {8:7548,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30101600 {40:752540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1338592 {8:167324,}
traffic_breakdown_memtocore[INST_ACC_R] = 1207680 {40:30192,}
maxmflatency = 1148 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 260 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 60 
mrq_lat_table:63294 	16164 	13997 	21691 	47095 	41258 	20585 	5085 	1166 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	518197 	361006 	39828 	863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7022 	408 	110 	249672 	11403 	8776 	1707 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94807 	134695 	135059 	165028 	298504 	91801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	498 	194 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     13821     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     11002     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.243902 10.736842  9.111608 11.098214  8.000000  9.829787  8.521898 11.486590  8.072664 10.375839  7.871795  9.651822  9.470238 10.736842 10.493151 12.658385 
dram[1]:  9.818548 11.247706 10.758620 10.561702  9.185065  9.500000  9.370370 11.133333  8.782123  9.753943  9.119403 10.076271 10.897849 10.069307 11.540698 13.677853 
dram[2]: 10.665217  7.662921 10.735930  8.491735 10.570881  8.218978 11.340909  8.072664 10.561644  8.241135  9.533074  7.919643 10.536082  9.446428 12.817610  9.844156 
dram[3]: 11.219178  9.971312 10.626610 10.663830  9.608996  8.720859 11.270677  9.506250  9.791140  9.112717 11.109091  8.880597  9.542056 10.541667 12.503067 11.191011 
dram[4]:  7.845560 10.774336  9.168889 10.689655  7.964413 10.003597  8.623616 11.130112  8.086805 10.091503  7.852174  9.771428  9.572289 11.219780 10.052631 12.805032 
dram[5]: 12.150000 11.718447 11.502283 11.342465 10.053381 10.856031 10.336735 12.056225  8.903683 10.818182  9.871369 10.438597 10.844086 12.277108 12.418750 14.753623 
average row locality = 230497/23037 = 10.005513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       537       752       598       840       677       944       684      1002       720      1056       573       825       461       672       458       672 
dram[1]:       730       752       816       840       926       944       983      1002      1037      1056       822       825       666       672       640       672 
dram[2]:       748       546       840       600       940       679      1002       682      1056       721       846       552       675       460       672       456 
dram[3]:       748       731       840       816       940       930      1002       983      1056      1039       846       801       675       662       672       641 
dram[4]:       539       756       600       840       671       948       681      1002       722      1056       563       825       465       672       458       672 
dram[5]:       728       755       815       840       925       947       983      1002      1039      1056       807       823       666       672       637       672 
total dram writes = 74548
bank skew: 1056/456 = 2.32
chip skew: 13383/11470 = 1.17
average mf latency per bank:
dram[0]:       7448      3010      6828      2960      6208      2801      6209      2854      4818      1601      4226      1626      4426      1492      4553      1514
dram[1]:       4378      2919      4072      2902      4122      2793      4452      2836      2975      1573      3061      1675      2884      1518      3024      1511
dram[2]:       3041      6544      2939      6417      2857      5792      2781      6047      1617      4534      1615      4262      1478      4302      1499      4669
dram[3]:       3032      4141      2867      4040      2796      3844      2776      4000      1550      2624      1626      2748      1499      2626      1483      2730
dram[4]:       7644      2965      6962      3007      6281      2819      6223      2885      4613      1556      4119      1576      4326      1507      4853      1543
dram[5]:       4178      2947      3874      2972      3826      2803      4191      2865      2786      1573      2948      1647      2818      1536      2860      1543
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       678       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       953       702       459       626       462       712
dram[3]:        510       700       553       685       651       768       656       910       844      1018       984      1098       485       701       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074       976       687       568       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=766937 n_act=3764 n_pre=3748 n_ref_event=0 n_req=36208 n_rd=27416 n_rd_L2_A=0 n_write=0 n_wr_bk=11471 bw_util=0.09564
n_activity=192079 dram_eff=0.4049
bk0: 1612a 795252i bk1: 1876a 793920i bk2: 1576a 797691i bk3: 1848a 794769i bk4: 1722a 794418i bk5: 2056a 791060i bk6: 1798a 794211i bk7: 2236a 791773i bk8: 1774a 793417i bk9: 2292a 790126i bk10: 1402a 796132i bk11: 1760a 793405i bk12: 1232a 799339i bk13: 1528a 795240i bk14: 1178a 800280i bk15: 1526a 797505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896349
Row_Buffer_Locality_read = 0.948789
Row_Buffer_Locality_write = 0.732825
Bank_Level_Parallism = 2.054954
Bank_Level_Parallism_Col = 1.997868
Bank_Level_Parallism_Ready = 1.164651
write_to_read_ratio_blp_rw_average = 0.490954
GrpLevelPara = 1.520293 

BW Util details:
bwutil = 0.095636 
total_CMD = 813228 
util_bw = 77774 
Wasted_Col = 57574 
Wasted_Row = 25792 
Idle = 652088 

BW Util Bottlenecks: 
RCDc_limit = 13328 
RCDWRc_limit = 11085 
WTRc_limit = 9320 
RTWc_limit = 38193 
CCDLc_limit = 32026 
rwq = 0 
CCDLc_limit_alone = 21734 
WTRc_limit_alone = 8246 
RTWc_limit_alone = 28975 

Commands details: 
total_CMD = 813228 
n_nop = 766937 
Read = 27416 
Write = 0 
L2_Alloc = 0 
L2_WB = 11471 
n_act = 3764 
n_pre = 3748 
n_ref = 0 
n_req = 36208 
total_req = 38887 

Dual Bus Interface Util: 
issued_total_row = 7512 
issued_total_col = 38887 
Row_Bus_Util =  0.009237 
CoL_Bus_Util = 0.047818 
Either_Row_CoL_Bus_Util = 0.056923 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.002333 
queue_avg = 1.550274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=761444 n_act=4029 n_pre=4013 n_ref_event=0 n_req=40652 n_rd=30490 n_rd_L2_A=0 n_write=0 n_wr_bk=13383 bw_util=0.1079
n_activity=198924 dram_eff=0.4411
bk0: 1880a 790399i bk1: 1880a 791591i bk2: 1874a 792902i bk3: 1844a 792526i bk4: 2126a 787689i bk5: 2058a 788349i bk6: 2290a 787956i bk7: 2244a 789769i bk8: 2360a 785993i bk9: 2292a 787875i bk10: 1824a 790600i bk11: 1754a 791538i bk12: 1522a 794001i bk13: 1522a 793182i bk14: 1494a 796172i bk15: 1526a 796595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901235
Row_Buffer_Locality_read = 0.950968
Row_Buffer_Locality_write = 0.752017
Bank_Level_Parallism = 2.309455
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.107898 
total_CMD = 813228 
util_bw = 87746 
Wasted_Col = 59146 
Wasted_Row = 24870 
Idle = 641466 

BW Util Bottlenecks: 
RCDc_limit = 13427 
RCDWRc_limit = 10826 
WTRc_limit = 11475 
RTWc_limit = 44714 
CCDLc_limit = 32965 
rwq = 0 
CCDLc_limit_alone = 22115 
WTRc_limit_alone = 10237 
RTWc_limit_alone = 35102 

Commands details: 
total_CMD = 813228 
n_nop = 761444 
Read = 30490 
Write = 0 
L2_Alloc = 0 
L2_WB = 13383 
n_act = 4029 
n_pre = 4013 
n_ref = 0 
n_req = 40652 
total_req = 43873 

Dual Bus Interface Util: 
issued_total_row = 8042 
issued_total_col = 43873 
Row_Bus_Util =  0.009889 
CoL_Bus_Util = 0.053949 
Either_Row_CoL_Bus_Util = 0.063677 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.002530 
queue_avg = 1.950200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=766910 n_act=3802 n_pre=3786 n_ref_event=0 n_req=36189 n_rd=27394 n_rd_L2_A=0 n_write=0 n_wr_bk=11475 bw_util=0.09559
n_activity=192606 dram_eff=0.4036
bk0: 1884a 794021i bk1: 1622a 795391i bk2: 1842a 794650i bk3: 1588a 796447i bk4: 2046a 791835i bk5: 1724a 794340i bk6: 2232a 792333i bk7: 1798a 794211i bk8: 2284a 790358i bk9: 1766a 794262i bk10: 1810a 793645i bk11: 1350a 797447i bk12: 1530a 795365i bk13: 1228a 799350i bk14: 1526a 796976i bk15: 1164a 799950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895327
Row_Buffer_Locality_read = 0.948419
Row_Buffer_Locality_write = 0.729960
Bank_Level_Parallism = 2.038395
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.168187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.095592 
total_CMD = 813228 
util_bw = 77738 
Wasted_Col = 57586 
Wasted_Row = 26046 
Idle = 651858 

BW Util Bottlenecks: 
RCDc_limit = 13253 
RCDWRc_limit = 11127 
WTRc_limit = 9512 
RTWc_limit = 36487 
CCDLc_limit = 31472 
rwq = 0 
CCDLc_limit_alone = 21442 
WTRc_limit_alone = 8512 
RTWc_limit_alone = 27457 

Commands details: 
total_CMD = 813228 
n_nop = 766910 
Read = 27394 
Write = 0 
L2_Alloc = 0 
L2_WB = 11475 
n_act = 3802 
n_pre = 3786 
n_ref = 0 
n_req = 36189 
total_req = 38869 

Dual Bus Interface Util: 
issued_total_row = 7588 
issued_total_col = 38869 
Row_Bus_Util =  0.009331 
CoL_Bus_Util = 0.047796 
Either_Row_CoL_Bus_Util = 0.056956 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.003001 
queue_avg = 1.483698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=761398 n_act=4044 n_pre=4028 n_ref_event=0 n_req=40699 n_rd=30536 n_rd_L2_A=0 n_write=0 n_wr_bk=13382 bw_util=0.108
n_activity=198443 dram_eff=0.4426
bk0: 1888a 791588i bk1: 1876a 790854i bk2: 1838a 792723i bk3: 1884a 793151i bk4: 2064a 789563i bk5: 2136a 787496i bk6: 2236a 790137i bk7: 2296a 787928i bk8: 2294a 787467i bk9: 2368a 785500i bk10: 1804a 792361i bk11: 1776a 789922i bk12: 1528a 792469i bk13: 1522a 794223i bk14: 1526a 795920i bk15: 1500a 796425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901005
Row_Buffer_Locality_read = 0.950976
Row_Buffer_Locality_write = 0.750861
Bank_Level_Parallism = 2.310656
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.213827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108009 
total_CMD = 813228 
util_bw = 87836 
Wasted_Col = 58969 
Wasted_Row = 24606 
Idle = 641817 

BW Util Bottlenecks: 
RCDc_limit = 13330 
RCDWRc_limit = 10914 
WTRc_limit = 11319 
RTWc_limit = 44692 
CCDLc_limit = 32439 
rwq = 0 
CCDLc_limit_alone = 21808 
WTRc_limit_alone = 10168 
RTWc_limit_alone = 35212 

Commands details: 
total_CMD = 813228 
n_nop = 761398 
Read = 30536 
Write = 0 
L2_Alloc = 0 
L2_WB = 13382 
n_act = 4044 
n_pre = 4028 
n_ref = 0 
n_req = 40699 
total_req = 43918 

Dual Bus Interface Util: 
issued_total_row = 8072 
issued_total_col = 43918 
Row_Bus_Util =  0.009926 
CoL_Bus_Util = 0.054005 
Either_Row_CoL_Bus_Util = 0.063734 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.003087 
queue_avg = 1.934858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=766968 n_act=3784 n_pre=3768 n_ref_event=463904 n_req=36172 n_rd=27380 n_rd_L2_A=0 n_write=0 n_wr_bk=11470 bw_util=0.09555
n_activity=191195 dram_eff=0.4064
bk0: 1614a 795896i bk1: 1860a 793172i bk2: 1596a 797652i bk3: 1842a 794513i bk4: 1716a 794506i bk5: 2062a 790432i bk6: 1802a 794640i bk7: 2232a 792466i bk8: 1770a 793556i bk9: 2288a 790019i bk10: 1374a 796429i bk11: 1770a 793160i bk12: 1226a 799259i bk13: 1530a 794946i bk14: 1174a 800333i bk15: 1524a 797908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895803
Row_Buffer_Locality_read = 0.948758
Row_Buffer_Locality_write = 0.730892
Bank_Level_Parallism = 2.057422
Bank_Level_Parallism_Col = 1.983081
Bank_Level_Parallism_Ready = 1.150867
write_to_read_ratio_blp_rw_average = 0.487732
GrpLevelPara = 1.513907 

BW Util details:
bwutil = 0.095545 
total_CMD = 813228 
util_bw = 77700 
Wasted_Col = 57987 
Wasted_Row = 25007 
Idle = 652534 

BW Util Bottlenecks: 
RCDc_limit = 13122 
RCDWRc_limit = 11062 
WTRc_limit = 10054 
RTWc_limit = 38235 
CCDLc_limit = 31956 
rwq = 0 
CCDLc_limit_alone = 21582 
WTRc_limit_alone = 8985 
RTWc_limit_alone = 28930 

Commands details: 
total_CMD = 813228 
n_nop = 766968 
Read = 27380 
Write = 0 
L2_Alloc = 0 
L2_WB = 11470 
n_act = 3784 
n_pre = 3768 
n_ref = 463904 
n_req = 36172 
total_req = 38850 

Dual Bus Interface Util: 
issued_total_row = 7552 
issued_total_col = 38850 
Row_Bus_Util =  0.009286 
CoL_Bus_Util = 0.047773 
Either_Row_CoL_Bus_Util = 0.056884 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.003070 
queue_avg = 1.550981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=813228 n_nop=762205 n_act=3698 n_pre=3682 n_ref_event=0 n_req=40577 n_rd=30426 n_rd_L2_A=0 n_write=0 n_wr_bk=13367 bw_util=0.1077
n_activity=194382 dram_eff=0.4506
bk0: 1876a 792459i bk1: 1840a 791325i bk2: 1898a 792885i bk3: 1846a 792068i bk4: 2122a 787698i bk5: 2072a 788858i bk6: 2294a 788130i bk7: 2240a 789264i bk8: 2358a 785383i bk9: 2294a 787761i bk10: 1768a 790644i bk11: 1758a 791040i bk12: 1512a 793756i bk13: 1526a 794774i bk14: 1498a 795655i bk15: 1524a 797040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909234
Row_Buffer_Locality_read = 0.955761
Row_Buffer_Locality_write = 0.769776
Bank_Level_Parallism = 2.367576
Bank_Level_Parallism_Col = 2.294370
Bank_Level_Parallism_Ready = 1.217186
write_to_read_ratio_blp_rw_average = 0.521826
GrpLevelPara = 1.722834 

BW Util details:
bwutil = 0.107702 
total_CMD = 813228 
util_bw = 87586 
Wasted_Col = 58480 
Wasted_Row = 21113 
Idle = 646049 

BW Util Bottlenecks: 
RCDc_limit = 12041 
RCDWRc_limit = 9793 
WTRc_limit = 11965 
RTWc_limit = 49205 
CCDLc_limit = 32202 
rwq = 0 
CCDLc_limit_alone = 22123 
WTRc_limit_alone = 10804 
RTWc_limit_alone = 40287 

Commands details: 
total_CMD = 813228 
n_nop = 762205 
Read = 30426 
Write = 0 
L2_Alloc = 0 
L2_WB = 13367 
n_act = 3698 
n_pre = 3682 
n_ref = 0 
n_req = 40577 
total_req = 43793 

Dual Bus Interface Util: 
issued_total_row = 7380 
issued_total_col = 43793 
Row_Bus_Util =  0.009075 
CoL_Bus_Util = 0.053851 
Either_Row_CoL_Bus_Util = 0.062741 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.002940 
queue_avg = 1.855813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90208, Miss = 16110, Miss_rate = 0.179, Pending_hits = 6098, Reservation_fails = 4277
L2_cache_bank[1]: Access = 71424, Miss = 19044, Miss_rate = 0.267, Pending_hits = 6401, Reservation_fails = 4211
L2_cache_bank[2]: Access = 84498, Miss = 19574, Miss_rate = 0.232, Pending_hits = 6810, Reservation_fails = 3976
L2_cache_bank[3]: Access = 71148, Miss = 19044, Miss_rate = 0.268, Pending_hits = 6602, Reservation_fails = 5014
L2_cache_bank[4]: Access = 70960, Miss = 19092, Miss_rate = 0.269, Pending_hits = 6284, Reservation_fails = 3451
L2_cache_bank[5]: Access = 90312, Miss = 16054, Miss_rate = 0.178, Pending_hits = 6170, Reservation_fails = 5328
L2_cache_bank[6]: Access = 70596, Miss = 19092, Miss_rate = 0.270, Pending_hits = 6317, Reservation_fails = 3498
L2_cache_bank[7]: Access = 85202, Miss = 19536, Miss_rate = 0.229, Pending_hits = 6965, Reservation_fails = 4270
L2_cache_bank[8]: Access = 89342, Miss = 16084, Miss_rate = 0.180, Pending_hits = 5973, Reservation_fails = 4254
L2_cache_bank[9]: Access = 71152, Miss = 19040, Miss_rate = 0.268, Pending_hits = 6410, Reservation_fails = 4005
L2_cache_bank[10]: Access = 84736, Miss = 19508, Miss_rate = 0.230, Pending_hits = 6796, Reservation_fails = 3660
L2_cache_bank[11]: Access = 70508, Miss = 19016, Miss_rate = 0.270, Pending_hits = 6405, Reservation_fails = 3408
L2_total_cache_accesses = 950086
L2_total_cache_misses = 221194
L2_total_cache_miss_rate = 0.2328
L2_total_cache_pending_hits = 77231
L2_total_cache_reservation_fails = 49352
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=950086
icnt_total_pkts_simt_to_mem=363022
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1229397
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1312908
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000229951
	minimum = 0 (at node 0)
	maximum = 0.0014431 (at node 2)
Accepted packet rate average = 0.000229951
	minimum = 0 (at node 0)
	maximum = 0.00476558 (at node 2)
Injected flit rate average = 0.000248596
	minimum = 0 (at node 0)
	maximum = 0.0019465 (at node 2)
Accepted flit rate average= 0.000248596
	minimum = 0 (at node 0)
	maximum = 0.00476558 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1684 (19 samples)
	minimum = 5 (19 samples)
	maximum = 199.579 (19 samples)
Network latency average = 18.1329 (19 samples)
	minimum = 5 (19 samples)
	maximum = 196.158 (19 samples)
Flit latency average = 17.4324 (19 samples)
	minimum = 5 (19 samples)
	maximum = 195.632 (19 samples)
Fragmentation average = 0.000613614 (19 samples)
	minimum = 0 (19 samples)
	maximum = 37.9474 (19 samples)
Injected packet rate average = 0.0751201 (19 samples)
	minimum = 0.0290562 (19 samples)
	maximum = 0.190913 (19 samples)
Accepted packet rate average = 0.0751201 (19 samples)
	minimum = 0.0290989 (19 samples)
	maximum = 0.111115 (19 samples)
Injected flit rate average = 0.0802316 (19 samples)
	minimum = 0.0377722 (19 samples)
	maximum = 0.191097 (19 samples)
Accepted flit rate average = 0.0802316 (19 samples)
	minimum = 0.0395389 (19 samples)
	maximum = 0.111115 (19 samples)
Injected packet size average = 1.06804 (19 samples)
Accepted packet size average = 1.06804 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 1 sec (2641 sec)
gpgpu_simulation_rate = 45418 (inst/sec)
gpgpu_simulation_rate = 233 (cycle/sec)
gpgpu_silicon_slowdown = 3004291x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (25,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
kernel_stream_id = 61656
gpu_sim_cycle = 34136
gpu_sim_insn = 492000
gpu_ipc =      14.4129
gpu_tot_sim_cycle = 650230
gpu_tot_sim_insn = 120441368
gpu_tot_ipc =     185.2289
gpu_tot_issued_cta = 5094
gpu_occupancy = 3.4724% 
gpu_tot_occupancy = 34.9154% 
max_total_param_size = 0
gpu_stall_dramfull = 48278
gpu_stall_icnt2sh    = 144865
partiton_level_parallism =       0.0869
partiton_level_parallism_total  =       0.4342
partiton_level_parallism_util =       1.1289
partiton_level_parallism_util_total  =       1.8061
L2_BW  =       6.7733 GB/Sec
L2_BW_total  =      33.0854 GB/Sec
gpu_total_sim_rate=42364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1970280
	L1I_total_cache_misses = 26031
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 18044
L1D_cache:
	L1D_cache_core[0]: Access = 21956, Miss = 13031, Miss_rate = 0.594, Pending_hits = 1288, Reservation_fails = 5422
	L1D_cache_core[1]: Access = 21779, Miss = 12925, Miss_rate = 0.593, Pending_hits = 1439, Reservation_fails = 5820
	L1D_cache_core[2]: Access = 21907, Miss = 12974, Miss_rate = 0.592, Pending_hits = 1359, Reservation_fails = 6217
	L1D_cache_core[3]: Access = 21362, Miss = 12902, Miss_rate = 0.604, Pending_hits = 1400, Reservation_fails = 10011
	L1D_cache_core[4]: Access = 21970, Miss = 12727, Miss_rate = 0.579, Pending_hits = 1491, Reservation_fails = 6031
	L1D_cache_core[5]: Access = 22226, Miss = 13033, Miss_rate = 0.586, Pending_hits = 1425, Reservation_fails = 4210
	L1D_cache_core[6]: Access = 22034, Miss = 13086, Miss_rate = 0.594, Pending_hits = 1406, Reservation_fails = 6767
	L1D_cache_core[7]: Access = 21906, Miss = 12786, Miss_rate = 0.584, Pending_hits = 1312, Reservation_fails = 4236
	L1D_cache_core[8]: Access = 22226, Miss = 13039, Miss_rate = 0.587, Pending_hits = 1432, Reservation_fails = 4710
	L1D_cache_core[9]: Access = 21873, Miss = 12799, Miss_rate = 0.585, Pending_hits = 1457, Reservation_fails = 7052
	L1D_cache_core[10]: Access = 21842, Miss = 13126, Miss_rate = 0.601, Pending_hits = 1437, Reservation_fails = 8118
	L1D_cache_core[11]: Access = 22019, Miss = 12936, Miss_rate = 0.587, Pending_hits = 1370, Reservation_fails = 4612
	L1D_cache_core[12]: Access = 21827, Miss = 13007, Miss_rate = 0.596, Pending_hits = 1544, Reservation_fails = 6618
	L1D_cache_core[13]: Access = 21779, Miss = 13093, Miss_rate = 0.601, Pending_hits = 1303, Reservation_fails = 7287
	L1D_cache_core[14]: Access = 22019, Miss = 12838, Miss_rate = 0.583, Pending_hits = 1379, Reservation_fails = 4538
	L1D_total_cache_accesses = 328725
	L1D_total_cache_misses = 194302
	L1D_total_cache_miss_rate = 0.5911
	L1D_total_cache_pending_hits = 21042
	L1D_total_cache_reservation_fails = 91649
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.028
L1C_cache:
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (25,25,1) blockDim = (16,16,1) 
	L1C_total_cache_accesses = 119190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3439
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16689
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 281013
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5945
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3684
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3520
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 286958

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 12642
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3002
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3684
ctas_completed 5094, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
17622, 11055, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 6231, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 5952, 
gpgpu_n_tot_thrd_icount = 124669536
gpgpu_n_tot_w_icount = 3895923
gpgpu_n_stall_shd_mem = 211095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189159
gpgpu_n_mem_write_global = 84437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3908608
gpgpu_n_store_insn = 1350992
gpgpu_n_shmem_insn = 43852264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3794592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 7151
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7151
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:761698	W0_Idle:4424973	W0_Scoreboard:4463038	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3644196
single_issue_nums: WS0:1967931	WS1:1927992	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1513272 {8:189159,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079464 {72:84437,}
traffic_breakdown_coretomem[INST_ACC_R] = 69736 {8:8717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30265440 {40:756636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1350992 {8:168874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1394720 {40:34868,}
maxmflatency = 1148 
max_icnt2mem_latency = 1068 
maxmrqlatency = 801 
max_icnt2sh_latency = 248 
averagemflatency = 259 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 59 
mrq_lat_table:64917 	16534 	14032 	21726 	47372 	41351 	20589 	5085 	1166 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	523561 	361288 	39828 	863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8131 	454 	124 	251330 	11544 	8776 	1707 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	99914 	135208 	135085 	165028 	298504 	91801 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	534 	197 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.126985 10.362500  9.111608 11.098214  8.000000  9.829787  8.521898 11.486590  8.182758 10.635451  7.871795  9.651822  8.972067  9.732394 10.493151 12.658385 
dram[1]:  9.664093 10.830435 10.896996 10.561702  9.314935  9.500000  9.464616 11.133333  8.658667 10.000000  9.069091 10.076271 10.437186  9.186666 11.582857 13.677853 
dram[2]: 10.393306  7.586716 10.735930  8.491735 10.570881  8.218978 11.340909  8.072664 10.825938  8.353357  9.533074  7.919643  9.651163  8.949720 12.817610  9.844156 
dram[3]: 10.912281  9.842520 10.626610 10.796610  9.608996  8.819571 11.270677  9.601246 10.037855  8.986226 11.109091  8.832727  8.821277 10.226601 12.503067 11.237569 
dram[4]:  7.738636 10.534188  9.168889 10.689655  7.964413 10.003597  8.623616 11.130112  8.224914 10.319219  7.852174  9.771428  9.067797 10.206897 10.052631 12.805032 
dram[5]: 11.682243 11.415888 11.640909 11.342465 10.166667 10.856031 10.437288 12.056225  8.818428 11.059234  9.770162 10.438597 10.417086 11.672317 12.371951 14.753623 
average row locality = 232934/23433 = 9.940426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       543       763       598       840       677       944       684      1002       720      1056       573       825       481       716       458       672 
dram[1]:       751       763       835       840       942       944       996      1002      1059      1056       828       825       691       716       660       672 
dram[2]:       759       549       840       600       940       679      1002       682      1056       721       846       552       716       480       672       456 
dram[3]:       759       751       840       834       940       947      1002       996      1056      1062       846       807       716       690       672       661 
dram[4]:       544       765       600       840       671       948       681      1002       722      1056       563       825       486       712       458       672 
dram[5]:       752       763       833       840       943       947       996      1002      1060      1056       811       823       698       710       657       672 
total dram writes = 75369
bank skew: 1062/456 = 2.33
chip skew: 13580/11545 = 1.18
average mf latency per bank:
dram[0]:       7366      2967      6828      2960      6208      2801      6209      2854      4853      1651      4226      1626      4242      1401      4553      1514
dram[1]:       4278      2877      3999      2902      4070      2793      4410      2836      3003      1624      3063      1675      2803      1425      2958      1511
dram[2]:       2997      6509      2939      6417      2857      5792      2781      6047      1666      4569      1615      4262      1393      4123      1499      4669
dram[3]:       2988      4053      2867      3972      2796      3792      2776      3964      1601      2648      1626      2752      1413      2543      1483      2672
dram[4]:       7574      2930      6962      3007      6281      2819      6223      2885      4653      1603      4119      1576      4139      1422      4853      1543
dram[5]:       4066      2916      3809      2972      3770      2803      4153      2865      2816      1622      2957      1647      2712      1454      2798      1543
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       844       699       986       598       502       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       678       467       763       439
dram[2]:        472       696       612       996       657      1103       672      1140       843       932       953       702       459       626       462       712
dram[3]:        510       700       553       685       651       768       656       910       844      1018       984      1098       485       701       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       891       657       476       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074       976       687       568       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=811631 n_act=3818 n_pre=3802 n_ref_event=0 n_req=36443 n_rd=27592 n_rd_L2_A=0 n_write=0 n_wr_bk=11552 bw_util=0.09121
n_activity=194755 dram_eff=0.402
bk0: 1628a 840095i bk1: 1908a 838578i bk2: 1576a 842725i bk3: 1848a 839814i bk4: 1722a 839467i bk5: 2056a 836115i bk6: 1798a 839271i bk7: 2236a 836836i bk8: 1814a 838405i bk9: 2380a 835071i bk10: 1402a 841217i bk11: 1760a 838508i bk12: 1232a 844040i bk13: 1528a 839487i bk14: 1178a 845291i bk15: 1526a 842521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895535
Row_Buffer_Locality_read = 0.948717
Row_Buffer_Locality_write = 0.729748
Bank_Level_Parallism = 2.046752
Bank_Level_Parallism_Col = 1.991948
Bank_Level_Parallism_Ready = 1.163603
write_to_read_ratio_blp_rw_average = 0.491685
GrpLevelPara = 1.516397 

BW Util details:
bwutil = 0.091214 
total_CMD = 858287 
util_bw = 78288 
Wasted_Col = 58205 
Wasted_Row = 26415 
Idle = 695379 

BW Util Bottlenecks: 
RCDc_limit = 13460 
RCDWRc_limit = 11346 
WTRc_limit = 9320 
RTWc_limit = 38508 
CCDLc_limit = 32233 
rwq = 0 
CCDLc_limit_alone = 21862 
WTRc_limit_alone = 8246 
RTWc_limit_alone = 29211 

Commands details: 
total_CMD = 858287 
n_nop = 811631 
Read = 27592 
Write = 0 
L2_Alloc = 0 
L2_WB = 11552 
n_act = 3818 
n_pre = 3802 
n_ref = 0 
n_req = 36443 
total_req = 39144 

Dual Bus Interface Util: 
issued_total_row = 7620 
issued_total_col = 39144 
Row_Bus_Util =  0.008878 
CoL_Bus_Util = 0.045607 
Either_Row_CoL_Bus_Util = 0.054359 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.002315 
queue_avg = 1.470760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=805665 n_act=4118 n_pre=4102 n_ref_event=0 n_req=41248 n_rd=30954 n_rd_L2_A=0 n_write=0 n_wr_bk=13580 bw_util=0.1038
n_activity=204475 dram_eff=0.4356
bk0: 1936a 834855i bk1: 1912a 836223i bk2: 1906a 837715i bk3: 1844a 837565i bk4: 2158a 832513i bk5: 2058a 833412i bk6: 2322a 832785i bk7: 2244a 834848i bk8: 2444a 830250i bk9: 2380a 832795i bk10: 1868a 835432i bk11: 1754a 836631i bk12: 1554a 838663i bk13: 1522a 837376i bk14: 1526a 840911i bk15: 1526a 841612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900504
Row_Buffer_Locality_read = 0.950895
Row_Buffer_Locality_write = 0.748980
Bank_Level_Parallism = 2.288185
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.219334
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103774 
total_CMD = 858287 
util_bw = 89068 
Wasted_Col = 60737 
Wasted_Row = 25832 
Idle = 682650 

BW Util Bottlenecks: 
RCDc_limit = 13715 
RCDWRc_limit = 11205 
WTRc_limit = 11543 
RTWc_limit = 45685 
CCDLc_limit = 33607 
rwq = 0 
CCDLc_limit_alone = 22500 
WTRc_limit_alone = 10301 
RTWc_limit_alone = 35820 

Commands details: 
total_CMD = 858287 
n_nop = 805665 
Read = 30954 
Write = 0 
L2_Alloc = 0 
L2_WB = 13580 
n_act = 4118 
n_pre = 4102 
n_ref = 0 
n_req = 41248 
total_req = 44534 

Dual Bus Interface Util: 
issued_total_row = 8220 
issued_total_col = 44534 
Row_Bus_Util =  0.009577 
CoL_Bus_Util = 0.051887 
Either_Row_CoL_Bus_Util = 0.061310 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.002508 
queue_avg = 1.852403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=811641 n_act=3849 n_pre=3833 n_ref_event=0 n_req=36404 n_rd=27554 n_rd_L2_A=0 n_write=0 n_wr_bk=11550 bw_util=0.09112
n_activity=194948 dram_eff=0.4012
bk0: 1908a 838766i bk1: 1630a 840312i bk2: 1842a 839693i bk3: 1588a 841497i bk4: 2046a 836889i bk5: 1724a 839396i bk6: 2232a 837395i bk7: 1798a 839274i bk8: 2372a 835297i bk9: 1806a 839257i bk10: 1810a 838738i bk11: 1350a 842549i bk12: 1530a 839689i bk13: 1228a 843995i bk14: 1526a 841989i bk15: 1164a 844974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894654
Row_Buffer_Locality_read = 0.948429
Row_Buffer_Locality_write = 0.727232
Bank_Level_Parallism = 2.031489
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.167209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091121 
total_CMD = 858287 
util_bw = 78208 
Wasted_Col = 58136 
Wasted_Row = 26578 
Idle = 695365 

BW Util Bottlenecks: 
RCDc_limit = 13349 
RCDWRc_limit = 11357 
WTRc_limit = 9512 
RTWc_limit = 36775 
CCDLc_limit = 31660 
rwq = 0 
CCDLc_limit_alone = 21559 
WTRc_limit_alone = 8512 
RTWc_limit_alone = 27674 

Commands details: 
total_CMD = 858287 
n_nop = 811641 
Read = 27554 
Write = 0 
L2_Alloc = 0 
L2_WB = 11550 
n_act = 3849 
n_pre = 3833 
n_ref = 0 
n_req = 36404 
total_req = 39104 

Dual Bus Interface Util: 
issued_total_row = 7682 
issued_total_col = 39104 
Row_Bus_Util =  0.008950 
CoL_Bus_Util = 0.045561 
Either_Row_CoL_Bus_Util = 0.054348 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003001 
queue_avg = 1.407173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 650302 -   mf: uid=3461219, sid4294967295:w4294967295, part=3, addr=0xc00ff980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (650202), 
Ready @ 650318 -   mf: uid=3461220, sid4294967295:w4294967295, part=3, addr=0xc006f980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (650218), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=805636 n_act=4126 n_pre=4110 n_ref_event=0 n_req=41291 n_rd=30996 n_rd_L2_A=0 n_write=0 n_wr_bk=13579 bw_util=0.1039
n_activity=204026 dram_eff=0.437
bk0: 1912a 836329i bk1: 1932a 835406i bk2: 1838a 837758i bk3: 1916a 837986i bk4: 2064a 834615i bk5: 2168a 832289i bk6: 2236a 835203i bk7: 2328a 832765i bk8: 2382a 832419i bk9: 2456a 829792i bk10: 1804a 837433i bk11: 1820a 834742i bk12: 1528a 836714i bk13: 1554a 838859i bk14: 1526a 840927i bk15: 1532a 841187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900438
Row_Buffer_Locality_read = 0.951026
Row_Buffer_Locality_write = 0.748130
Bank_Level_Parallism = 2.288406
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.210961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.103870 
total_CMD = 858287 
util_bw = 89150 
Wasted_Col = 60517 
Wasted_Row = 25588 
Idle = 683032 

BW Util Bottlenecks: 
RCDc_limit = 13574 
RCDWRc_limit = 11295 
WTRc_limit = 11355 
RTWc_limit = 45628 
CCDLc_limit = 33048 
rwq = 0 
CCDLc_limit_alone = 22173 
WTRc_limit_alone = 10202 
RTWc_limit_alone = 35906 

Commands details: 
total_CMD = 858287 
n_nop = 805636 
Read = 30996 
Write = 0 
L2_Alloc = 0 
L2_WB = 13579 
n_act = 4126 
n_pre = 4110 
n_ref = 0 
n_req = 41291 
total_req = 44575 

Dual Bus Interface Util: 
issued_total_row = 8236 
issued_total_col = 44575 
Row_Bus_Util =  0.009596 
CoL_Bus_Util = 0.051935 
Either_Row_CoL_Bus_Util = 0.061344 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003039 
queue_avg = 1.836752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=811699 n_act=3831 n_pre=3815 n_ref_event=463904 n_req=36387 n_rd=27540 n_rd_L2_A=0 n_write=0 n_wr_bk=11545 bw_util=0.09108
n_activity=193570 dram_eff=0.4038
bk0: 1622a 840765i bk1: 1884a 837940i bk2: 1596a 842692i bk3: 1842a 839558i bk4: 1716a 839556i bk5: 2062a 835487i bk6: 1802a 839703i bk7: 2232a 837530i bk8: 1818a 838534i bk9: 2368a 834965i bk10: 1374a 841514i bk11: 1770a 838258i bk12: 1226a 843961i bk13: 1530a 839227i bk14: 1174a 845347i bk15: 1524a 842928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895127
Row_Buffer_Locality_read = 0.948765
Row_Buffer_Locality_write = 0.728156
Bank_Level_Parallism = 2.050366
Bank_Level_Parallism_Col = 1.978084
Bank_Level_Parallism_Ready = 1.150018
write_to_read_ratio_blp_rw_average = 0.488568
GrpLevelPara = 1.510469 

BW Util details:
bwutil = 0.091077 
total_CMD = 858287 
util_bw = 78170 
Wasted_Col = 58541 
Wasted_Row = 25559 
Idle = 696017 

BW Util Bottlenecks: 
RCDc_limit = 13218 
RCDWRc_limit = 11287 
WTRc_limit = 10057 
RTWc_limit = 38540 
CCDLc_limit = 32150 
rwq = 0 
CCDLc_limit_alone = 21698 
WTRc_limit_alone = 8988 
RTWc_limit_alone = 29157 

Commands details: 
total_CMD = 858287 
n_nop = 811699 
Read = 27540 
Write = 0 
L2_Alloc = 0 
L2_WB = 11545 
n_act = 3831 
n_pre = 3815 
n_ref = 463904 
n_req = 36387 
total_req = 39085 

Dual Bus Interface Util: 
issued_total_row = 7646 
issued_total_col = 39085 
Row_Bus_Util =  0.008908 
CoL_Bus_Util = 0.045538 
Either_Row_CoL_Bus_Util = 0.054280 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003069 
queue_avg = 1.471237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=858287 n_nop=806463 n_act=3775 n_pre=3759 n_ref_event=0 n_req=41161 n_rd=30878 n_rd_L2_A=0 n_write=0 n_wr_bk=13563 bw_util=0.1036
n_activity=199676 dram_eff=0.4451
bk0: 1932a 836930i bk1: 1864a 836085i bk2: 1930a 837726i bk3: 1846a 837109i bk4: 2154a 832509i bk5: 2072a 833916i bk6: 2326a 832955i bk7: 2240a 834342i bk8: 2450a 829734i bk9: 2374a 832700i bk10: 1808a 835486i bk11: 1758a 836121i bk12: 1544a 838265i bk13: 1526a 839271i bk14: 1530a 840369i bk15: 1524a 842074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908651
Row_Buffer_Locality_read = 0.955632
Row_Buffer_Locality_write = 0.767578
Bank_Level_Parallism = 2.344945
Bank_Level_Parallism_Col = 2.275784
Bank_Level_Parallism_Ready = 1.214244
write_to_read_ratio_blp_rw_average = 0.523185
GrpLevelPara = 1.711399 

BW Util details:
bwutil = 0.103557 
total_CMD = 858287 
util_bw = 88882 
Wasted_Col = 60027 
Wasted_Row = 21949 
Idle = 687429 

BW Util Bottlenecks: 
RCDc_limit = 12320 
RCDWRc_limit = 10138 
WTRc_limit = 12037 
RTWc_limit = 50162 
CCDLc_limit = 32763 
rwq = 0 
CCDLc_limit_alone = 22470 
WTRc_limit_alone = 10871 
RTWc_limit_alone = 41035 

Commands details: 
total_CMD = 858287 
n_nop = 806463 
Read = 30878 
Write = 0 
L2_Alloc = 0 
L2_WB = 13563 
n_act = 3775 
n_pre = 3759 
n_ref = 0 
n_req = 41161 
total_req = 44441 

Dual Bus Interface Util: 
issued_total_row = 7534 
issued_total_col = 44441 
Row_Bus_Util =  0.008778 
CoL_Bus_Util = 0.051779 
Either_Row_CoL_Bus_Util = 0.060381 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.002914 
queue_avg = 1.762106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90748, Miss = 16176, Miss_rate = 0.178, Pending_hits = 6162, Reservation_fails = 4517
L2_cache_bank[1]: Access = 72160, Miss = 19184, Miss_rate = 0.266, Pending_hits = 6556, Reservation_fails = 4784
L2_cache_bank[2]: Access = 86146, Miss = 19970, Miss_rate = 0.232, Pending_hits = 6898, Reservation_fails = 4474
L2_cache_bank[3]: Access = 71884, Miss = 19184, Miss_rate = 0.267, Pending_hits = 6786, Reservation_fails = 5856
L2_cache_bank[4]: Access = 71576, Miss = 19224, Miss_rate = 0.269, Pending_hits = 6404, Reservation_fails = 3900
L2_cache_bank[5]: Access = 90792, Miss = 16112, Miss_rate = 0.177, Pending_hits = 6234, Reservation_fails = 5586
L2_cache_bank[6]: Access = 71212, Miss = 19224, Miss_rate = 0.270, Pending_hits = 6453, Reservation_fails = 3979
L2_cache_bank[7]: Access = 86796, Miss = 19942, Miss_rate = 0.230, Pending_hits = 7049, Reservation_fails = 4769
L2_cache_bank[8]: Access = 89838, Miss = 16150, Miss_rate = 0.180, Pending_hits = 6045, Reservation_fails = 4515
L2_cache_bank[9]: Access = 71752, Miss = 19164, Miss_rate = 0.267, Pending_hits = 6538, Reservation_fails = 4486
L2_cache_bank[10]: Access = 86396, Miss = 19920, Miss_rate = 0.231, Pending_hits = 6880, Reservation_fails = 4167
L2_cache_bank[11]: Access = 71108, Miss = 19140, Miss_rate = 0.269, Pending_hits = 6533, Reservation_fails = 3890
L2_total_cache_accesses = 960408
L2_total_cache_misses = 223390
L2_total_cache_miss_rate = 0.2326
L2_total_cache_pending_hits = 78538
L2_total_cache_reservation_fails = 54923
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10284
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7693
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1419
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 147
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12568
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 441
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1419
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 278
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 199
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12568
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=960408
icnt_total_pkts_simt_to_mem=366765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.65056
	minimum = 5
	maximum = 52
Network latency average = 5.63461
	minimum = 5
	maximum = 51
Slowest packet = 1242156
Flit latency average = 5.95571
	minimum = 5
	maximum = 50
Slowest flit = 1326523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144194
	minimum = 0.00456996 (at node 2)
	maximum = 0.048629 (at node 25)
Accepted packet rate average = 0.0144194
	minimum = 0.0038083 (at node 20)
	maximum = 0.0221467 (at node 4)
Injected flit rate average = 0.0152603
	minimum = 0.00547809 (at node 2)
	maximum = 0.048629 (at node 25)
Accepted flit rate average= 0.0152603
	minimum = 0.00439419 (at node 20)
	maximum = 0.0221467 (at node 4)
Injected packet length average = 1.05831
Accepted packet length average = 1.05831
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4925 (20 samples)
	minimum = 5 (20 samples)
	maximum = 192.2 (20 samples)
Network latency average = 17.508 (20 samples)
	minimum = 5 (20 samples)
	maximum = 188.9 (20 samples)
Flit latency average = 16.8586 (20 samples)
	minimum = 5 (20 samples)
	maximum = 188.35 (20 samples)
Fragmentation average = 0.000582934 (20 samples)
	minimum = 0 (20 samples)
	maximum = 36.05 (20 samples)
Injected packet rate average = 0.0720851 (20 samples)
	minimum = 0.0278319 (20 samples)
	maximum = 0.183799 (20 samples)
Accepted packet rate average = 0.0720851 (20 samples)
	minimum = 0.0278344 (20 samples)
	maximum = 0.106666 (20 samples)
Injected flit rate average = 0.0769831 (20 samples)
	minimum = 0.0361575 (20 samples)
	maximum = 0.183974 (20 samples)
Accepted flit rate average = 0.0769831 (20 samples)
	minimum = 0.0377816 (20 samples)
	maximum = 0.106666 (20 samples)
Injected packet size average = 1.06795 (20 samples)
Accepted packet size average = 1.06795 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 23 sec (2843 sec)
gpgpu_simulation_rate = 42364 (inst/sec)
gpgpu_simulation_rate = 228 (cycle/sec)
gpgpu_silicon_slowdown = 3070175x
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
kernel_stream_id = 61656
gpu_sim_cycle = 25686
gpu_sim_insn = 14880000
gpu_ipc =     579.3039
gpu_tot_sim_cycle = 675916
gpu_tot_sim_insn = 135321368
gpu_tot_ipc =     200.2044
gpu_tot_issued_cta = 5719
gpu_occupancy = 78.1026% 
gpu_tot_occupancy = 37.2192% 
max_total_param_size = 0
gpu_stall_dramfull = 56867
gpu_stall_icnt2sh    = 165802
partiton_level_parallism =       1.3245
partiton_level_parallism_total  =       0.4680
partiton_level_parallism_util =       1.9275
partiton_level_parallism_util_total  =       1.8184
L2_BW  =     101.2369 GB/Sec
L2_BW_total  =      35.6753 GB/Sec
gpu_total_sim_rate=45273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2205280
	L1I_total_cache_misses = 28124
	L1I_total_cache_miss_rate = 0.0128
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21506
L1D_cache:
	L1D_cache_core[0]: Access = 24644, Miss = 14758, Miss_rate = 0.599, Pending_hits = 1400, Reservation_fails = 7737
	L1D_cache_core[1]: Access = 24403, Miss = 14498, Miss_rate = 0.594, Pending_hits = 1603, Reservation_fails = 6327
	L1D_cache_core[2]: Access = 24531, Miss = 14543, Miss_rate = 0.593, Pending_hits = 1578, Reservation_fails = 6828
	L1D_cache_core[3]: Access = 24050, Miss = 14525, Miss_rate = 0.604, Pending_hits = 1638, Reservation_fails = 10955
	L1D_cache_core[4]: Access = 24658, Miss = 14418, Miss_rate = 0.585, Pending_hits = 1672, Reservation_fails = 6798
	L1D_cache_core[5]: Access = 24850, Miss = 14689, Miss_rate = 0.591, Pending_hits = 1586, Reservation_fails = 5719
	L1D_cache_core[6]: Access = 24786, Miss = 14779, Miss_rate = 0.596, Pending_hits = 1507, Reservation_fails = 7705
	L1D_cache_core[7]: Access = 24594, Miss = 14538, Miss_rate = 0.591, Pending_hits = 1460, Reservation_fails = 6022
	L1D_cache_core[8]: Access = 25106, Miss = 14657, Miss_rate = 0.584, Pending_hits = 1584, Reservation_fails = 5263
	L1D_cache_core[9]: Access = 24625, Miss = 14446, Miss_rate = 0.587, Pending_hits = 1590, Reservation_fails = 7490
	L1D_cache_core[10]: Access = 24466, Miss = 14721, Miss_rate = 0.602, Pending_hits = 1643, Reservation_fails = 8901
	L1D_cache_core[11]: Access = 24643, Miss = 14609, Miss_rate = 0.593, Pending_hits = 1540, Reservation_fails = 5888
	L1D_cache_core[12]: Access = 24451, Miss = 14716, Miss_rate = 0.602, Pending_hits = 1686, Reservation_fails = 7790
	L1D_cache_core[13]: Access = 24403, Miss = 14723, Miss_rate = 0.603, Pending_hits = 1475, Reservation_fails = 8014
	L1D_cache_core[14]: Access = 24515, Miss = 14348, Miss_rate = 0.585, Pending_hits = 1549, Reservation_fails = 6318
	L1D_total_cache_accesses = 368725
	L1D_total_cache_misses = 218968
	L1D_total_cache_miss_rate = 0.5939
	L1D_total_cache_pending_hits = 23511
	L1D_total_cache_reservation_fails = 107755
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134190
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5908
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31689
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8038
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7146
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5538
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22412
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 521958

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7146
ctas_completed 5719, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 11892, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139549536
gpgpu_n_tot_w_icount = 4360923
gpgpu_n_stall_shd_mem = 232279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213106
gpgpu_n_mem_write_global = 94437
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388608
gpgpu_n_store_insn = 1510992
gpgpu_n_shmem_insn = 49292264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274592
gpgpu_n_shmem_bkconflict = 47432
gpgpu_n_l1cache_bkconflict = 8335
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:854331	W0_Idle:4437700	W0_Scoreboard:4655996	W1:2212	W2:2072	W3:1932	W4:1792	W5:1652	W6:1512	W7:1372	W8:1232	W9:1092	W10:952	W11:812	W12:672	W13:532	W14:392	W15:238	W16:233261	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2200431	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704848 {8:213106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6799464 {72:94437,}
traffic_breakdown_coretomem[INST_ACC_R] = 70336 {8:8792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34096960 {40:852424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1510992 {8:188874,}
traffic_breakdown_memtocore[INST_ACC_R] = 1406720 {40:35168,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 262 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 60 
mrq_lat_table:71454 	17866 	15525 	24306 	52503 	46757 	23531 	6127 	1414 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583403 	409793 	46898 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8174 	475 	124 	282100 	13165 	9914 	1983 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	106954 	150013 	150952 	186547 	342018 	104844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	557 	221 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.314607 10.179856  9.048980 11.306773  8.107023 10.077419  8.431438 10.779221  8.109718 10.213068  7.910853 10.032609  9.112821 10.185654 10.625000 12.989130 
dram[1]:  9.829710 10.945737 11.072874 10.537313  9.435976  9.648149  9.250712 10.678344  8.766010  9.903582  8.889610 10.292135 10.470320  9.646586 11.417526 13.337079 
dram[2]: 10.024822  7.690722 10.892307  8.547893 10.617747  8.315068 10.798701  8.022293 10.397101  8.370130  9.753425  7.903226 10.108787  9.186528 12.578947 10.023809 
dram[3]: 10.831418  9.836957 10.429629 10.980000  9.687306  8.936782 11.039604  9.387283  9.961219  9.091603 11.137795  8.840531  9.233716 10.339367 11.860000 10.892157 
dram[4]:  8.000000 10.311356  9.176229 10.768061  8.073579 10.172078  8.466443 10.628205  8.216560 10.186969  8.020000  9.925000  9.293194 10.634361 10.216867 12.978261 
dram[5]: 11.724138 11.598327 11.600841 11.227092 10.042071 10.623729 10.310126 11.250000  8.814357 10.789790  9.678832 10.492367 10.286996 11.658537 11.835107 14.466258 
average row locality = 259678/26111 = 9.945157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       601       880       662       968       741      1072       763      1140       801      1214       634       940       540       833       522       800 
dram[1]:       823       880       907       968      1024      1072      1074      1150      1166      1212       908       937       771       833       732       800 
dram[2]:       876       610       968       664      1068       743      1144       761      1214       802       968       606       833       539       800       520 
dram[3]:       876       825       968       907      1068      1030      1150      1072      1211      1170       965       881       833       767       800       733 
dram[4]:       603       884       664       968       735      1076       760      1140       799      1218       624       940       544       830       522       800 
dram[5]:       832       875       913       960      1034      1067      1085      1134      1171      1209       890       932       784       816       737       792 
total dram writes = 85078
bank skew: 1218/520 = 2.34
chip skew: 15257/13107 = 1.16
average mf latency per bank:
dram[0]:       6781      2769      6293      2758      5772      2620      5666      2656      4845      2419      4004      1805      3965      1619      4148      1522
dram[1]:       4424      2700      4192      2716      4215      2656      4463      2618      3795      2376      3568      1792      3206      1567      3220      1476
dram[2]:       2793      5984      2726      5924      2685      5393      2580      5522      2446      4591      1754      4067      1629      3846      1513      4243
dram[3]:       2806      4083      2679      4008      2659      3846      2568      4016      2336      3274      1736      3216      1562      2861      1463      2856
dram[4]:       6970      2729      6410      2787      5839      2644      5682      2676      4780      2247      3888      1709      3889      1572      4409      1544
dram[5]:       4219      2752      4016      2795      3967      2670      4259      2691      3855      2258      3467      1799      3088      1605      3070      1539
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       985       929       763       439
dram[2]:        487       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       493       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=839988 n_act=4249 n_pre=4233 n_ref_event=0 n_req=40767 n_rd=30740 n_rd_L2_A=0 n_write=0 n_wr_bk=13111 bw_util=0.0983
n_activity=215611 dram_eff=0.4068
bk0: 1756a 872459i bk1: 2162a 869309i bk2: 1704a 874851i bk3: 2104a 871116i bk4: 1850a 871520i bk5: 2312a 867409i bk6: 1926a 871744i bk7: 2452a 867900i bk8: 1966a 870216i bk9: 2674a 865044i bk10: 1554a 872782i bk11: 2056a 869455i bk12: 1360a 876059i bk13: 1784a 870237i bk14: 1298a 877063i bk15: 1782a 873398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896043
Row_Buffer_Locality_read = 0.949545
Row_Buffer_Locality_write = 0.732024
Bank_Level_Parallism = 2.083248
Bank_Level_Parallism_Col = 2.025990
Bank_Level_Parallism_Ready = 1.164241
write_to_read_ratio_blp_rw_average = 0.499025
GrpLevelPara = 1.539679 

BW Util details:
bwutil = 0.098299 
total_CMD = 892192 
util_bw = 87702 
Wasted_Col = 64483 
Wasted_Row = 28915 
Idle = 711092 

BW Util Bottlenecks: 
RCDc_limit = 14636 
RCDWRc_limit = 12599 
WTRc_limit = 10574 
RTWc_limit = 44254 
CCDLc_limit = 36206 
rwq = 0 
CCDLc_limit_alone = 24380 
WTRc_limit_alone = 9359 
RTWc_limit_alone = 33643 

Commands details: 
total_CMD = 892192 
n_nop = 839988 
Read = 30740 
Write = 0 
L2_Alloc = 0 
L2_WB = 13111 
n_act = 4249 
n_pre = 4233 
n_ref = 0 
n_req = 40767 
total_req = 43851 

Dual Bus Interface Util: 
issued_total_row = 8482 
issued_total_col = 43851 
Row_Bus_Util =  0.009507 
CoL_Bus_Util = 0.049150 
Either_Row_CoL_Bus_Util = 0.058512 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.002471 
queue_avg = 1.648548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 675949 -   mf: uid=3879342, sid4294967295:w4294967295, part=1, addr=0xc0099700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675849), 
Ready @ 675964 -   mf: uid=3879343, sid4294967295:w4294967295, part=1, addr=0xc009df00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675864), 
Ready @ 675983 -   mf: uid=3879348, sid4294967295:w4294967295, part=1, addr=0xc009f700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675883), 
Ready @ 675996 -   mf: uid=3879350, sid4294967295:w4294967295, part=1, addr=0xc009c700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675896), 
Ready @ 676003 -   mf: uid=3879353, sid4294967295:w4294967295, part=1, addr=0xc009af00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675903), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=833724 n_act=4564 n_pre=4548 n_ref_event=0 n_req=45841 n_rd=34260 n_rd_L2_A=0 n_write=0 n_wr_bk=15257 bw_util=0.111
n_activity=225981 dram_eff=0.4382
bk0: 2088a 866133i bk1: 2156a 867384i bk2: 2046a 869919i bk3: 2090a 868673i bk4: 2320a 864340i bk5: 2314a 863936i bk6: 2434a 864539i bk7: 2480a 865728i bk8: 2668a 861706i bk9: 2676a 863186i bk10: 2046a 866927i bk11: 2038a 867451i bk12: 1708a 869801i bk13: 1772a 868081i bk14: 1658a 872393i bk15: 1766a 872426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900744
Row_Buffer_Locality_read = 0.951109
Row_Buffer_Locality_write = 0.751749
Bank_Level_Parallism = 2.315190
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.224087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111001 
total_CMD = 892192 
util_bw = 99034 
Wasted_Col = 67241 
Wasted_Row = 28177 
Idle = 697740 

BW Util Bottlenecks: 
RCDc_limit = 14999 
RCDWRc_limit = 12408 
WTRc_limit = 13278 
RTWc_limit = 51499 
CCDLc_limit = 37566 
rwq = 0 
CCDLc_limit_alone = 24991 
WTRc_limit_alone = 11874 
RTWc_limit_alone = 40328 

Commands details: 
total_CMD = 892192 
n_nop = 833724 
Read = 34260 
Write = 0 
L2_Alloc = 0 
L2_WB = 15257 
n_act = 4564 
n_pre = 4548 
n_ref = 0 
n_req = 45841 
total_req = 49517 

Dual Bus Interface Util: 
issued_total_row = 9112 
issued_total_col = 49517 
Row_Bus_Util =  0.010213 
CoL_Bus_Util = 0.055500 
Either_Row_CoL_Bus_Util = 0.065533 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.002754 
queue_avg = 2.025426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=839940 n_act=4298 n_pre=4282 n_ref_event=0 n_req=40748 n_rd=30718 n_rd_L2_A=0 n_write=0 n_wr_bk=13116 bw_util=0.09826
n_activity=216553 dram_eff=0.4048
bk0: 2162a 869139i bk1: 1766a 872484i bk2: 2098a 870696i bk3: 1716a 874065i bk4: 2302a 868182i bk5: 1852a 871245i bk6: 2456a 868658i bk7: 1926a 871578i bk8: 2666a 865274i bk9: 1958a 871173i bk10: 2114a 869741i bk11: 1494a 874390i bk12: 1786a 870298i bk13: 1356a 876062i bk14: 1782a 872728i bk15: 1284a 876765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894866
Row_Buffer_Locality_read = 0.949150
Row_Buffer_Locality_write = 0.728614
Bank_Level_Parallism = 2.064013
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.170562
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098261 
total_CMD = 892192 
util_bw = 87668 
Wasted_Col = 64598 
Wasted_Row = 29468 
Idle = 710458 

BW Util Bottlenecks: 
RCDc_limit = 14652 
RCDWRc_limit = 12666 
WTRc_limit = 10627 
RTWc_limit = 42436 
CCDLc_limit = 35536 
rwq = 0 
CCDLc_limit_alone = 24060 
WTRc_limit_alone = 9502 
RTWc_limit_alone = 32085 

Commands details: 
total_CMD = 892192 
n_nop = 839940 
Read = 30718 
Write = 0 
L2_Alloc = 0 
L2_WB = 13116 
n_act = 4298 
n_pre = 4282 
n_ref = 0 
n_req = 40748 
total_req = 43834 

Dual Bus Interface Util: 
issued_total_row = 8580 
issued_total_col = 43834 
Row_Bus_Util =  0.009617 
CoL_Bus_Util = 0.049131 
Either_Row_CoL_Bus_Util = 0.058566 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.003100 
queue_avg = 1.575244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 675924 -   mf: uid=3879340, sid4294967295:w4294967295, part=3, addr=0xc0098700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675824), 
Ready @ 675947 -   mf: uid=3879341, sid4294967295:w4294967295, part=3, addr=0xc0099f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675847), 
Ready @ 675970 -   mf: uid=3879346, sid4294967295:w4294967295, part=3, addr=0xc009b700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675870), 
Ready @ 675981 -   mf: uid=3879347, sid4294967295:w4294967295, part=3, addr=0xc009ff00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675881), 
Ready @ 675994 -   mf: uid=3879349, sid4294967295:w4294967295, part=3, addr=0xc009cf00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675894), 
Ready @ 676001 -   mf: uid=3879352, sid4294967295:w4294967295, part=3, addr=0xc009e700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675901), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=833653 n_act=4587 n_pre=4571 n_ref_event=0 n_req=45883 n_rd=34302 n_rd_L2_A=0 n_write=0 n_wr_bk=15256 bw_util=0.1111
n_activity=225463 dram_eff=0.4396
bk0: 2162a 866739i bk1: 2088a 866312i bk2: 2082a 868587i bk3: 2056a 870142i bk4: 2320a 865088i bk5: 2330a 863940i bk6: 2472a 866230i bk7: 2436a 864645i bk8: 2678a 862938i bk9: 2678a 860831i bk10: 2098a 868267i bk11: 1990a 866128i bk12: 1780a 867280i bk13: 1704a 870317i bk14: 1764a 871442i bk15: 1664a 872976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900355
Row_Buffer_Locality_read = 0.951140
Row_Buffer_Locality_write = 0.749935
Bank_Level_Parallism = 2.323929
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.221717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111093 
total_CMD = 892192 
util_bw = 99116 
Wasted_Col = 66867 
Wasted_Row = 28025 
Idle = 698184 

BW Util Bottlenecks: 
RCDc_limit = 14953 
RCDWRc_limit = 12471 
WTRc_limit = 12977 
RTWc_limit = 51586 
CCDLc_limit = 36933 
rwq = 0 
CCDLc_limit_alone = 24615 
WTRc_limit_alone = 11645 
RTWc_limit_alone = 40600 

Commands details: 
total_CMD = 892192 
n_nop = 833653 
Read = 34302 
Write = 0 
L2_Alloc = 0 
L2_WB = 15256 
n_act = 4587 
n_pre = 4571 
n_ref = 0 
n_req = 45883 
total_req = 49558 

Dual Bus Interface Util: 
issued_total_row = 9158 
issued_total_col = 49558 
Row_Bus_Util =  0.010265 
CoL_Bus_Util = 0.055546 
Either_Row_CoL_Bus_Util = 0.065613 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.003024 
queue_avg = 2.003100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=840057 n_act=4254 n_pre=4238 n_ref_event=463904 n_req=40721 n_rd=30696 n_rd_L2_A=0 n_write=0 n_wr_bk=13107 bw_util=0.09819
n_activity=214445 dram_eff=0.4085
bk0: 1750a 872879i bk1: 2144a 868701i bk2: 1724a 875110i bk3: 2098a 870722i bk4: 1844a 871397i bk5: 2318a 866430i bk6: 1930a 872015i bk7: 2448a 868337i bk8: 1962a 870342i bk9: 2672a 864972i bk10: 1526a 873446i bk11: 2066a 869055i bk12: 1354a 875559i bk13: 1786a 870130i bk14: 1294a 877302i bk15: 1780a 873702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895901
Row_Buffer_Locality_read = 0.949733
Row_Buffer_Locality_write = 0.731072
Bank_Level_Parallism = 2.092013
Bank_Level_Parallism_Col = 2.021691
Bank_Level_Parallism_Ready = 1.157034
write_to_read_ratio_blp_rw_average = 0.495888
GrpLevelPara = 1.534059 

BW Util details:
bwutil = 0.098192 
total_CMD = 892192 
util_bw = 87606 
Wasted_Col = 64795 
Wasted_Row = 28088 
Idle = 711703 

BW Util Bottlenecks: 
RCDc_limit = 14410 
RCDWRc_limit = 12566 
WTRc_limit = 11355 
RTWc_limit = 44280 
CCDLc_limit = 35936 
rwq = 0 
CCDLc_limit_alone = 24057 
WTRc_limit_alone = 10126 
RTWc_limit_alone = 33630 

Commands details: 
total_CMD = 892192 
n_nop = 840057 
Read = 30696 
Write = 0 
L2_Alloc = 0 
L2_WB = 13107 
n_act = 4254 
n_pre = 4238 
n_ref = 463904 
n_req = 40721 
total_req = 43803 

Dual Bus Interface Util: 
issued_total_row = 8492 
issued_total_col = 43803 
Row_Bus_Util =  0.009518 
CoL_Bus_Util = 0.049096 
Either_Row_CoL_Bus_Util = 0.058435 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003069 
queue_avg = 1.635481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 675922 -   mf: uid=3879339, sid4294967295:w4294967295, part=5, addr=0xc0099000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675822), 
Ready @ 675966 -   mf: uid=3879344, sid4294967295:w4294967295, part=5, addr=0xc009d800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675866), 
Ready @ 675969 -   mf: uid=3879345, sid4294967295:w4294967295, part=5, addr=0xc009c000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675869), 
Ready @ 675999 -   mf: uid=3879351, sid4294967295:w4294967295, part=5, addr=0xc009f000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675899), 
Ready @ 676006 -   mf: uid=3879354, sid4294967295:w4294967295, part=5, addr=0xc009a800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (675906), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=892192 n_nop=834508 n_act=4243 n_pre=4227 n_ref_event=0 n_req=45718 n_rd=34156 n_rd_L2_A=0 n_write=0 n_wr_bk=15231 bw_util=0.1107
n_activity=220914 dram_eff=0.4471
bk0: 2086a 868290i bk1: 2110a 866962i bk2: 2066a 869773i bk3: 2092a 868645i bk4: 2318a 864072i bk5: 2328a 864626i bk6: 2434a 864764i bk7: 2472a 865332i bk8: 2664a 860776i bk9: 2678a 862874i bk10: 1972a 867089i bk11: 2044a 866848i bk12: 1696a 869415i bk13: 1776a 870202i bk14: 1662a 871698i bk15: 1758a 872819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907520
Row_Buffer_Locality_read = 0.955323
Row_Buffer_Locality_write = 0.766303
Bank_Level_Parallism = 2.373630
Bank_Level_Parallism_Col = 2.298137
Bank_Level_Parallism_Ready = 1.216880
write_to_read_ratio_blp_rw_average = 0.527325
GrpLevelPara = 1.726146 

BW Util details:
bwutil = 0.110709 
total_CMD = 892192 
util_bw = 98774 
Wasted_Col = 66431 
Wasted_Row = 24077 
Idle = 702910 

BW Util Bottlenecks: 
RCDc_limit = 13614 
RCDWRc_limit = 11359 
WTRc_limit = 13717 
RTWc_limit = 56197 
CCDLc_limit = 36572 
rwq = 0 
CCDLc_limit_alone = 24878 
WTRc_limit_alone = 12381 
RTWc_limit_alone = 45839 

Commands details: 
total_CMD = 892192 
n_nop = 834508 
Read = 34156 
Write = 0 
L2_Alloc = 0 
L2_WB = 15231 
n_act = 4243 
n_pre = 4227 
n_ref = 0 
n_req = 45718 
total_req = 49387 

Dual Bus Interface Util: 
issued_total_row = 8470 
issued_total_col = 49387 
Row_Bus_Util =  0.009493 
CoL_Bus_Util = 0.055355 
Either_Row_CoL_Bus_Util = 0.064654 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.002999 
queue_avg = 1.908281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95688, Miss = 17516, Miss_rate = 0.183, Pending_hits = 6660, Reservation_fails = 4530
L2_cache_bank[1]: Access = 82172, Miss = 21804, Miss_rate = 0.265, Pending_hits = 7511, Reservation_fails = 4816
L2_cache_bank[2]: Access = 99660, Miss = 21756, Miss_rate = 0.218, Pending_hits = 7654, Reservation_fails = 4627
L2_cache_bank[3]: Access = 82084, Miss = 21824, Miss_rate = 0.266, Pending_hits = 7764, Reservation_fails = 5898
L2_cache_bank[4]: Access = 81620, Miss = 21862, Miss_rate = 0.268, Pending_hits = 7349, Reservation_fails = 3949
L2_cache_bank[5]: Access = 95828, Miss = 17450, Miss_rate = 0.182, Pending_hits = 6740, Reservation_fails = 5848
L2_cache_bank[6]: Access = 81424, Miss = 21874, Miss_rate = 0.269, Pending_hits = 7437, Reservation_fails = 4016
L2_cache_bank[7]: Access = 100348, Miss = 21714, Miss_rate = 0.216, Pending_hits = 7878, Reservation_fails = 5110
L2_cache_bank[8]: Access = 95094, Miss = 17480, Miss_rate = 0.184, Pending_hits = 6529, Reservation_fails = 4521
L2_cache_bank[9]: Access = 81520, Miss = 21798, Miss_rate = 0.267, Pending_hits = 7505, Reservation_fails = 4639
L2_cache_bank[10]: Access = 100086, Miss = 21672, Miss_rate = 0.217, Pending_hits = 7627, Reservation_fails = 4272
L2_cache_bank[11]: Access = 80972, Miss = 21786, Miss_rate = 0.269, Pending_hits = 7421, Reservation_fails = 3929
L2_total_cache_accesses = 1076496
L2_total_cache_misses = 248536
L2_total_cache_miss_rate = 0.2309
L2_total_cache_pending_hits = 88075
L2_total_cache_reservation_fails = 56155
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10905
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7913
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1479
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13127
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 456
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1479
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 205232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 598
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 552
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13127
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=1076496
icnt_total_pkts_simt_to_mem=410787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4075
	minimum = 5
	maximum = 766
Network latency average = 49.1113
	minimum = 5
	maximum = 766
Slowest packet = 1249324
Flit latency average = 46.3422
	minimum = 5
	maximum = 766
Slowest flit = 1333761
Fragmentation average = 0.000586237
	minimum = 0
	maximum = 34
Injected packet rate average = 0.216446
	minimum = 0.0821848 (at node 14)
	maximum = 0.532975 (at node 25)
Accepted packet rate average = 0.216446
	minimum = 0.0585144 (at node 15)
	maximum = 0.31379 (at node 0)
Injected flit rate average = 0.230865
	minimum = 0.106478 (at node 14)
	maximum = 0.532975 (at node 25)
Accepted flit rate average= 0.230865
	minimum = 0.0793818 (at node 15)
	maximum = 0.31379 (at node 0)
Injected packet length average = 1.06662
Accepted packet length average = 1.06662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1075 (21 samples)
	minimum = 5 (21 samples)
	maximum = 219.524 (21 samples)
Network latency average = 19.0129 (21 samples)
	minimum = 5 (21 samples)
	maximum = 216.381 (21 samples)
Flit latency average = 18.2626 (21 samples)
	minimum = 5 (21 samples)
	maximum = 215.857 (21 samples)
Fragmentation average = 0.000583091 (21 samples)
	minimum = 0 (21 samples)
	maximum = 35.9524 (21 samples)
Injected packet rate average = 0.0789594 (21 samples)
	minimum = 0.0304201 (21 samples)
	maximum = 0.200427 (21 samples)
Accepted packet rate average = 0.0789594 (21 samples)
	minimum = 0.0292953 (21 samples)
	maximum = 0.116529 (21 samples)
Injected flit rate average = 0.0843108 (21 samples)
	minimum = 0.0395061 (21 samples)
	maximum = 0.200593 (21 samples)
Accepted flit rate average = 0.0843108 (21 samples)
	minimum = 0.0397626 (21 samples)
	maximum = 0.116529 (21 samples)
Injected packet size average = 1.06777 (21 samples)
Accepted packet size average = 1.06777 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 49 sec (2989 sec)
gpgpu_simulation_rate = 45273 (inst/sec)
gpgpu_simulation_rate = 226 (cycle/sec)
gpgpu_silicon_slowdown = 3097345x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
kernel_stream_id = 61656
gpu_sim_cycle = 30049
gpu_sim_insn = 19880
gpu_ipc =       0.6616
gpu_tot_sim_cycle = 705965
gpu_tot_sim_insn = 135341248
gpu_tot_ipc =     191.7110
gpu_tot_issued_cta = 5720
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 37.0723% 
max_total_param_size = 0
gpu_stall_dramfull = 56867
gpu_stall_icnt2sh    = 165802
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4482
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8182
L2_BW  =       0.1059 GB/Sec
L2_BW_total  =      34.1613 GB/Sec
gpu_total_sim_rate=43785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2206952
	L1I_total_cache_misses = 28136
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21506
L1D_cache:
	L1D_cache_core[0]: Access = 24644, Miss = 14758, Miss_rate = 0.599, Pending_hits = 1400, Reservation_fails = 7737
	L1D_cache_core[1]: Access = 24403, Miss = 14498, Miss_rate = 0.594, Pending_hits = 1603, Reservation_fails = 6327
	L1D_cache_core[2]: Access = 24531, Miss = 14543, Miss_rate = 0.593, Pending_hits = 1578, Reservation_fails = 6828
	L1D_cache_core[3]: Access = 24050, Miss = 14525, Miss_rate = 0.604, Pending_hits = 1638, Reservation_fails = 10955
	L1D_cache_core[4]: Access = 24658, Miss = 14418, Miss_rate = 0.585, Pending_hits = 1672, Reservation_fails = 6798
	L1D_cache_core[5]: Access = 24850, Miss = 14689, Miss_rate = 0.591, Pending_hits = 1586, Reservation_fails = 5719
	L1D_cache_core[6]: Access = 24786, Miss = 14779, Miss_rate = 0.596, Pending_hits = 1507, Reservation_fails = 7705
	L1D_cache_core[7]: Access = 24594, Miss = 14538, Miss_rate = 0.591, Pending_hits = 1460, Reservation_fails = 6022
	L1D_cache_core[8]: Access = 25106, Miss = 14657, Miss_rate = 0.584, Pending_hits = 1584, Reservation_fails = 5263
	L1D_cache_core[9]: Access = 24625, Miss = 14446, Miss_rate = 0.587, Pending_hits = 1590, Reservation_fails = 7490
	L1D_cache_core[10]: Access = 24497, Miss = 14737, Miss_rate = 0.602, Pending_hits = 1643, Reservation_fails = 8901
	L1D_cache_core[11]: Access = 24643, Miss = 14609, Miss_rate = 0.593, Pending_hits = 1540, Reservation_fails = 5888
	L1D_cache_core[12]: Access = 24451, Miss = 14716, Miss_rate = 0.602, Pending_hits = 1686, Reservation_fails = 7790
	L1D_cache_core[13]: Access = 24403, Miss = 14723, Miss_rate = 0.603, Pending_hits = 1475, Reservation_fails = 8014
	L1D_cache_core[14]: Access = 24515, Miss = 14348, Miss_rate = 0.585, Pending_hits = 1549, Reservation_fails = 6318
	L1D_total_cache_accesses = 368756
	L1D_total_cache_misses = 218984
	L1D_total_cache_miss_rate = 0.5938
	L1D_total_cache_pending_hits = 23511
	L1D_total_cache_reservation_fails = 107755
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 134196
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5908
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31695
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 515580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8050
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7146
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5538
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22427
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 523630

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7146
ctas_completed 5720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
18459, 11892, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 139643904
gpgpu_n_tot_w_icount = 4363872
gpgpu_n_stall_shd_mem = 232783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213122
gpgpu_n_mem_write_global = 94452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4388864
gpgpu_n_store_insn = 1511232
gpgpu_n_shmem_insn = 49296960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4274688
gpgpu_n_shmem_bkconflict = 47936
gpgpu_n_l1cache_bkconflict = 8335
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 47936
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:854331	W0_Idle:4472990	W0_Scoreboard:4677853	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:233572	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109196
single_issue_nums: WS0:2203380	WS1:2160492	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1704976 {8:213122,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6800544 {72:94452,}
traffic_breakdown_coretomem[INST_ACC_R] = 70432 {8:8804,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34099520 {40:852488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1511232 {8:188904,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408640 {40:35216,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 262 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 60 
mrq_lat_table:71545 	17877 	15525 	24306 	52541 	46767 	23531 	6127 	1414 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583473 	409817 	46898 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8186 	475 	124 	282131 	13165 	9914 	1983 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107036 	150025 	150952 	186547 	342018 	104844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	568 	226 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     15519     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     24685     27705 
dram[1]:     12419     16237     15756     15679     19009     18153     19261     19040     21166     21360     23102     24141     24360     24459     27138     25861 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     25508 
dram[3]:     13503     15044     15669     15781     18131     19695     19119     18969     21350     21175     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     25115     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     21350     22078     22699     24360     24431     25532     25765 
average row accesses per activate:
dram[0]:  8.314607 10.179856  9.048980 11.306773  8.107023 10.077419  8.431438 10.779221  8.109718 10.213068  7.910853 10.032609  9.112821 10.185654 10.625000 12.989130 
dram[1]:  9.756272 10.945737 11.072874 10.537313  9.435976  9.648149  9.250712 10.678344  8.764128  9.881868  8.899676 10.303370 10.440909  9.646586 11.432990 13.337079 
dram[2]:  9.950877  7.690722 10.892307  8.547893 10.617747  8.315068 10.798701  8.022293 10.397101  8.370130  9.753425  7.903226 10.112970  9.186528 12.578947 10.023809 
dram[3]: 10.742424  9.836957 10.429629 10.980000  9.687306  8.936782 11.039604  9.387283  9.941989  9.098985 11.149607  8.850993  9.237548 10.310811 11.860000 10.906863 
dram[4]:  7.946429 10.311356  9.176229 10.768061  8.073579 10.172078  8.466443 10.628205  8.216560 10.186969  8.020000  9.925000  9.298429 10.634361 10.216867 12.978261 
dram[5]: 11.612766 11.598327 11.600841 11.227092 10.042071 10.623729 10.310126 11.250000  8.805419 10.789790  9.683637 10.492367 10.254464 11.616505 11.845745 14.466258 
average row locality = 259828/26139 = 9.940243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       601       880       662       968       741      1072       763      1140       801      1214       634       940       540       833       522       800 
dram[1]:       824       880       907       968      1024      1072      1074      1150      1166      1214       908       940       775       833       735       800 
dram[2]:       878       610       968       664      1068       743      1144       761      1214       802       968       606       834       539       800       520 
dram[3]:       878       825       968       907      1068      1030      1150      1072      1214      1170       968       881       834       771       800       736 
dram[4]:       605       884       664       968       735      1076       760      1140       799      1218       624       940       545       830       522       800 
dram[5]:       834       875       913       960      1034      1067      1085      1134      1173      1209       893       932       787       819       739       792 
total dram writes = 85128
bank skew: 1218/520 = 2.34
chip skew: 15272/13110 = 1.16
average mf latency per bank:
dram[0]:       6781      2769      6293      2758      5772      2620      5666      2656      4845      2419      4004      1805      3965      1619      4148      1522
dram[1]:       4418      2700      4192      2716      4215      2656      4463      2618      3797      2372      3572      1786      3189      1567      3207      1476
dram[2]:       2787      5984      2726      5924      2685      5393      2580      5522      2446      4591      1754      4067      1627      3846      1513      4243
dram[3]:       2800      4083      2679      4008      2659      3846      2568      4016      2330      3277      1731      3220      1560      2846      1463      2844
dram[4]:       6947      2729      6410      2787      5839      2644      5682      2676      4780      2247      3888      1709      3882      1572      4409      1544
dram[5]:       4209      2752      4016      2795      3967      2670      4259      2691      3851      2259      3458      1800      3077      1599      3062      1539
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       985       929       763       439
dram[2]:        487       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       493       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=879652 n_act=4249 n_pre=4233 n_ref_event=0 n_req=40767 n_rd=30740 n_rd_L2_A=0 n_write=0 n_wr_bk=13111 bw_util=0.09412
n_activity=215611 dram_eff=0.4068
bk0: 1756a 912123i bk1: 2162a 908973i bk2: 1704a 914515i bk3: 2104a 910780i bk4: 1850a 911184i bk5: 2312a 907073i bk6: 1926a 911408i bk7: 2452a 907564i bk8: 1966a 909880i bk9: 2674a 904708i bk10: 1554a 912446i bk11: 2056a 909119i bk12: 1360a 915723i bk13: 1784a 909901i bk14: 1298a 916727i bk15: 1782a 913062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896043
Row_Buffer_Locality_read = 0.949545
Row_Buffer_Locality_write = 0.732024
Bank_Level_Parallism = 2.083248
Bank_Level_Parallism_Col = 2.025990
Bank_Level_Parallism_Ready = 1.164241
write_to_read_ratio_blp_rw_average = 0.499025
GrpLevelPara = 1.539679 

BW Util details:
bwutil = 0.094115 
total_CMD = 931856 
util_bw = 87702 
Wasted_Col = 64483 
Wasted_Row = 28915 
Idle = 750756 

BW Util Bottlenecks: 
RCDc_limit = 14636 
RCDWRc_limit = 12599 
WTRc_limit = 10574 
RTWc_limit = 44254 
CCDLc_limit = 36206 
rwq = 0 
CCDLc_limit_alone = 24380 
WTRc_limit_alone = 9359 
RTWc_limit_alone = 33643 

Commands details: 
total_CMD = 931856 
n_nop = 879652 
Read = 30740 
Write = 0 
L2_Alloc = 0 
L2_WB = 13111 
n_act = 4249 
n_pre = 4233 
n_ref = 0 
n_req = 40767 
total_req = 43851 

Dual Bus Interface Util: 
issued_total_row = 8482 
issued_total_col = 43851 
Row_Bus_Util =  0.009102 
CoL_Bus_Util = 0.047058 
Either_Row_CoL_Bus_Util = 0.056022 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.002471 
queue_avg = 1.578378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 706038 -   mf: uid=3881237, sid4294967295:w4294967295, part=1, addr=0xc0052a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705938), 
Ready @ 706042 -   mf: uid=3881239, sid4294967295:w4294967295, part=1, addr=0xc0054200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705942), 
Ready @ 706048 -   mf: uid=3881242, sid4294967295:w4294967295, part=1, addr=0xc0055a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705948), 
Ready @ 706054 -   mf: uid=3881245, sid4294967295:w4294967295, part=1, addr=0xc0057200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705954), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=873333 n_act=4571 n_pre=4555 n_ref_event=0 n_req=45882 n_rd=34288 n_rd_L2_A=0 n_write=0 n_wr_bk=15270 bw_util=0.1064
n_activity=226420 dram_eff=0.4378
bk0: 2096a 905697i bk1: 2156a 907044i bk2: 2046a 909582i bk3: 2090a 908337i bk4: 2320a 904005i bk5: 2314a 903602i bk6: 2434a 904206i bk7: 2480a 905396i bk8: 2676a 901338i bk9: 2676a 902831i bk10: 2058a 906552i bk11: 2038a 907112i bk12: 1708a 909400i bk13: 1772a 907741i bk14: 1658a 912015i bk15: 1766a 912088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900680
Row_Buffer_Locality_read = 0.951032
Row_Buffer_Locality_write = 0.751768
Bank_Level_Parallism = 2.313568
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.223903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106364 
total_CMD = 931856 
util_bw = 99116 
Wasted_Col = 67363 
Wasted_Row = 28264 
Idle = 737113 

BW Util Bottlenecks: 
RCDc_limit = 15047 
RCDWRc_limit = 12428 
WTRc_limit = 13279 
RTWc_limit = 51551 
CCDLc_limit = 37599 
rwq = 0 
CCDLc_limit_alone = 25008 
WTRc_limit_alone = 11875 
RTWc_limit_alone = 40364 

Commands details: 
total_CMD = 931856 
n_nop = 873333 
Read = 34288 
Write = 0 
L2_Alloc = 0 
L2_WB = 15270 
n_act = 4571 
n_pre = 4555 
n_ref = 0 
n_req = 45882 
total_req = 49558 

Dual Bus Interface Util: 
issued_total_row = 9126 
issued_total_col = 49558 
Row_Bus_Util =  0.009793 
CoL_Bus_Util = 0.053182 
Either_Row_CoL_Bus_Util = 0.062803 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.002751 
queue_avg = 1.939610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=879587 n_act=4301 n_pre=4285 n_ref_event=0 n_req=40758 n_rd=30726 n_rd_L2_A=0 n_write=0 n_wr_bk=13119 bw_util=0.0941
n_activity=216699 dram_eff=0.4047
bk0: 2170a 908705i bk1: 1766a 912144i bk2: 2098a 910358i bk3: 1716a 913727i bk4: 2302a 907845i bk5: 1852a 910908i bk6: 2456a 908322i bk7: 1926a 911242i bk8: 2666a 904938i bk9: 1958a 910837i bk10: 2114a 909405i bk11: 1494a 914054i bk12: 1786a 909963i bk13: 1356a 915727i bk14: 1782a 912394i bk15: 1284a 916431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894818
Row_Buffer_Locality_read = 0.949098
Row_Buffer_Locality_write = 0.728569
Bank_Level_Parallism = 2.063381
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.170519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094103 
total_CMD = 931856 
util_bw = 87690 
Wasted_Col = 64635 
Wasted_Row = 29518 
Idle = 750013 

BW Util Bottlenecks: 
RCDc_limit = 14676 
RCDWRc_limit = 12673 
WTRc_limit = 10627 
RTWc_limit = 42436 
CCDLc_limit = 35542 
rwq = 0 
CCDLc_limit_alone = 24066 
WTRc_limit_alone = 9502 
RTWc_limit_alone = 32085 

Commands details: 
total_CMD = 931856 
n_nop = 879587 
Read = 30726 
Write = 0 
L2_Alloc = 0 
L2_WB = 13119 
n_act = 4301 
n_pre = 4285 
n_ref = 0 
n_req = 40758 
total_req = 43845 

Dual Bus Interface Util: 
issued_total_row = 8586 
issued_total_col = 43845 
Row_Bus_Util =  0.009214 
CoL_Bus_Util = 0.047051 
Either_Row_CoL_Bus_Util = 0.056091 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.003099 
queue_avg = 1.508435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 706036 -   mf: uid=3881236, sid4294967295:w4294967295, part=3, addr=0xc0053200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705936), 
Ready @ 706044 -   mf: uid=3881240, sid4294967295:w4294967295, part=3, addr=0xc0054a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705944), 
Ready @ 706050 -   mf: uid=3881243, sid4294967295:w4294967295, part=3, addr=0xc0056200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705950), 
Ready @ 706056 -   mf: uid=3881246, sid4294967295:w4294967295, part=3, addr=0xc0057a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705956), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=873255 n_act=4594 n_pre=4578 n_ref_event=0 n_req=45930 n_rd=34334 n_rd_L2_A=0 n_write=0 n_wr_bk=15272 bw_util=0.1065
n_activity=225952 dram_eff=0.4391
bk0: 2170a 906303i bk1: 2088a 905971i bk2: 2082a 908249i bk3: 2056a 909804i bk4: 2320a 904750i bk5: 2330a 903604i bk6: 2472a 905896i bk7: 2436a 904311i bk8: 2678a 902585i bk9: 2690a 900455i bk10: 2098a 907930i bk11: 2002a 905754i bk12: 1780a 906944i bk13: 1704a 909898i bk14: 1764a 911105i bk15: 1664a 912600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900305
Row_Buffer_Locality_read = 0.951069
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 2.322179
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.221504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106467 
total_CMD = 931856 
util_bw = 99212 
Wasted_Col = 67003 
Wasted_Row = 28109 
Idle = 737532 

BW Util Bottlenecks: 
RCDc_limit = 15001 
RCDWRc_limit = 12491 
WTRc_limit = 12977 
RTWc_limit = 51651 
CCDLc_limit = 36974 
rwq = 0 
CCDLc_limit_alone = 24636 
WTRc_limit_alone = 11645 
RTWc_limit_alone = 40645 

Commands details: 
total_CMD = 931856 
n_nop = 873255 
Read = 34334 
Write = 0 
L2_Alloc = 0 
L2_WB = 15272 
n_act = 4594 
n_pre = 4578 
n_ref = 0 
n_req = 45930 
total_req = 49606 

Dual Bus Interface Util: 
issued_total_row = 9172 
issued_total_col = 49606 
Row_Bus_Util =  0.009843 
CoL_Bus_Util = 0.053234 
Either_Row_CoL_Bus_Util = 0.062886 
Issued_on_Two_Bus_Simul_Util = 0.000190 
issued_two_Eff = 0.003020 
queue_avg = 1.918245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=879704 n_act=4257 n_pre=4241 n_ref_event=463904 n_req=40731 n_rd=30704 n_rd_L2_A=0 n_write=0 n_wr_bk=13110 bw_util=0.09404
n_activity=214591 dram_eff=0.4083
bk0: 1758a 912446i bk1: 2144a 908361i bk2: 1724a 914772i bk3: 2098a 910385i bk4: 1844a 911060i bk5: 2318a 906093i bk6: 1930a 911679i bk7: 2448a 908001i bk8: 1962a 910006i bk9: 2672a 904636i bk10: 1526a 913110i bk11: 2066a 908719i bk12: 1354a 915224i bk13: 1786a 909795i bk14: 1294a 916967i bk15: 1780a 913368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895853
Row_Buffer_Locality_read = 0.949681
Row_Buffer_Locality_write = 0.731026
Bank_Level_Parallism = 2.091366
Bank_Level_Parallism_Col = 2.021332
Bank_Level_Parallism_Ready = 1.156995
write_to_read_ratio_blp_rw_average = 0.495789
GrpLevelPara = 1.533871 

BW Util details:
bwutil = 0.094036 
total_CMD = 931856 
util_bw = 87628 
Wasted_Col = 64832 
Wasted_Row = 28138 
Idle = 751258 

BW Util Bottlenecks: 
RCDc_limit = 14434 
RCDWRc_limit = 12573 
WTRc_limit = 11356 
RTWc_limit = 44280 
CCDLc_limit = 35942 
rwq = 0 
CCDLc_limit_alone = 24063 
WTRc_limit_alone = 10127 
RTWc_limit_alone = 33630 

Commands details: 
total_CMD = 931856 
n_nop = 879704 
Read = 30704 
Write = 0 
L2_Alloc = 0 
L2_WB = 13110 
n_act = 4257 
n_pre = 4241 
n_ref = 463904 
n_req = 40731 
total_req = 43814 

Dual Bus Interface Util: 
issued_total_row = 8498 
issued_total_col = 43814 
Row_Bus_Util =  0.009119 
CoL_Bus_Util = 0.047018 
Either_Row_CoL_Bus_Util = 0.055966 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003068 
queue_avg = 1.566104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 706040 -   mf: uid=3881238, sid4294967295:w4294967295, part=5, addr=0xc0053a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705940), 
Ready @ 706046 -   mf: uid=3881241, sid4294967295:w4294967295, part=5, addr=0xc0055200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705946), 
Ready @ 706052 -   mf: uid=3881244, sid4294967295:w4294967295, part=5, addr=0xc0056a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (705952), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=931856 n_nop=874113 n_act=4251 n_pre=4235 n_ref_event=0 n_req=45760 n_rd=34184 n_rd_L2_A=0 n_write=0 n_wr_bk=15246 bw_util=0.1061
n_activity=221354 dram_eff=0.4466
bk0: 2094a 907851i bk1: 2110a 906620i bk2: 2066a 909432i bk3: 2092a 908305i bk4: 2318a 903737i bk5: 2328a 904292i bk6: 2434a 904431i bk7: 2472a 904999i bk8: 2676a 900381i bk9: 2678a 902537i bk10: 1980a 906718i bk11: 2044a 906512i bk12: 1696a 908996i bk13: 1776a 909842i bk14: 1662a 911342i bk15: 1758a 912483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907430
Row_Buffer_Locality_read = 0.955242
Row_Buffer_Locality_write = 0.766240
Bank_Level_Parallism = 2.371998
Bank_Level_Parallism_Col = 2.296835
Bank_Level_Parallism_Ready = 1.216693
write_to_read_ratio_blp_rw_average = 0.527327
GrpLevelPara = 1.725291 

BW Util details:
bwutil = 0.106089 
total_CMD = 931856 
util_bw = 98860 
Wasted_Col = 66559 
Wasted_Row = 24156 
Idle = 742281 

BW Util Bottlenecks: 
RCDc_limit = 13658 
RCDWRc_limit = 11386 
WTRc_limit = 13729 
RTWc_limit = 56249 
CCDLc_limit = 36610 
rwq = 0 
CCDLc_limit_alone = 24900 
WTRc_limit_alone = 12393 
RTWc_limit_alone = 45875 

Commands details: 
total_CMD = 931856 
n_nop = 874113 
Read = 34184 
Write = 0 
L2_Alloc = 0 
L2_WB = 15246 
n_act = 4251 
n_pre = 4235 
n_ref = 0 
n_req = 45760 
total_req = 49430 

Dual Bus Interface Util: 
issued_total_row = 8486 
issued_total_col = 49430 
Row_Bus_Util =  0.009107 
CoL_Bus_Util = 0.053045 
Either_Row_CoL_Bus_Util = 0.061966 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.002996 
queue_avg = 1.827465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95696, Miss = 17516, Miss_rate = 0.183, Pending_hits = 6660, Reservation_fails = 4530
L2_cache_bank[1]: Access = 82172, Miss = 21804, Miss_rate = 0.265, Pending_hits = 7511, Reservation_fails = 4816
L2_cache_bank[2]: Access = 99698, Miss = 21794, Miss_rate = 0.219, Pending_hits = 7654, Reservation_fails = 4627
L2_cache_bank[3]: Access = 82084, Miss = 21824, Miss_rate = 0.266, Pending_hits = 7764, Reservation_fails = 5898
L2_cache_bank[4]: Access = 81628, Miss = 21870, Miss_rate = 0.268, Pending_hits = 7349, Reservation_fails = 3949
L2_cache_bank[5]: Access = 95828, Miss = 17450, Miss_rate = 0.182, Pending_hits = 6740, Reservation_fails = 5848
L2_cache_bank[6]: Access = 81432, Miss = 21882, Miss_rate = 0.269, Pending_hits = 7437, Reservation_fails = 4016
L2_cache_bank[7]: Access = 100382, Miss = 21748, Miss_rate = 0.217, Pending_hits = 7878, Reservation_fails = 5110
L2_cache_bank[8]: Access = 95102, Miss = 17488, Miss_rate = 0.184, Pending_hits = 6529, Reservation_fails = 4521
L2_cache_bank[9]: Access = 81520, Miss = 21798, Miss_rate = 0.267, Pending_hits = 7505, Reservation_fails = 4639
L2_cache_bank[10]: Access = 100124, Miss = 21710, Miss_rate = 0.217, Pending_hits = 7627, Reservation_fails = 4272
L2_cache_bank[11]: Access = 80972, Miss = 21786, Miss_rate = 0.269, Pending_hits = 7421, Reservation_fails = 3929
L2_total_cache_accesses = 1076638
L2_total_cache_misses = 248670
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 88075
L2_total_cache_reservation_fails = 56155
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19474
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7921
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1479
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 162
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13127
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 486
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1479
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 205296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44854
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 598
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 552
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13127
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1076638
icnt_total_pkts_simt_to_mem=410845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36757
	minimum = 5
	maximum = 12
Network latency average = 5.14595
	minimum = 5
	maximum = 6
Slowest packet = 1392982
Flit latency average = 5.06
	minimum = 5
	maximum = 6
Slowest flit = 1487429
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228023
	minimum = 0 (at node 0)
	maximum = 0.001431 (at node 10)
Accepted packet rate average = 0.000228023
	minimum = 0 (at node 0)
	maximum = 0.00472561 (at node 10)
Injected flit rate average = 0.000246511
	minimum = 0 (at node 0)
	maximum = 0.00193018 (at node 10)
Accepted flit rate average= 0.000246511
	minimum = 0 (at node 0)
	maximum = 0.00472561 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4375 (22 samples)
	minimum = 5 (22 samples)
	maximum = 210.091 (22 samples)
Network latency average = 18.3826 (22 samples)
	minimum = 5 (22 samples)
	maximum = 206.818 (22 samples)
Flit latency average = 17.6625 (22 samples)
	minimum = 5 (22 samples)
	maximum = 206.318 (22 samples)
Fragmentation average = 0.000556587 (22 samples)
	minimum = 0 (22 samples)
	maximum = 34.3182 (22 samples)
Injected packet rate average = 0.0753807 (22 samples)
	minimum = 0.0290374 (22 samples)
	maximum = 0.191381 (22 samples)
Accepted packet rate average = 0.0753807 (22 samples)
	minimum = 0.0279637 (22 samples)
	maximum = 0.111447 (22 samples)
Injected flit rate average = 0.0804897 (22 samples)
	minimum = 0.0377104 (22 samples)
	maximum = 0.191563 (22 samples)
Accepted flit rate average = 0.0804897 (22 samples)
	minimum = 0.0379552 (22 samples)
	maximum = 0.111447 (22 samples)
Injected packet size average = 1.06778 (22 samples)
Accepted packet size average = 1.06778 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 31 sec (3091 sec)
gpgpu_simulation_rate = 43785 (inst/sec)
gpgpu_simulation_rate = 228 (cycle/sec)
gpgpu_silicon_slowdown = 3070175x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (24,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
kernel_stream_id = 61656
gpu_sim_cycle = 36742
gpu_sim_insn = 472320
gpu_ipc =      12.8550
gpu_tot_sim_cycle = 742707
gpu_tot_sim_insn = 135813568
gpu_tot_ipc =     182.8629
gpu_tot_issued_cta = 5744
gpu_occupancy = 3.3336% 
gpu_tot_occupancy = 34.6702% 
max_total_param_size = 0
gpu_stall_dramfull = 56867
gpu_stall_icnt2sh    = 165802
partiton_level_parallism =       0.0795
partiton_level_parallism_total  =       0.4299
partiton_level_parallism_util =       1.1123
partiton_level_parallism_util_total  =       1.8077
L2_BW  =       6.2161 GB/Sec
L2_BW_total  =      32.7789 GB/Sec
gpu_total_sim_rate=42112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2221592
	L1I_total_cache_misses = 29986
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21506
L1D_cache:
	L1D_cache_core[0]: Access = 24802, Miss = 14838, Miss_rate = 0.598, Pending_hits = 1416, Reservation_fails = 7737
	L1D_cache_core[1]: Access = 24561, Miss = 14578, Miss_rate = 0.594, Pending_hits = 1619, Reservation_fails = 6327
	L1D_cache_core[2]: Access = 24689, Miss = 14623, Miss_rate = 0.592, Pending_hits = 1594, Reservation_fails = 6828
	L1D_cache_core[3]: Access = 24208, Miss = 14605, Miss_rate = 0.603, Pending_hits = 1654, Reservation_fails = 10955
	L1D_cache_core[4]: Access = 24816, Miss = 14498, Miss_rate = 0.584, Pending_hits = 1688, Reservation_fails = 6798
	L1D_cache_core[5]: Access = 24929, Miss = 14737, Miss_rate = 0.591, Pending_hits = 1586, Reservation_fails = 5719
	L1D_cache_core[6]: Access = 24865, Miss = 14827, Miss_rate = 0.596, Pending_hits = 1507, Reservation_fails = 7705
	L1D_cache_core[7]: Access = 24673, Miss = 14586, Miss_rate = 0.591, Pending_hits = 1460, Reservation_fails = 6022
	L1D_cache_core[8]: Access = 25185, Miss = 14705, Miss_rate = 0.584, Pending_hits = 1584, Reservation_fails = 5263
	L1D_cache_core[9]: Access = 24704, Miss = 14494, Miss_rate = 0.587, Pending_hits = 1590, Reservation_fails = 7490
	L1D_cache_core[10]: Access = 24576, Miss = 14785, Miss_rate = 0.602, Pending_hits = 1643, Reservation_fails = 8901
	L1D_cache_core[11]: Access = 24801, Miss = 14689, Miss_rate = 0.592, Pending_hits = 1556, Reservation_fails = 5888
	L1D_cache_core[12]: Access = 24609, Miss = 14796, Miss_rate = 0.601, Pending_hits = 1702, Reservation_fails = 7790
	L1D_cache_core[13]: Access = 24561, Miss = 14803, Miss_rate = 0.603, Pending_hits = 1491, Reservation_fails = 8014
	L1D_cache_core[14]: Access = 24673, Miss = 14428, Miss_rate = 0.585, Pending_hits = 1565, Reservation_fails = 6318
	L1D_total_cache_accesses = 370652
	L1D_total_cache_misses = 219992
	L1D_total_cache_miss_rate = 0.5935
	L1D_total_cache_pending_hits = 23655
	L1D_total_cache_reservation_fails = 107755
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 134412
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31911
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 528370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9900
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7146
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6219
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 538270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7146
ctas_completed 5744, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19665, 13098, 7068, 7068, 7068, 7068, 7068, 7068, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6696, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 6789, 
gpgpu_n_tot_thrd_icount = 140570112
gpgpu_n_tot_w_icount = 4392816
gpgpu_n_stall_shd_mem = 238159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 214130
gpgpu_n_mem_write_global = 95196
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4407296
gpgpu_n_store_insn = 1523136
gpgpu_n_shmem_insn = 49449792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4279296
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 8335
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8335
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 176512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:860215	W0_Idle:5179939	W0_Scoreboard:5037502	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4109844
single_issue_nums: WS0:2221470	WS1:2171346	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1713040 {8:214130,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6854112 {72:95196,}
traffic_breakdown_coretomem[INST_ACC_R] = 79784 {8:9973,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34260800 {40:856520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1523136 {8:190392,}
traffic_breakdown_memtocore[INST_ACC_R] = 1595680 {40:39892,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 261 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 60 
mrq_lat_table:72591 	18109 	15552 	24333 	52854 	46832 	23531 	6127 	1414 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	588607 	410203 	46898 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9295 	526 	133 	283787 	13261 	9914 	1983 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112013 	150549 	150971 	186547 	342018 	104844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	604 	229 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.227942  9.986063  9.048980 11.306773  8.107023 10.077419  8.431438 10.779221  8.159375 10.297450  7.972973 10.140794  8.890547  9.850203 10.233533 12.591623 
dram[1]:  9.681818 10.711611 11.085020 10.537313  9.439024  9.648149  9.250712 10.678344  8.787805  9.964383  8.987055 10.414179  9.895397  9.347490 11.154229 12.640212 
dram[2]:  9.838488  7.642857 10.892307  8.547893 10.617747  8.315068 10.798701  8.022293 10.482659  8.420712  9.883959  7.935743  9.775101  8.959799 12.223351  9.768786 
dram[3]: 10.603703  9.725352 10.429629 10.988000  9.687306  8.956897 11.039604  9.387283 10.024794  9.130982 11.294118  8.910596  8.959410  9.849372 11.220657 10.746411 
dram[4]:  7.921986 10.150000  9.176229 10.768061  8.073579 10.172078  8.466443 10.628205  8.241270 10.293785  8.083665 10.032028  9.143590 10.184100  9.855492 12.581152 
dram[5]: 11.606694 11.344130 11.600841 11.235060 10.064725 10.627119 10.310126 11.250000  8.832924 10.848214  9.770909 10.535849  9.874477 11.266356 11.637305 13.877193 
average row locality = 261538/26458 = 9.885025
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       605       888       662       968       741      1072       763      1140       801      1214       634       940       553       857       534       820 
dram[1]:       833       888       910       968      1025      1072      1074      1150      1170      1214       911       940       790       857       750       820 
dram[2]:       884       612       968       664      1068       743      1144       761      1214       802       968       606       856       552       824       528 
dram[3]:       884       833       968       909      1068      1033      1150      1072      1214      1174       968       883       856       787       824       747 
dram[4]:       607       890       664       968       735      1076       760      1140       799      1218       624       940       554       856       534       820 
dram[5]:       840       884       913       962      1037      1068      1085      1134      1173      1213       893       935       800       843       753       812 
total dram writes = 85658
bank skew: 1218/528 = 2.31
chip skew: 15372/13185 = 1.17
average mf latency per bank:
dram[0]:       6736      2744      6293      2758      5772      2620      5666      2656      4862      2440      4028      1832      3871      1574      4055      1485
dram[1]:       4389      2676      4193      2716      4223      2656      4475      2618      3821      2393      3616      1813      3156      1523      3162      1440
dram[2]:       2768      5964      2726      5924      2685      5393      2580      5522      2466      4610      1785      4084      1585      3755      1469      4179
dram[3]:       2781      4061      2679      4013      2659      3848      2568      4028      2350      3311      1762      3265      1520      2812      1421      2821
dram[4]:       6924      2710      6410      2787      5839      2644      5682      2676      4793      2270      3913      1736      3819      1524      4310      1506
dram[5]:       4191      2729      4025      2794      3964      2672      4267      2695      3888      2278      3504      1825      3046      1559      3017      1506
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       516
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148       993       985       929       763       439
dram[2]:        487       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       493       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       438       684
dram[4]:        735       495      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       484
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       689       655
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=927798 n_act=4297 n_pre=4281 n_ref_event=0 n_req=41002 n_rd=30916 n_rd_L2_A=0 n_write=0 n_wr_bk=13192 bw_util=0.08998
n_activity=218284 dram_eff=0.4041
bk0: 1772a 960418i bk1: 2194a 957123i bk2: 1704a 962985i bk3: 2104a 959263i bk4: 1850a 959673i bk5: 2312a 955566i bk6: 1926a 959903i bk7: 2452a 956067i bk8: 1990a 958334i bk9: 2714a 953145i bk10: 1578a 960911i bk11: 2096a 957568i bk12: 1360a 963986i bk13: 1784a 958057i bk14: 1298a 964939i bk15: 1782a 961142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895469
Row_Buffer_Locality_read = 0.949444
Row_Buffer_Locality_write = 0.730022
Bank_Level_Parallism = 2.074454
Bank_Level_Parallism_Col = 2.020194
Bank_Level_Parallism_Ready = 1.163314
write_to_read_ratio_blp_rw_average = 0.499736
GrpLevelPara = 1.535814 

BW Util details:
bwutil = 0.089984 
total_CMD = 980355 
util_bw = 88216 
Wasted_Col = 65152 
Wasted_Row = 29623 
Idle = 797364 

BW Util Bottlenecks: 
RCDc_limit = 14780 
RCDWRc_limit = 12821 
WTRc_limit = 10576 
RTWc_limit = 44562 
CCDLc_limit = 36443 
rwq = 0 
CCDLc_limit_alone = 24521 
WTRc_limit_alone = 9361 
RTWc_limit_alone = 33855 

Commands details: 
total_CMD = 980355 
n_nop = 927798 
Read = 30916 
Write = 0 
L2_Alloc = 0 
L2_WB = 13192 
n_act = 4297 
n_pre = 4281 
n_ref = 0 
n_req = 41002 
total_req = 44108 

Dual Bus Interface Util: 
issued_total_row = 8578 
issued_total_col = 44108 
Row_Bus_Util =  0.008750 
CoL_Bus_Util = 0.044992 
Either_Row_CoL_Bus_Util = 0.053610 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.002454 
queue_avg = 1.502354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50235
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=921318 n_act=4639 n_pre=4623 n_ref_event=0 n_req=46238 n_rd=34564 n_rd_L2_A=0 n_write=0 n_wr_bk=15372 bw_util=0.1019
n_activity=230251 dram_eff=0.4338
bk0: 2136a 953861i bk1: 2188a 955182i bk2: 2046a 958038i bk3: 2090a 956811i bk4: 2320a 952468i bk5: 2314a 952101i bk6: 2434a 952709i bk7: 2480a 953905i bk8: 2708a 949681i bk9: 2716a 951267i bk10: 2082a 955043i bk11: 2078a 955580i bk12: 1764a 957364i bk13: 1772a 955900i bk14: 1670a 960284i bk15: 1766a 960168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899974
Row_Buffer_Locality_read = 0.950729
Row_Buffer_Locality_write = 0.749700
Bank_Level_Parallism = 2.300247
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101873 
total_CMD = 980355 
util_bw = 99872 
Wasted_Col = 68267 
Wasted_Row = 29035 
Idle = 783181 

BW Util Bottlenecks: 
RCDc_limit = 15324 
RCDWRc_limit = 12709 
WTRc_limit = 13317 
RTWc_limit = 51867 
CCDLc_limit = 37889 
rwq = 0 
CCDLc_limit_alone = 25226 
WTRc_limit_alone = 11911 
RTWc_limit_alone = 40610 

Commands details: 
total_CMD = 980355 
n_nop = 921318 
Read = 34564 
Write = 0 
L2_Alloc = 0 
L2_WB = 15372 
n_act = 4639 
n_pre = 4623 
n_ref = 0 
n_req = 46238 
total_req = 49936 

Dual Bus Interface Util: 
issued_total_row = 9262 
issued_total_col = 49936 
Row_Bus_Util =  0.009448 
CoL_Bus_Util = 0.050937 
Either_Row_CoL_Bus_Util = 0.060220 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002727 
queue_avg = 1.846537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=927769 n_act=4342 n_pre=4326 n_ref_event=0 n_req=40973 n_rd=30886 n_rd_L2_A=0 n_write=0 n_wr_bk=13194 bw_util=0.08993
n_activity=219098 dram_eff=0.4024
bk0: 2194a 956960i bk1: 1774a 960519i bk2: 2098a 958834i bk3: 1716a 962212i bk4: 2302a 956337i bk5: 1852a 959404i bk6: 2456a 956820i bk7: 1926a 959745i bk8: 2706a 953365i bk9: 1982a 959297i bk10: 2162a 957842i bk11: 1510a 962535i bk12: 1786a 958123i bk13: 1356a 963974i bk14: 1782a 960413i bk15: 1284a 964709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894369
Row_Buffer_Locality_read = 0.949071
Row_Buffer_Locality_write = 0.726876
Bank_Level_Parallism = 2.055996
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.169616
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089927 
total_CMD = 980355 
util_bw = 88160 
Wasted_Col = 65239 
Wasted_Row = 30133 
Idle = 796823 

BW Util Bottlenecks: 
RCDc_limit = 14784 
RCDWRc_limit = 12870 
WTRc_limit = 10638 
RTWc_limit = 42735 
CCDLc_limit = 35769 
rwq = 0 
CCDLc_limit_alone = 24192 
WTRc_limit_alone = 9512 
RTWc_limit_alone = 32284 

Commands details: 
total_CMD = 980355 
n_nop = 927769 
Read = 30886 
Write = 0 
L2_Alloc = 0 
L2_WB = 13194 
n_act = 4342 
n_pre = 4326 
n_ref = 0 
n_req = 40973 
total_req = 44080 

Dual Bus Interface Util: 
issued_total_row = 8668 
issued_total_col = 44080 
Row_Bus_Util =  0.008842 
CoL_Bus_Util = 0.044963 
Either_Row_CoL_Bus_Util = 0.053640 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003081 
queue_avg = 1.435479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43548
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 742764 -   mf: uid=3908590, sid4294967295:w4294967295, part=3, addr=0xc006fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (742664), 
Ready @ 742798 -   mf: uid=3908591, sid4294967295:w4294967295, part=3, addr=0xc003fa00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (742698), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=921257 n_act=4658 n_pre=4642 n_ref_event=0 n_req=46280 n_rd=34606 n_rd_L2_A=0 n_write=0 n_wr_bk=15370 bw_util=0.102
n_activity=229676 dram_eff=0.4352
bk0: 2194a 954542i bk1: 2128a 954103i bk2: 2082a 956713i bk3: 2056a 958283i bk4: 2320a 953238i bk5: 2334a 952037i bk6: 2472a 954394i bk7: 2436a 952819i bk8: 2718a 951028i bk9: 2726a 948820i bk10: 2146a 956362i bk11: 2018a 954276i bk12: 1780a 955160i bk13: 1756a 957899i bk14: 1764a 959131i bk15: 1676a 960900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899676
Row_Buffer_Locality_read = 0.950847
Row_Buffer_Locality_write = 0.747987
Bank_Level_Parallism = 2.308863
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.220016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101955 
total_CMD = 980355 
util_bw = 99952 
Wasted_Col = 67891 
Wasted_Row = 28845 
Idle = 783667 

BW Util Bottlenecks: 
RCDc_limit = 15249 
RCDWRc_limit = 12768 
WTRc_limit = 13002 
RTWc_limit = 51966 
CCDLc_limit = 37257 
rwq = 0 
CCDLc_limit_alone = 24850 
WTRc_limit_alone = 11669 
RTWc_limit_alone = 40892 

Commands details: 
total_CMD = 980355 
n_nop = 921257 
Read = 34606 
Write = 0 
L2_Alloc = 0 
L2_WB = 15370 
n_act = 4658 
n_pre = 4642 
n_ref = 0 
n_req = 46280 
total_req = 49976 

Dual Bus Interface Util: 
issued_total_row = 9300 
issued_total_col = 49976 
Row_Bus_Util =  0.009486 
CoL_Bus_Util = 0.050977 
Either_Row_CoL_Bus_Util = 0.060282 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.003012 
queue_avg = 1.825870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=927882 n_act=4300 n_pre=4284 n_ref_event=463904 n_req=40946 n_rd=30864 n_rd_L2_A=0 n_write=0 n_wr_bk=13185 bw_util=0.08986
n_activity=217043 dram_eff=0.4059
bk0: 1766a 960842i bk1: 2168a 956588i bk2: 1724a 963244i bk3: 2098a 958871i bk4: 1844a 959552i bk5: 2318a 954586i bk6: 1930a 960176i bk7: 2448a 956503i bk8: 1978a 958471i bk9: 2720a 953063i bk10: 1550a 961572i bk11: 2106a 957166i bk12: 1354a 963635i bk13: 1786a 957852i bk14: 1294a 965182i bk15: 1780a 961430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895350
Row_Buffer_Locality_read = 0.949650
Row_Buffer_Locality_write = 0.729121
Bank_Level_Parallism = 2.083478
Bank_Level_Parallism_Col = 2.016267
Bank_Level_Parallism_Ready = 1.156163
write_to_read_ratio_blp_rw_average = 0.496574
GrpLevelPara = 1.530453 

BW Util details:
bwutil = 0.089863 
total_CMD = 980355 
util_bw = 88098 
Wasted_Col = 65424 
Wasted_Row = 28767 
Idle = 798066 

BW Util Bottlenecks: 
RCDc_limit = 14542 
RCDWRc_limit = 12782 
WTRc_limit = 11358 
RTWc_limit = 44560 
CCDLc_limit = 36162 
rwq = 0 
CCDLc_limit_alone = 24193 
WTRc_limit_alone = 10129 
RTWc_limit_alone = 33820 

Commands details: 
total_CMD = 980355 
n_nop = 927882 
Read = 30864 
Write = 0 
L2_Alloc = 0 
L2_WB = 13185 
n_act = 4300 
n_pre = 4284 
n_ref = 463904 
n_req = 40946 
total_req = 44049 

Dual Bus Interface Util: 
issued_total_row = 8584 
issued_total_col = 44049 
Row_Bus_Util =  0.008756 
CoL_Bus_Util = 0.044932 
Either_Row_CoL_Bus_Util = 0.053524 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003049 
queue_avg = 1.490268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=980355 n_nop=922143 n_act=4306 n_pre=4290 n_ref_event=0 n_req=46099 n_rd=34444 n_rd_L2_A=0 n_write=0 n_wr_bk=15345 bw_util=0.1016
n_activity=224828 dram_eff=0.4429
bk0: 2134a 956115i bk1: 2134a 954825i bk2: 2066a 957897i bk3: 2092a 956782i bk4: 2322a 952177i bk5: 2328a 952783i bk6: 2434a 952933i bk7: 2472a 953508i bk8: 2696a 948845i bk9: 2726a 950899i bk10: 2004a 955221i bk11: 2084a 954934i bk12: 1748a 957001i bk13: 1776a 957934i bk14: 1670a 959665i bk15: 1758a 960614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906918
Row_Buffer_Locality_read = 0.955028
Row_Buffer_Locality_write = 0.764736
Bank_Level_Parallism = 2.359260
Bank_Level_Parallism_Col = 2.287309
Bank_Level_Parallism_Ready = 1.215282
write_to_read_ratio_blp_rw_average = 0.527153
GrpLevelPara = 1.719545 

BW Util details:
bwutil = 0.101573 
total_CMD = 980355 
util_bw = 99578 
Wasted_Col = 67426 
Wasted_Row = 24768 
Idle = 788583 

BW Util Bottlenecks: 
RCDc_limit = 13879 
RCDWRc_limit = 11627 
WTRc_limit = 13741 
RTWc_limit = 56676 
CCDLc_limit = 36896 
rwq = 0 
CCDLc_limit_alone = 25102 
WTRc_limit_alone = 12403 
RTWc_limit_alone = 46220 

Commands details: 
total_CMD = 980355 
n_nop = 922143 
Read = 34444 
Write = 0 
L2_Alloc = 0 
L2_WB = 15345 
n_act = 4306 
n_pre = 4290 
n_ref = 0 
n_req = 46099 
total_req = 49789 

Dual Bus Interface Util: 
issued_total_row = 8596 
issued_total_col = 49789 
Row_Bus_Util =  0.008768 
CoL_Bus_Util = 0.050787 
Either_Row_CoL_Bus_Util = 0.059378 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.002972 
queue_avg = 1.739206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96252, Miss = 17590, Miss_rate = 0.183, Pending_hits = 6756, Reservation_fails = 5029
L2_cache_bank[1]: Access = 82892, Miss = 21936, Miss_rate = 0.265, Pending_hits = 7675, Reservation_fails = 5684
L2_cache_bank[2]: Access = 101262, Miss = 21994, Miss_rate = 0.217, Pending_hits = 7774, Reservation_fails = 5317
L2_cache_bank[3]: Access = 82804, Miss = 21956, Miss_rate = 0.265, Pending_hits = 7940, Reservation_fails = 6882
L2_cache_bank[4]: Access = 82244, Miss = 22002, Miss_rate = 0.268, Pending_hits = 7509, Reservation_fails = 4674
L2_cache_bank[5]: Access = 96308, Miss = 17508, Miss_rate = 0.182, Pending_hits = 6804, Reservation_fails = 6106
L2_cache_bank[6]: Access = 82048, Miss = 22014, Miss_rate = 0.268, Pending_hits = 7597, Reservation_fails = 4747
L2_cache_bank[7]: Access = 101990, Miss = 21946, Miss_rate = 0.215, Pending_hits = 7990, Reservation_fails = 5815
L2_cache_bank[8]: Access = 95582, Miss = 17546, Miss_rate = 0.184, Pending_hits = 6593, Reservation_fails = 4761
L2_cache_bank[9]: Access = 82136, Miss = 21930, Miss_rate = 0.267, Pending_hits = 7665, Reservation_fails = 5386
L2_cache_bank[10]: Access = 101728, Miss = 21896, Miss_rate = 0.215, Pending_hits = 7739, Reservation_fails = 4909
L2_cache_bank[11]: Access = 81588, Miss = 21918, Miss_rate = 0.269, Pending_hits = 7581, Reservation_fails = 4670
L2_total_cache_accesses = 1086834
L2_total_cache_misses = 250236
L2_total_cache_miss_rate = 0.2302
L2_total_cache_pending_hits = 89623
L2_total_cache_reservation_fails = 63980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 34413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20242
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32580
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11553
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2259
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20952
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 684
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2259
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46342
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 598
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 552
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20952
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1086834
icnt_total_pkts_simt_to_mem=414510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.50751
	minimum = 5
	maximum = 45
Network latency average = 5.49371
	minimum = 5
	maximum = 45
Slowest packet = 1404946
Flit latency average = 5.72015
	minimum = 5
	maximum = 44
Slowest flit = 1499846
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132223
	minimum = 0.00424582 (at node 10)
	maximum = 0.0437646 (at node 22)
Accepted packet rate average = 0.0132223
	minimum = 0.00353819 (at node 20)
	maximum = 0.0205759 (at node 0)
Injected flit rate average = 0.0139723
	minimum = 0.00508954 (at node 10)
	maximum = 0.0437646 (at node 22)
Accepted flit rate average= 0.0139723
	minimum = 0.00408252 (at node 20)
	maximum = 0.0205759 (at node 0)
Injected packet length average = 1.05672
Accepted packet length average = 1.05672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8319 (23 samples)
	minimum = 5 (23 samples)
	maximum = 202.913 (23 samples)
Network latency average = 17.8222 (23 samples)
	minimum = 5 (23 samples)
	maximum = 199.783 (23 samples)
Flit latency average = 17.1432 (23 samples)
	minimum = 5 (23 samples)
	maximum = 199.261 (23 samples)
Fragmentation average = 0.000532387 (23 samples)
	minimum = 0 (23 samples)
	maximum = 32.8261 (23 samples)
Injected packet rate average = 0.0726782 (23 samples)
	minimum = 0.0279595 (23 samples)
	maximum = 0.184963 (23 samples)
Accepted packet rate average = 0.0726782 (23 samples)
	minimum = 0.0269017 (23 samples)
	maximum = 0.107496 (23 samples)
Injected flit rate average = 0.0775976 (23 samples)
	minimum = 0.0362921 (23 samples)
	maximum = 0.185137 (23 samples)
Accepted flit rate average = 0.0775976 (23 samples)
	minimum = 0.0364825 (23 samples)
	maximum = 0.107496 (23 samples)
Injected packet size average = 1.06769 (23 samples)
Accepted packet size average = 1.06769 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 45 sec (3225 sec)
gpgpu_simulation_rate = 42112 (inst/sec)
gpgpu_simulation_rate = 230 (cycle/sec)
gpgpu_silicon_slowdown = 3043478x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (24,24,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 23918
gpu_sim_insn = 13713408
gpu_ipc =     573.3510
gpu_tot_sim_cycle = 766625
gpu_tot_sim_insn = 149526976
gpu_tot_ipc =     195.0458
gpu_tot_issued_cta = 6320
gpu_occupancy = 78.1132% 
gpu_tot_occupancy = 36.5756% 
max_total_param_size = 0
gpu_stall_dramfull = 63383
gpu_stall_icnt2sh    = 188360
partiton_level_parallism =       1.3330
partiton_level_parallism_total  =       0.4581
partiton_level_parallism_util =       1.9461
partiton_level_parallism_util_total  =       1.8195
L2_BW  =     102.1758 GB/Sec
L2_BW_total  =      34.9440 GB/Sec
gpu_total_sim_rate=44435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2438168
	L1I_total_cache_misses = 32188
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25228
L1D_cache:
	L1D_cache_core[0]: Access = 27170, Miss = 16357, Miss_rate = 0.602, Pending_hits = 1533, Reservation_fails = 8447
	L1D_cache_core[1]: Access = 26993, Miss = 16082, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7269
	L1D_cache_core[2]: Access = 27249, Miss = 16250, Miss_rate = 0.596, Pending_hits = 1689, Reservation_fails = 8215
	L1D_cache_core[3]: Access = 26768, Miss = 16261, Miss_rate = 0.607, Pending_hits = 1741, Reservation_fails = 11932
	L1D_cache_core[4]: Access = 27376, Miss = 16034, Miss_rate = 0.586, Pending_hits = 1817, Reservation_fails = 7192
	L1D_cache_core[5]: Access = 27361, Miss = 16328, Miss_rate = 0.597, Pending_hits = 1714, Reservation_fails = 6713
	L1D_cache_core[6]: Access = 27361, Miss = 16336, Miss_rate = 0.597, Pending_hits = 1645, Reservation_fails = 8387
	L1D_cache_core[7]: Access = 27233, Miss = 16140, Miss_rate = 0.593, Pending_hits = 1542, Reservation_fails = 6477
	L1D_cache_core[8]: Access = 27617, Miss = 16239, Miss_rate = 0.588, Pending_hits = 1739, Reservation_fails = 5758
	L1D_cache_core[9]: Access = 27072, Miss = 15978, Miss_rate = 0.590, Pending_hits = 1759, Reservation_fails = 9311
	L1D_cache_core[10]: Access = 26944, Miss = 16315, Miss_rate = 0.606, Pending_hits = 1766, Reservation_fails = 10351
	L1D_cache_core[11]: Access = 27233, Miss = 16242, Miss_rate = 0.596, Pending_hits = 1653, Reservation_fails = 6738
	L1D_cache_core[12]: Access = 27105, Miss = 16370, Miss_rate = 0.604, Pending_hits = 1806, Reservation_fails = 9292
	L1D_cache_core[13]: Access = 26929, Miss = 16383, Miss_rate = 0.608, Pending_hits = 1658, Reservation_fails = 9647
	L1D_cache_core[14]: Access = 27105, Miss = 15958, Miss_rate = 0.589, Pending_hits = 1681, Reservation_fails = 7485
	L1D_total_cache_accesses = 407516
	L1D_total_cache_misses = 243273
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 25511
	L1D_total_cache_reservation_fails = 123214
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148236
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1850
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 214374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2202
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3722
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2127
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 216576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2001
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 20
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3722
ctas_completed 6320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 13842, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154283520
gpgpu_n_tot_w_icount = 4821360
gpgpu_n_stall_shd_mem = 257791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 236722
gpgpu_n_mem_write_global = 104412
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849664
gpgpu_n_store_insn = 1670592
gpgpu_n_shmem_insn = 54463296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721664
gpgpu_n_shmem_bkconflict = 53312
gpgpu_n_l1cache_bkconflict = 9535
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9535
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:943891	W0_Idle:5192593	W0_Scoreboard:5222300	W1:2528	W2:2368	W3:2208	W4:2048	W5:1888	W6:1728	W7:1568	W8:1408	W9:1248	W10:1088	W11:928	W12:768	W13:608	W14:448	W15:272	W16:261868	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2435742	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1893776 {8:236722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7517664 {72:104412,}
traffic_breakdown_coretomem[INST_ACC_R] = 80384 {8:10048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37875520 {40:946888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670592 {8:208824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1607680 {40:40192,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 263 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:77343 	18936 	16632 	26334 	57727 	51502 	25652 	6596 	1643 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	644667 	454361 	55480 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9351 	544 	134 	312222 	15056 	11219 	2256 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117689 	163143 	164153 	203747 	387970 	119040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	627 	250 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.274914 10.255591  8.954023 10.785965  8.049536 10.017291  8.350158 10.354651  7.925926  9.747549  7.835714 10.085809  9.065116  9.978182  9.902702 12.521327 
dram[1]:  9.586319 10.660000 10.973180 10.428572  9.176471  9.349463  9.140922 10.450582  8.571428  9.441805  8.726727 10.160535  9.988142  9.689046 10.701358 12.372642 
dram[2]:  9.984424  7.750799 10.469388  8.520000 10.430723  8.292994 10.492668  7.936747  9.870646  8.093294  9.918239  7.755556 10.000000  9.218010 12.230414  9.445026 
dram[3]: 10.352751  9.624183 10.295302 10.848485  9.485014  8.792000 10.801802  9.241758  9.246511  8.927230 10.746575  8.619632  9.322034  9.944664 10.925311 10.396476 
dram[4]:  8.040133 10.353896  9.214844 10.336700  8.043478  9.928775  8.382912 10.343023  7.914040  9.915422  7.992593  9.890323  9.296651 10.314607  9.671958 12.511848 
dram[5]: 11.578125 11.322464 11.705646 11.198529  9.792899 10.238938 10.119047 11.253164  8.670481 10.086514  9.418605 10.559441  9.840466 11.506330 11.183099 13.172589 
average row locality = 282574/29033 = 9.732856
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665      1008       706      1052       805      1200       807      1224       876      1363       681      1029       598       943       575       899 
dram[1]:       893      1008       954      1052      1089      1200      1118      1234      1245      1363       958      1029       835       943       791       896 
dram[2]:      1004       674      1056       704      1196       807      1232       801      1362       878      1062       648       943       597       906       566 
dram[3]:      1004       895      1056       950      1196      1097      1238      1112      1362      1250      1062       926       943       832       903       785 
dram[4]:       667      1012       708      1052       799      1204       804      1224       872      1367       671      1029       596       946       575       899 
dram[5]:       916       990       973      1030      1117      1180      1145      1202      1264      1343       959      1005       851       925       807       876 
total dram writes = 93094
bank skew: 1367/566 = 2.42
chip skew: 16611/14425 = 1.15
average mf latency per bank:
dram[0]:       6253      2594      6001      2695      5416      2489      5444      2610      4733      2597      4152      2290      3757      1742      3910      1643
dram[1]:       4637      2519      4543      2648      4459      2504      4779      2579      4225      2510      4265      2238      3710      1698      3737      1557
dram[2]:       2622      5534      2673      5687      2561      5063      2542      5328      2646      4487      2335      4125      1737      3646      1597      4031
dram[3]:       2620      4313      2617      4370      2527      3971      2524      4209      2502      3562      2278      3690      1733      3274      1562      3346
dram[4]:       6422      2563      6112      2730      5476      2530      5456      2633      4601      2555      4016      2263      3705      1706      4133      1657
dram[5]:       4381      2614      4295      2776      4099      2565      4457      2697      4086      2510      4024      2301      3581      1730      3465      1658
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       886
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:        521       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       799       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       508      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       850
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=954811 n_act=4720 n_pre=4704 n_ref_event=0 n_req=44490 n_rd=33404 n_rd_L2_A=0 n_write=0 n_wr_bk=14431 bw_util=0.09454
n_activity=235981 dram_eff=0.4054
bk0: 1896a 989686i bk1: 2446a 985875i bk2: 1786a 992789i bk3: 2266a 988872i bk4: 1978a 989256i bk5: 2568a 983769i bk6: 2014a 990404i bk7: 2620a 985767i bk8: 2104a 987982i bk9: 2942a 981438i bk10: 1666a 990643i bk11: 2264a 986521i bk12: 1488a 994177i bk13: 2030a 987019i bk14: 1386a 995125i bk15: 1950a 990859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894156
Row_Buffer_Locality_read = 0.948509
Row_Buffer_Locality_write = 0.730381
Bank_Level_Parallism = 2.102786
Bank_Level_Parallism_Col = 2.049649
Bank_Level_Parallism_Ready = 1.172078
write_to_read_ratio_blp_rw_average = 0.501223
GrpLevelPara = 1.551225 

BW Util details:
bwutil = 0.094542 
total_CMD = 1011926 
util_bw = 95670 
Wasted_Col = 70360 
Wasted_Row = 32352 
Idle = 813544 

BW Util Bottlenecks: 
RCDc_limit = 16110 
RCDWRc_limit = 14022 
WTRc_limit = 11641 
RTWc_limit = 48390 
CCDLc_limit = 39188 
rwq = 0 
CCDLc_limit_alone = 26388 
WTRc_limit_alone = 10326 
RTWc_limit_alone = 36905 

Commands details: 
total_CMD = 1011926 
n_nop = 954811 
Read = 33404 
Write = 0 
L2_Alloc = 0 
L2_WB = 14431 
n_act = 4720 
n_pre = 4704 
n_ref = 0 
n_req = 44490 
total_req = 47835 

Dual Bus Interface Util: 
issued_total_row = 9424 
issued_total_col = 47835 
Row_Bus_Util =  0.009313 
CoL_Bus_Util = 0.047271 
Either_Row_CoL_Bus_Util = 0.056442 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.002521 
queue_avg = 1.612985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 766635 -   mf: uid=4295876, sid4294967295:w4294967295, part=1, addr=0xc00b5f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766535), 
Ready @ 766686 -   mf: uid=4295879, sid4294967295:w4294967295, part=1, addr=0xc00b7700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766586), 
Ready @ 766692 -   mf: uid=4295881, sid4294967295:w4294967295, part=1, addr=0xc00b4800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766592), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=948283 n_act=5081 n_pre=5065 n_ref_event=0 n_req=49749 n_rd=37078 n_rd_L2_A=0 n_write=0 n_wr_bk=16608 bw_util=0.1061
n_activity=248246 dram_eff=0.4325
bk0: 2264a 983395i bk1: 2434a 983827i bk2: 2134a 988121i bk3: 2258a 986777i bk4: 2452a 981516i bk5: 2570a 980212i bk6: 2522a 983127i bk7: 2648a 983768i bk8: 2828a 979297i bk9: 2940a 979503i bk10: 2170a 984866i bk11: 2246a 984690i bk12: 1892a 987446i bk13: 2028a 985041i bk14: 1758a 990753i bk15: 1934a 990141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898149
Row_Buffer_Locality_read = 0.949512
Row_Buffer_Locality_write = 0.747849
Bank_Level_Parallism = 2.304495
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.223614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106107 
total_CMD = 1011926 
util_bw = 107372 
Wasted_Col = 73512 
Wasted_Row = 31820 
Idle = 799222 

BW Util Bottlenecks: 
RCDc_limit = 16802 
RCDWRc_limit = 13881 
WTRc_limit = 14355 
RTWc_limit = 55420 
CCDLc_limit = 40485 
rwq = 0 
CCDLc_limit_alone = 27028 
WTRc_limit_alone = 12845 
RTWc_limit_alone = 43473 

Commands details: 
total_CMD = 1011926 
n_nop = 948283 
Read = 37078 
Write = 0 
L2_Alloc = 0 
L2_WB = 16608 
n_act = 5081 
n_pre = 5065 
n_ref = 0 
n_req = 49749 
total_req = 53686 

Dual Bus Interface Util: 
issued_total_row = 10146 
issued_total_col = 53686 
Row_Bus_Util =  0.010026 
CoL_Bus_Util = 0.053053 
Either_Row_CoL_Bus_Util = 0.062893 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.002970 
queue_avg = 1.935370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=954771 n_act=4763 n_pre=4747 n_ref_event=0 n_req=44477 n_rd=33388 n_rd_L2_A=0 n_write=0 n_wr_bk=14436 bw_util=0.09452
n_activity=237180 dram_eff=0.4033
bk0: 2444a 985596i bk1: 1906a 989943i bk2: 2268a 988369i bk3: 1792a 992665i bk4: 2558a 984626i bk5: 1980a 988952i bk6: 2632a 986261i bk7: 2006a 990327i bk8: 2934a 981410i bk9: 2098a 988687i bk10: 2338a 986932i bk11: 1590a 992246i bk12: 2036a 987043i bk13: 1484a 994060i bk14: 1958a 990082i bk15: 1364a 995254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893226
Row_Buffer_Locality_read = 0.948185
Row_Buffer_Locality_write = 0.727748
Bank_Level_Parallism = 2.082279
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.179031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094521 
total_CMD = 1011926 
util_bw = 95648 
Wasted_Col = 70592 
Wasted_Row = 32902 
Idle = 812784 

BW Util Bottlenecks: 
RCDc_limit = 16185 
RCDWRc_limit = 14036 
WTRc_limit = 11651 
RTWc_limit = 46835 
CCDLc_limit = 38519 
rwq = 0 
CCDLc_limit_alone = 26011 
WTRc_limit_alone = 10444 
RTWc_limit_alone = 35534 

Commands details: 
total_CMD = 1011926 
n_nop = 954771 
Read = 33388 
Write = 0 
L2_Alloc = 0 
L2_WB = 14436 
n_act = 4763 
n_pre = 4747 
n_ref = 0 
n_req = 44477 
total_req = 47824 

Dual Bus Interface Util: 
issued_total_row = 9510 
issued_total_col = 47824 
Row_Bus_Util =  0.009398 
CoL_Bus_Util = 0.047260 
Either_Row_CoL_Bus_Util = 0.056481 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.003132 
queue_avg = 1.547721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 766684 -   mf: uid=4295878, sid4294967295:w4294967295, part=3, addr=0xc00b7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766584), 
Ready @ 766690 -   mf: uid=4295880, sid4294967295:w4294967295, part=3, addr=0xc00b5000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766590), 
Ready @ 766701 -   mf: uid=4295883, sid4294967295:w4294967295, part=3, addr=0xc00b6800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766601), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=948159 n_act=5121 n_pre=5105 n_ref_event=0 n_req=49801 n_rd=37126 n_rd_L2_A=0 n_write=0 n_wr_bk=16611 bw_util=0.1062
n_activity=248607 dram_eff=0.4323
bk0: 2438a 982978i bk1: 2264a 983606i bk2: 2258a 986405i bk3: 2136a 988639i bk4: 2576a 981673i bk5: 2466a 981369i bk6: 2648a 984069i bk7: 2516a 983422i bk8: 2942a 979156i bk9: 2846a 978264i bk10: 2322a 985156i bk11: 2098a 983952i bk12: 2036a 984215i bk13: 1884a 988211i bk14: 1940a 988955i bk15: 1756a 991449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897472
Row_Buffer_Locality_read = 0.949469
Row_Buffer_Locality_write = 0.745168
Bank_Level_Parallism = 2.304172
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.219023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106207 
total_CMD = 1011926 
util_bw = 107474 
Wasted_Col = 73456 
Wasted_Row = 32134 
Idle = 798862 

BW Util Bottlenecks: 
RCDc_limit = 16895 
RCDWRc_limit = 14012 
WTRc_limit = 13903 
RTWc_limit = 55649 
CCDLc_limit = 39995 
rwq = 0 
CCDLc_limit_alone = 26718 
WTRc_limit_alone = 12483 
RTWc_limit_alone = 43792 

Commands details: 
total_CMD = 1011926 
n_nop = 948159 
Read = 37126 
Write = 0 
L2_Alloc = 0 
L2_WB = 16611 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 49801 
total_req = 53737 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 53737 
Row_Bus_Util =  0.010105 
CoL_Bus_Util = 0.053104 
Either_Row_CoL_Bus_Util = 0.063015 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.003074 
queue_avg = 1.916257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91626
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=954908 n_act=4715 n_pre=4699 n_ref_event=463904 n_req=44441 n_rd=33358 n_rd_L2_A=0 n_write=0 n_wr_bk=14425 bw_util=0.09444
n_activity=234531 dram_eff=0.4075
bk0: 1890a 990388i bk1: 2422a 985252i bk2: 1806a 993401i bk3: 2262a 988255i bk4: 1972a 988916i bk5: 2574a 982939i bk6: 2018a 990844i bk7: 2616a 986176i bk8: 2088a 987769i bk9: 2948a 981396i bk10: 1638a 991122i bk11: 2274a 986006i bk12: 1482a 993610i bk13: 2038a 986745i bk14: 1382a 995589i bk15: 1948a 991167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894242
Row_Buffer_Locality_read = 0.948828
Row_Buffer_Locality_write = 0.729947
Bank_Level_Parallism = 2.116902
Bank_Level_Parallism_Col = 2.051286
Bank_Level_Parallism_Ready = 1.168975
write_to_read_ratio_blp_rw_average = 0.498764
GrpLevelPara = 1.547885 

BW Util details:
bwutil = 0.094440 
total_CMD = 1011926 
util_bw = 95566 
Wasted_Col = 70432 
Wasted_Row = 31325 
Idle = 814603 

BW Util Bottlenecks: 
RCDc_limit = 15853 
RCDWRc_limit = 13896 
WTRc_limit = 12208 
RTWc_limit = 48566 
CCDLc_limit = 39003 
rwq = 0 
CCDLc_limit_alone = 26035 
WTRc_limit_alone = 10906 
RTWc_limit_alone = 36900 

Commands details: 
total_CMD = 1011926 
n_nop = 954908 
Read = 33358 
Write = 0 
L2_Alloc = 0 
L2_WB = 14425 
n_act = 4715 
n_pre = 4699 
n_ref = 463904 
n_req = 44441 
total_req = 47783 

Dual Bus Interface Util: 
issued_total_row = 9414 
issued_total_col = 47783 
Row_Bus_Util =  0.009303 
CoL_Bus_Util = 0.047220 
Either_Row_CoL_Bus_Util = 0.056346 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.003139 
queue_avg = 1.601019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 766637 -   mf: uid=4295877, sid4294967295:w4294967295, part=5, addr=0xc00b6300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766537), 
Ready @ 766699 -   mf: uid=4295882, sid4294967295:w4294967295, part=5, addr=0xc00b7b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (766599), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1011926 n_nop=949152 n_act=4717 n_pre=4701 n_ref_event=0 n_req=49616 n_rd=36962 n_rd_L2_A=0 n_write=0 n_wr_bk=16583 bw_util=0.1058
n_activity=243019 dram_eff=0.4407
bk0: 2262a 985400i bk1: 2380a 983294i bk2: 2154a 988026i bk3: 2260a 986447i bk4: 2458a 980959i bk5: 2584a 980842i bk6: 2522a 983135i bk7: 2640a 983696i bk8: 2816a 978433i bk9: 2950a 979039i bk10: 2092a 984667i bk11: 2252a 984186i bk12: 1876a 986615i bk13: 2032a 987346i bk14: 1758a 990288i bk15: 1926a 990514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905232
Row_Buffer_Locality_read = 0.954115
Row_Buffer_Locality_write = 0.762447
Bank_Level_Parallism = 2.366030
Bank_Level_Parallism_Col = 2.294002
Bank_Level_Parallism_Ready = 1.217209
write_to_read_ratio_blp_rw_average = 0.528251
GrpLevelPara = 1.724740 

BW Util details:
bwutil = 0.105828 
total_CMD = 1011926 
util_bw = 107090 
Wasted_Col = 73093 
Wasted_Row = 27126 
Idle = 804617 

BW Util Bottlenecks: 
RCDc_limit = 15225 
RCDWRc_limit = 12793 
WTRc_limit = 14898 
RTWc_limit = 61524 
CCDLc_limit = 39779 
rwq = 0 
CCDLc_limit_alone = 27093 
WTRc_limit_alone = 13466 
RTWc_limit_alone = 50270 

Commands details: 
total_CMD = 1011926 
n_nop = 949152 
Read = 36962 
Write = 0 
L2_Alloc = 0 
L2_WB = 16583 
n_act = 4717 
n_pre = 4701 
n_ref = 0 
n_req = 49616 
total_req = 53545 

Dual Bus Interface Util: 
issued_total_row = 9418 
issued_total_col = 53545 
Row_Bus_Util =  0.009307 
CoL_Bus_Util = 0.052914 
Either_Row_CoL_Bus_Util = 0.062034 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.003011 
queue_avg = 1.825922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82592

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101280, Miss = 18698, Miss_rate = 0.185, Pending_hits = 7109, Reservation_fails = 5037
L2_cache_bank[1]: Access = 92388, Miss = 24116, Miss_rate = 0.261, Pending_hits = 8295, Reservation_fails = 5702
L2_cache_bank[2]: Access = 113762, Miss = 23110, Miss_rate = 0.203, Pending_hits = 8077, Reservation_fails = 5326
L2_cache_bank[3]: Access = 92020, Miss = 24136, Miss_rate = 0.262, Pending_hits = 8664, Reservation_fails = 6899
L2_cache_bank[4]: Access = 92080, Miss = 24214, Miss_rate = 0.263, Pending_hits = 8172, Reservation_fails = 4697
L2_cache_bank[5]: Access = 101116, Miss = 18592, Miss_rate = 0.184, Pending_hits = 7183, Reservation_fails = 6358
L2_cache_bank[6]: Access = 91576, Miss = 24226, Miss_rate = 0.265, Pending_hits = 8381, Reservation_fails = 4760
L2_cache_bank[7]: Access = 114334, Miss = 23038, Miss_rate = 0.201, Pending_hits = 8302, Reservation_fails = 6021
L2_cache_bank[8]: Access = 100274, Miss = 18650, Miss_rate = 0.186, Pending_hits = 6934, Reservation_fails = 4768
L2_cache_bank[9]: Access = 92020, Miss = 24114, Miss_rate = 0.262, Pending_hits = 8332, Reservation_fails = 5511
L2_cache_bank[10]: Access = 113948, Miss = 23016, Miss_rate = 0.202, Pending_hits = 8037, Reservation_fails = 4914
L2_cache_bank[11]: Access = 91136, Miss = 24098, Miss_rate = 0.264, Pending_hits = 8329, Reservation_fails = 4687
L2_total_cache_accesses = 1195934
L2_total_cache_misses = 270008
L2_total_cache_miss_rate = 0.2258
L2_total_cache_pending_hits = 95815
L2_total_cache_reservation_fails = 64680
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5960
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 540
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 540
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1195934
icnt_total_pkts_simt_to_mem=455609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.2773
	minimum = 5
	maximum = 223
Network latency average = 52.5506
	minimum = 5
	maximum = 209
Slowest packet = 1408686
Flit latency average = 49.6046
	minimum = 5
	maximum = 209
Slowest flit = 1617020
Fragmentation average = 0.00149663
	minimum = 0
	maximum = 71
Injected packet rate average = 0.218312
	minimum = 0.0834518 (at node 9)
	maximum = 0.522619 (at node 17)
Accepted packet rate average = 0.218312
	minimum = 0.0597458 (at node 23)
	maximum = 0.325947 (at node 3)
Injected flit rate average = 0.232583
	minimum = 0.108203 (at node 9)
	maximum = 0.522619 (at node 17)
Accepted flit rate average= 0.232583
	minimum = 0.0811523 (at node 23)
	maximum = 0.325947 (at node 3)
Injected packet length average = 1.06537
Accepted packet length average = 1.06537
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3921 (24 samples)
	minimum = 5 (24 samples)
	maximum = 203.75 (24 samples)
Network latency average = 19.2692 (24 samples)
	minimum = 5 (24 samples)
	maximum = 200.167 (24 samples)
Flit latency average = 18.4958 (24 samples)
	minimum = 5 (24 samples)
	maximum = 199.667 (24 samples)
Fragmentation average = 0.000572564 (24 samples)
	minimum = 0 (24 samples)
	maximum = 34.4167 (24 samples)
Injected packet rate average = 0.0787463 (24 samples)
	minimum = 0.0302717 (24 samples)
	maximum = 0.199032 (24 samples)
Accepted packet rate average = 0.0787463 (24 samples)
	minimum = 0.0282702 (24 samples)
	maximum = 0.116599 (24 samples)
Injected flit rate average = 0.0840554 (24 samples)
	minimum = 0.0392884 (24 samples)
	maximum = 0.199198 (24 samples)
Accepted flit rate average = 0.0840554 (24 samples)
	minimum = 0.0383437 (24 samples)
	maximum = 0.116599 (24 samples)
Injected packet size average = 1.06742 (24 samples)
Accepted packet size average = 1.06742 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 5 sec (3365 sec)
gpgpu_simulation_rate = 44435 (inst/sec)
gpgpu_simulation_rate = 227 (cycle/sec)
gpgpu_silicon_slowdown = 3083700x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
kernel_stream_id = 61656
gpu_sim_cycle = 30031
gpu_sim_insn = 19880
gpu_ipc =       0.6620
gpu_tot_sim_cycle = 796656
gpu_tot_sim_insn = 149546856
gpu_tot_ipc =     187.7182
gpu_tot_issued_cta = 6321
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.4481% 
max_total_param_size = 0
gpu_stall_dramfull = 63383
gpu_stall_icnt2sh    = 188360
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4409
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8193
L2_BW  =       0.1059 GB/Sec
L2_BW_total  =      33.6307 GB/Sec
gpu_total_sim_rate=43097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2439840
	L1I_total_cache_misses = 32200
	L1I_total_cache_miss_rate = 0.0132
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25228
L1D_cache:
	L1D_cache_core[0]: Access = 27170, Miss = 16357, Miss_rate = 0.602, Pending_hits = 1533, Reservation_fails = 8447
	L1D_cache_core[1]: Access = 26993, Miss = 16082, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7269
	L1D_cache_core[2]: Access = 27249, Miss = 16250, Miss_rate = 0.596, Pending_hits = 1689, Reservation_fails = 8215
	L1D_cache_core[3]: Access = 26768, Miss = 16261, Miss_rate = 0.607, Pending_hits = 1741, Reservation_fails = 11932
	L1D_cache_core[4]: Access = 27376, Miss = 16034, Miss_rate = 0.586, Pending_hits = 1817, Reservation_fails = 7192
	L1D_cache_core[5]: Access = 27392, Miss = 16344, Miss_rate = 0.597, Pending_hits = 1714, Reservation_fails = 6713
	L1D_cache_core[6]: Access = 27361, Miss = 16336, Miss_rate = 0.597, Pending_hits = 1645, Reservation_fails = 8387
	L1D_cache_core[7]: Access = 27233, Miss = 16140, Miss_rate = 0.593, Pending_hits = 1542, Reservation_fails = 6477
	L1D_cache_core[8]: Access = 27617, Miss = 16239, Miss_rate = 0.588, Pending_hits = 1739, Reservation_fails = 5758
	L1D_cache_core[9]: Access = 27072, Miss = 15978, Miss_rate = 0.590, Pending_hits = 1759, Reservation_fails = 9311
	L1D_cache_core[10]: Access = 26944, Miss = 16315, Miss_rate = 0.606, Pending_hits = 1766, Reservation_fails = 10351
	L1D_cache_core[11]: Access = 27233, Miss = 16242, Miss_rate = 0.596, Pending_hits = 1653, Reservation_fails = 6738
	L1D_cache_core[12]: Access = 27105, Miss = 16370, Miss_rate = 0.604, Pending_hits = 1806, Reservation_fails = 9292
	L1D_cache_core[13]: Access = 26929, Miss = 16383, Miss_rate = 0.608, Pending_hits = 1658, Reservation_fails = 9647
	L1D_cache_core[14]: Access = 27105, Miss = 15958, Miss_rate = 0.589, Pending_hits = 1681, Reservation_fails = 7485
	L1D_total_cache_accesses = 407547
	L1D_total_cache_misses = 243289
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 25511
	L1D_total_cache_reservation_fails = 123214
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 148242
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31917
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530030
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9912
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7146
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6219
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 31917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23186
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 539942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 25808
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5922
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7146
ctas_completed 6321, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20409, 13842, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 154377888
gpgpu_n_tot_w_icount = 4824309
gpgpu_n_stall_shd_mem = 258295
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 236738
gpgpu_n_mem_write_global = 104427
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4849920
gpgpu_n_store_insn = 1670832
gpgpu_n_shmem_insn = 54467992
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4721760
gpgpu_n_shmem_bkconflict = 53816
gpgpu_n_l1cache_bkconflict = 9535
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 53816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9535
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:943891	W0_Idle:5227622	W0_Scoreboard:5244382	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:262179	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4538388
single_issue_nums: WS0:2438691	WS1:2385618	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1893904 {8:236738,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7518744 {72:104427,}
traffic_breakdown_coretomem[INST_ACC_R] = 80480 {8:10060,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37878080 {40:946952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1670832 {8:208854,}
traffic_breakdown_memtocore[INST_ACC_R] = 1609600 {40:40240,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 263 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:77395 	18942 	16632 	26334 	57806 	51502 	25652 	6596 	1643 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	644697 	454425 	55480 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9363 	544 	134 	312253 	15056 	11219 	2256 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117783 	163143 	164153 	203747 	387970 	119040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	629 	263 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.274914 10.255591  8.954023 10.785965  8.049536 10.017291  8.350158 10.354651  7.925926  9.747549  7.835714  9.796825  9.065116  9.978182  9.902702 12.521327 
dram[1]:  9.581169 10.660000 10.973180 10.428572  9.176471  9.349463  9.140922 10.450582  8.571428  9.441805  8.726727 10.160535  9.992095  9.689046 10.701358 12.328638 
dram[2]:  9.978261  7.750799 10.469388  8.520000 10.430723  8.292994 10.492668  7.936747  9.870646  8.093294  9.692073  7.755556  9.971014  9.218010 12.230414  9.445026 
dram[3]: 10.345161  9.624183 10.295302 10.848485  9.485014  8.792000 10.801802  9.241758  9.246511  8.927230 10.746575  8.619632  9.297297  9.944664 10.937759 10.396476 
dram[4]:  8.040000 10.353896  9.214844 10.336700  8.043478  9.928775  8.382912 10.343023  7.914040  9.915422  7.992593  9.659375  9.261905 10.314607  9.671958 12.511848 
dram[5]: 11.564202 11.322464 11.705646 11.198529  9.792899 10.238938 10.119047 11.253164  8.670481 10.086514  9.418605 10.559441  9.806202 11.510549 11.183099 13.182741 
average row locality = 282711/29075 = 9.723508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665      1008       706      1052       805      1200       807      1224       876      1363       681      1035       598       943       575       899 
dram[1]:       893      1008       954      1052      1089      1200      1118      1234      1245      1363       958      1029       836       943       791       899 
dram[2]:      1004       674      1056       704      1196       807      1232       801      1362       878      1067       648       946       597       906       566 
dram[3]:      1004       895      1056       950      1196      1097      1238      1112      1362      1250      1062       926       946       832       906       785 
dram[4]:       667      1012       708      1052       799      1204       804      1224       872      1367       671      1034       599       946       575       899 
dram[5]:       916       990       973      1030      1117      1180      1145      1202      1264      1343       959      1005       853       926       807       878 
total dram writes = 93131
bank skew: 1367/566 = 2.42
chip skew: 16617/14433 = 1.15
average mf latency per bank:
dram[0]:       6253      2594      6001      2695      5416      2489      5444      2610      4733      2597      4152      2284      3757      1742      3910      1643
dram[1]:       4637      2519      4543      2648      4459      2504      4779      2579      4225      2510      4265      2238      3705      1698      3737      1551
dram[2]:       2622      5534      2673      5687      2561      5063      2542      5328      2646      4487      2330      4125      1731      3646      1597      4031
dram[3]:       2620      4313      2617      4370      2527      3971      2524      4209      2502      3562      2278      3690      1728      3274      1557      3346
dram[4]:       6422      2563      6112      2730      5476      2530      5456      2633      4601      2555      4016      2258      3687      1706      4133      1657
dram[5]:       4381      2614      4295      2776      4099      2565      4457      2697      4086      2510      4024      2301      3572      1728      3465      1654
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       886
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:        521       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       799       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       508      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       850
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=994397 n_act=4732 n_pre=4716 n_ref_event=0 n_req=44520 n_rd=33428 n_rd_L2_A=0 n_write=0 n_wr_bk=14437 bw_util=0.09104
n_activity=236533 dram_eff=0.4047
bk0: 1896a 1029326i bk1: 2446a 1025515i bk2: 1786a 1032429i bk3: 2266a 1028512i bk4: 1978a 1028896i bk5: 2568a 1023409i bk6: 2014a 1030044i bk7: 2620a 1025407i bk8: 2104a 1027628i bk9: 2942a 1021084i bk10: 1666a 1030289i bk11: 2288a 1025831i bk12: 1488a 1033805i bk13: 2030a 1026653i bk14: 1386a 1034759i bk15: 1950a 1030493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893958
Row_Buffer_Locality_read = 0.948367
Row_Buffer_Locality_write = 0.729986
Bank_Level_Parallism = 2.100752
Bank_Level_Parallism_Col = 2.048532
Bank_Level_Parallism_Ready = 1.171971
write_to_read_ratio_blp_rw_average = 0.500956
GrpLevelPara = 1.550638 

BW Util details:
bwutil = 0.091036 
total_CMD = 1051566 
util_bw = 95730 
Wasted_Col = 70492 
Wasted_Row = 32526 
Idle = 852818 

BW Util Bottlenecks: 
RCDc_limit = 16182 
RCDWRc_limit = 14064 
WTRc_limit = 11641 
RTWc_limit = 48390 
CCDLc_limit = 39206 
rwq = 0 
CCDLc_limit_alone = 26406 
WTRc_limit_alone = 10326 
RTWc_limit_alone = 36905 

Commands details: 
total_CMD = 1051566 
n_nop = 994397 
Read = 33428 
Write = 0 
L2_Alloc = 0 
L2_WB = 14437 
n_act = 4732 
n_pre = 4716 
n_ref = 0 
n_req = 44520 
total_req = 47865 

Dual Bus Interface Util: 
issued_total_row = 9448 
issued_total_col = 47865 
Row_Bus_Util =  0.008985 
CoL_Bus_Util = 0.045518 
Either_Row_CoL_Bus_Util = 0.054366 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.002519 
queue_avg = 1.552778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=987907 n_act=5083 n_pre=5067 n_ref_event=0 n_req=49761 n_rd=37086 n_rd_L2_A=0 n_write=0 n_wr_bk=16612 bw_util=0.1021
n_activity=248390 dram_eff=0.4324
bk0: 2272a 1022998i bk1: 2434a 1023464i bk2: 2134a 1027759i bk3: 2258a 1026417i bk4: 2452a 1021156i bk5: 2570a 1019852i bk6: 2522a 1022767i bk7: 2648a 1023408i bk8: 2828a 1018937i bk9: 2940a 1019143i bk10: 2170a 1024506i bk11: 2246a 1024330i bk12: 1892a 1027086i bk13: 2028a 1024682i bk14: 1758a 1030394i bk15: 1934a 1029763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898133
Row_Buffer_Locality_read = 0.949496
Row_Buffer_Locality_write = 0.747850
Bank_Level_Parallism = 2.304089
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.223564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102130 
total_CMD = 1051566 
util_bw = 107396 
Wasted_Col = 73537 
Wasted_Row = 31842 
Idle = 838791 

BW Util Bottlenecks: 
RCDc_limit = 16814 
RCDWRc_limit = 13888 
WTRc_limit = 14356 
RTWc_limit = 55420 
CCDLc_limit = 40491 
rwq = 0 
CCDLc_limit_alone = 27034 
WTRc_limit_alone = 12846 
RTWc_limit_alone = 43473 

Commands details: 
total_CMD = 1051566 
n_nop = 987907 
Read = 37086 
Write = 0 
L2_Alloc = 0 
L2_WB = 16612 
n_act = 5083 
n_pre = 5067 
n_ref = 0 
n_req = 49761 
total_req = 53698 

Dual Bus Interface Util: 
issued_total_row = 10150 
issued_total_col = 53698 
Row_Bus_Util =  0.009652 
CoL_Bus_Util = 0.051065 
Either_Row_CoL_Bus_Util = 0.060537 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.002969 
queue_avg = 1.862485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=994351 n_act=4775 n_pre=4759 n_ref_event=0 n_req=44512 n_rd=33416 n_rd_L2_A=0 n_write=0 n_wr_bk=14444 bw_util=0.09103
n_activity=237746 dram_eff=0.4026
bk0: 2452a 1025200i bk1: 1906a 1029580i bk2: 2268a 1028008i bk3: 1792a 1032304i bk4: 2558a 1024266i bk5: 1980a 1028593i bk6: 2632a 1025903i bk7: 2006a 1029974i bk8: 2934a 1021057i bk9: 2098a 1028334i bk10: 2358a 1026298i bk11: 1590a 1031877i bk12: 2036a 1026654i bk13: 1484a 1033693i bk14: 1958a 1029715i bk15: 1364a 1034892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893040
Row_Buffer_Locality_read = 0.948049
Row_Buffer_Locality_write = 0.727379
Bank_Level_Parallism = 2.080336
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.178897
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091026 
total_CMD = 1051566 
util_bw = 95720 
Wasted_Col = 70727 
Wasted_Row = 33061 
Idle = 852058 

BW Util Bottlenecks: 
RCDc_limit = 16257 
RCDWRc_limit = 14078 
WTRc_limit = 11652 
RTWc_limit = 46842 
CCDLc_limit = 38540 
rwq = 0 
CCDLc_limit_alone = 26032 
WTRc_limit_alone = 10445 
RTWc_limit_alone = 35541 

Commands details: 
total_CMD = 1051566 
n_nop = 994351 
Read = 33416 
Write = 0 
L2_Alloc = 0 
L2_WB = 14444 
n_act = 4775 
n_pre = 4759 
n_ref = 0 
n_req = 44512 
total_req = 47860 

Dual Bus Interface Util: 
issued_total_row = 9534 
issued_total_col = 47860 
Row_Bus_Util =  0.009066 
CoL_Bus_Util = 0.045513 
Either_Row_CoL_Bus_Util = 0.054409 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.003129 
queue_avg = 1.489950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=987781 n_act=5123 n_pre=5107 n_ref_event=0 n_req=49814 n_rd=37134 n_rd_L2_A=0 n_write=0 n_wr_bk=16617 bw_util=0.1022
n_activity=248743 dram_eff=0.4322
bk0: 2446a 1022583i bk1: 2264a 1023243i bk2: 2258a 1026043i bk3: 2136a 1028277i bk4: 2576a 1021312i bk5: 2466a 1021009i bk6: 2648a 1023710i bk7: 2516a 1023063i bk8: 2942a 1018797i bk9: 2846a 1017905i bk10: 2322a 1024798i bk11: 2098a 1023594i bk12: 2036a 1023832i bk13: 1884a 1027850i bk14: 1940a 1028594i bk15: 1756a 1031088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897459
Row_Buffer_Locality_read = 0.949453
Row_Buffer_Locality_write = 0.745189
Bank_Level_Parallism = 2.303824
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.218966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.102230 
total_CMD = 1051566 
util_bw = 107502 
Wasted_Col = 73481 
Wasted_Row = 32148 
Idle = 838435 

BW Util Bottlenecks: 
RCDc_limit = 16907 
RCDWRc_limit = 14019 
WTRc_limit = 13903 
RTWc_limit = 55656 
CCDLc_limit = 40001 
rwq = 0 
CCDLc_limit_alone = 26724 
WTRc_limit_alone = 12483 
RTWc_limit_alone = 43799 

Commands details: 
total_CMD = 1051566 
n_nop = 987781 
Read = 37134 
Write = 0 
L2_Alloc = 0 
L2_WB = 16617 
n_act = 5123 
n_pre = 5107 
n_ref = 0 
n_req = 49814 
total_req = 53751 

Dual Bus Interface Util: 
issued_total_row = 10230 
issued_total_col = 53751 
Row_Bus_Util =  0.009728 
CoL_Bus_Util = 0.051115 
Either_Row_CoL_Bus_Util = 0.060657 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.003073 
queue_avg = 1.844092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=994488 n_act=4727 n_pre=4711 n_ref_event=463904 n_req=44476 n_rd=33386 n_rd_L2_A=0 n_write=0 n_wr_bk=14433 bw_util=0.09095
n_activity=235097 dram_eff=0.4068
bk0: 1898a 1029993i bk1: 2422a 1024889i bk2: 1806a 1033039i bk3: 2262a 1027893i bk4: 1972a 1028555i bk5: 2574a 1022579i bk6: 2018a 1030485i bk7: 2616a 1025817i bk8: 2088a 1027415i bk9: 2948a 1021043i bk10: 1638a 1030770i bk11: 2294a 1025373i bk12: 1482a 1033217i bk13: 2038a 1026378i bk14: 1382a 1035222i bk15: 1948a 1030801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894055
Row_Buffer_Locality_read = 0.948691
Row_Buffer_Locality_write = 0.729576
Bank_Level_Parallism = 2.114877
Bank_Level_Parallism_Col = 2.050088
Bank_Level_Parallism_Ready = 1.168849
write_to_read_ratio_blp_rw_average = 0.498487
GrpLevelPara = 1.547261 

BW Util details:
bwutil = 0.090948 
total_CMD = 1051566 
util_bw = 95638 
Wasted_Col = 70567 
Wasted_Row = 31484 
Idle = 853877 

BW Util Bottlenecks: 
RCDc_limit = 15925 
RCDWRc_limit = 13938 
WTRc_limit = 12208 
RTWc_limit = 48573 
CCDLc_limit = 39024 
rwq = 0 
CCDLc_limit_alone = 26056 
WTRc_limit_alone = 10906 
RTWc_limit_alone = 36907 

Commands details: 
total_CMD = 1051566 
n_nop = 994488 
Read = 33386 
Write = 0 
L2_Alloc = 0 
L2_WB = 14433 
n_act = 4727 
n_pre = 4711 
n_ref = 463904 
n_req = 44476 
total_req = 47819 

Dual Bus Interface Util: 
issued_total_row = 9438 
issued_total_col = 47819 
Row_Bus_Util =  0.008975 
CoL_Bus_Util = 0.045474 
Either_Row_CoL_Bus_Util = 0.054279 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.003136 
queue_avg = 1.541235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051566 n_nop=988775 n_act=4719 n_pre=4703 n_ref_event=0 n_req=49628 n_rd=36970 n_rd_L2_A=0 n_write=0 n_wr_bk=16588 bw_util=0.1019
n_activity=243147 dram_eff=0.4405
bk0: 2270a 1025005i bk1: 2380a 1022931i bk2: 2154a 1027664i bk3: 2260a 1026086i bk4: 2458a 1020598i bk5: 2584a 1020482i bk6: 2522a 1022775i bk7: 2640a 1023337i bk8: 2816a 1018074i bk9: 2950a 1018680i bk10: 2092a 1024308i bk11: 2252a 1023828i bk12: 1876a 1026232i bk13: 2032a 1026985i bk14: 1758a 1029927i bk15: 1926a 1030154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905215
Row_Buffer_Locality_read = 0.954098
Row_Buffer_Locality_write = 0.762443
Bank_Level_Parallism = 2.365665
Bank_Level_Parallism_Col = 2.293679
Bank_Level_Parallism_Ready = 1.217157
write_to_read_ratio_blp_rw_average = 0.528195
GrpLevelPara = 1.724559 

BW Util details:
bwutil = 0.101863 
total_CMD = 1051566 
util_bw = 107116 
Wasted_Col = 73119 
Wasted_Row = 27139 
Idle = 844192 

BW Util Bottlenecks: 
RCDc_limit = 15237 
RCDWRc_limit = 12800 
WTRc_limit = 14898 
RTWc_limit = 61531 
CCDLc_limit = 39786 
rwq = 0 
CCDLc_limit_alone = 27100 
WTRc_limit_alone = 13466 
RTWc_limit_alone = 50277 

Commands details: 
total_CMD = 1051566 
n_nop = 988775 
Read = 36970 
Write = 0 
L2_Alloc = 0 
L2_WB = 16588 
n_act = 4719 
n_pre = 4703 
n_ref = 0 
n_req = 49628 
total_req = 53558 

Dual Bus Interface Util: 
issued_total_row = 9422 
issued_total_col = 53558 
Row_Bus_Util =  0.008960 
CoL_Bus_Util = 0.050932 
Either_Row_CoL_Bus_Util = 0.059712 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.003010 
queue_avg = 1.757164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101288, Miss = 18698, Miss_rate = 0.185, Pending_hits = 7109, Reservation_fails = 5037
L2_cache_bank[1]: Access = 92422, Miss = 24140, Miss_rate = 0.261, Pending_hits = 8295, Reservation_fails = 5702
L2_cache_bank[2]: Access = 113770, Miss = 23118, Miss_rate = 0.203, Pending_hits = 8077, Reservation_fails = 5326
L2_cache_bank[3]: Access = 92020, Miss = 24136, Miss_rate = 0.262, Pending_hits = 8664, Reservation_fails = 6899
L2_cache_bank[4]: Access = 92118, Miss = 24242, Miss_rate = 0.263, Pending_hits = 8172, Reservation_fails = 4697
L2_cache_bank[5]: Access = 101116, Miss = 18592, Miss_rate = 0.184, Pending_hits = 7183, Reservation_fails = 6358
L2_cache_bank[6]: Access = 91584, Miss = 24234, Miss_rate = 0.265, Pending_hits = 8381, Reservation_fails = 4760
L2_cache_bank[7]: Access = 114334, Miss = 23038, Miss_rate = 0.201, Pending_hits = 8302, Reservation_fails = 6021
L2_cache_bank[8]: Access = 100282, Miss = 18658, Miss_rate = 0.186, Pending_hits = 6934, Reservation_fails = 4768
L2_cache_bank[9]: Access = 92050, Miss = 24134, Miss_rate = 0.262, Pending_hits = 8332, Reservation_fails = 5511
L2_cache_bank[10]: Access = 113956, Miss = 23024, Miss_rate = 0.202, Pending_hits = 8037, Reservation_fails = 4914
L2_cache_bank[11]: Access = 91136, Miss = 24098, Miss_rate = 0.264, Pending_hits = 8329, Reservation_fails = 4687
L2_total_cache_accesses = 1196076
L2_total_cache_misses = 270112
L2_total_cache_miss_rate = 0.2258
L2_total_cache_pending_hits = 95815
L2_total_cache_reservation_fails = 64680
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 34461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 20242
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11561
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2259
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 238
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20952
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 714
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2259
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 209392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46372
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 598
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 552
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 20952
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1196076
icnt_total_pkts_simt_to_mem=455667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1547267
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1651543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228159
	minimum = 0 (at node 0)
	maximum = 0.00143185 (at node 5)
Accepted packet rate average = 0.000228159
	minimum = 0 (at node 0)
	maximum = 0.00472845 (at node 5)
Injected flit rate average = 0.000246659
	minimum = 0 (at node 0)
	maximum = 0.00193134 (at node 5)
Accepted flit rate average= 0.000246659
	minimum = 0 (at node 0)
	maximum = 0.00472845 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.7885 (25 samples)
	minimum = 5 (25 samples)
	maximum = 196.08 (25 samples)
Network latency average = 18.7017 (25 samples)
	minimum = 5 (25 samples)
	maximum = 192.4 (25 samples)
Flit latency average = 17.956 (25 samples)
	minimum = 5 (25 samples)
	maximum = 191.88 (25 samples)
Fragmentation average = 0.000549662 (25 samples)
	minimum = 0 (25 samples)
	maximum = 33.04 (25 samples)
Injected packet rate average = 0.0756055 (25 samples)
	minimum = 0.0290608 (25 samples)
	maximum = 0.191128 (25 samples)
Accepted packet rate average = 0.0756055 (25 samples)
	minimum = 0.0271394 (25 samples)
	maximum = 0.112124 (25 samples)
Injected flit rate average = 0.080703 (25 samples)
	minimum = 0.0377168 (25 samples)
	maximum = 0.191308 (25 samples)
Accepted flit rate average = 0.080703 (25 samples)
	minimum = 0.03681 (25 samples)
	maximum = 0.112124 (25 samples)
Injected packet size average = 1.06742 (25 samples)
Accepted packet size average = 1.06742 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 50 sec (3470 sec)
gpgpu_simulation_rate = 43097 (inst/sec)
gpgpu_simulation_rate = 229 (cycle/sec)
gpgpu_silicon_slowdown = 3056768x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (23,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 32933
gpu_sim_insn = 452640
gpu_ipc =      13.7443
gpu_tot_sim_cycle = 829589
gpu_tot_sim_insn = 149999496
gpu_tot_ipc =     180.8118
gpu_tot_issued_cta = 6344
gpu_occupancy = 3.1945% 
gpu_tot_occupancy = 34.5425% 
max_total_param_size = 0
gpu_stall_dramfull = 63383
gpu_stall_icnt2sh    = 188360
partiton_level_parallism =       0.0863
partiton_level_parallism_total  =       0.4268
partiton_level_parallism_util =       1.1163
partiton_level_parallism_util_total  =       1.8102
L2_BW  =       6.7622 GB/Sec
L2_BW_total  =      32.5641 GB/Sec
gpu_total_sim_rate=42040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2453870
	L1I_total_cache_misses = 33896
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25228
L1D_cache:
	L1D_cache_core[0]: Access = 27249, Miss = 16405, Miss_rate = 0.602, Pending_hits = 1533, Reservation_fails = 8447
	L1D_cache_core[1]: Access = 27072, Miss = 16130, Miss_rate = 0.596, Pending_hits = 1768, Reservation_fails = 7269
	L1D_cache_core[2]: Access = 27328, Miss = 16298, Miss_rate = 0.596, Pending_hits = 1689, Reservation_fails = 8215
	L1D_cache_core[3]: Access = 26847, Miss = 16309, Miss_rate = 0.607, Pending_hits = 1741, Reservation_fails = 11932
	L1D_cache_core[4]: Access = 27455, Miss = 16082, Miss_rate = 0.586, Pending_hits = 1817, Reservation_fails = 7192
	L1D_cache_core[5]: Access = 27471, Miss = 16392, Miss_rate = 0.597, Pending_hits = 1714, Reservation_fails = 6713
	L1D_cache_core[6]: Access = 27519, Miss = 16400, Miss_rate = 0.596, Pending_hits = 1653, Reservation_fails = 8387
	L1D_cache_core[7]: Access = 27391, Miss = 16228, Miss_rate = 0.592, Pending_hits = 1550, Reservation_fails = 6477
	L1D_cache_core[8]: Access = 27775, Miss = 16327, Miss_rate = 0.588, Pending_hits = 1755, Reservation_fails = 5758
	L1D_cache_core[9]: Access = 27230, Miss = 16058, Miss_rate = 0.590, Pending_hits = 1767, Reservation_fails = 9311
	L1D_cache_core[10]: Access = 27102, Miss = 16395, Miss_rate = 0.605, Pending_hits = 1782, Reservation_fails = 10351
	L1D_cache_core[11]: Access = 27391, Miss = 16322, Miss_rate = 0.596, Pending_hits = 1661, Reservation_fails = 6738
	L1D_cache_core[12]: Access = 27263, Miss = 16450, Miss_rate = 0.603, Pending_hits = 1822, Reservation_fails = 9292
	L1D_cache_core[13]: Access = 27087, Miss = 16463, Miss_rate = 0.608, Pending_hits = 1666, Reservation_fails = 9647
	L1D_cache_core[14]: Access = 27184, Miss = 16006, Miss_rate = 0.589, Pending_hits = 1681, Reservation_fails = 7485
	L1D_total_cache_accesses = 409364
	L1D_total_cache_misses = 244265
	L1D_total_cache_miss_rate = 0.5967
	L1D_total_cache_pending_hits = 25599
	L1D_total_cache_reservation_fails = 123214
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 148449
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1938
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14031
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 226708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3898
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3722
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2654
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9929
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 230606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 13425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2001
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 20
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3722
ctas_completed 6344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
21615, 13842, 7812, 7812, 7812, 7812, 7812, 7812, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7719, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7626, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7347, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 
gpgpu_n_tot_thrd_icount = 155265504
gpgpu_n_tot_w_icount = 4852047
gpgpu_n_stall_shd_mem = 263447
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237698
gpgpu_n_mem_write_global = 105140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4867584
gpgpu_n_store_insn = 1682240
gpgpu_n_shmem_insn = 54614456
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4726176
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 9535
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9535
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:948763	W0_Idle:5837642	W0_Scoreboard:5588936	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4539009
single_issue_nums: WS0:2456781	WS1:2395266	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1901584 {8:237698,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7570080 {72:105140,}
traffic_breakdown_coretomem[INST_ACC_R] = 89832 {8:11229,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38031680 {40:950792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1682240 {8:210280,}
traffic_breakdown_memtocore[INST_ACC_R] = 1796640 {40:44916,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 263 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:78355 	19076 	16650 	26371 	58699 	51616 	25668 	6596 	1643 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	648589 	455799 	55480 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10482 	588 	140 	313861 	15121 	11219 	2256 	399 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	122441 	163751 	164153 	203747 	387970 	119040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	659 	270 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.301370 10.036254  8.954023 10.554054  8.049536  9.890757  8.350158 10.117647  7.925926  9.553444  7.668965  9.357988  8.958715  9.681507  9.902702 11.850221 
dram[1]:  9.659091 10.730897 10.973180 10.428572  9.176471  9.349463  9.140922 10.450582  8.571428  9.441805  8.559767  9.666667  9.894531  9.482759 10.701358 12.328638 
dram[2]:  9.698831  7.751592 10.305921  8.520000 10.212210  8.292994 10.233803  7.936747  9.665060  8.093294  9.123249  7.549645  9.574325  9.183962 11.613734  9.445026 
dram[3]: 10.422581  9.671010 10.295302 10.848485  9.485014  8.792000 10.801802  9.241758  9.246511  8.927230 10.250000  8.417160  9.132450  9.882353 10.937759 10.396476 
dram[4]:  8.066667 10.101227  9.214844 10.179153  8.043478  9.806094  8.382912 10.120448  7.914040  9.708434  7.814286  9.068571  9.183962 10.053191  9.671958 11.859031 
dram[5]: 11.657588 11.368231 11.705646 11.198529  9.792899 10.238938 10.119047 11.253164  8.670481 10.086514  9.225080 10.000000  9.742308 11.259259 11.183099 13.182741 
average row locality = 284883/29620 = 9.617928
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       665      1024       706      1062       805      1211       807      1234       876      1376       691      1060       604       966       575       907 
dram[1]:       893      1008       954      1052      1089      1200      1118      1234      1245      1363       968      1050       843       955       791       899 
dram[2]:      1020       674      1067       704      1206       807      1243       801      1373       878      1093       659       967       600       914       566 
dram[3]:      1004       895      1056       950      1196      1097      1238      1112      1362      1250      1082       937       955       837       906       785 
dram[4]:       667      1028       708      1063       799      1215       804      1235       872      1378       681      1061       602       966       575       907 
dram[5]:       916       990       973      1030      1117      1180      1145      1202      1264      1343       973      1021       857       937       807       878 
total dram writes = 93659
bank skew: 1378/566 = 2.43
chip skew: 16662/14561 = 1.14
average mf latency per bank:
dram[0]:       6253      2574      6001      2686      5416      2482      5444      2603      4733      2584      4121      2316      3720      1723      3910      1648
dram[1]:       4637      2519      4543      2648      4459      2504      4779      2579      4225      2510      4243      2235      3675      1676      3737      1551
dram[2]:       2601      5534      2663      5687      2554      5063      2535      5328      2637      4487      2350      4090      1715      3628      1604      4031
dram[3]:       2620      4313      2617      4370      2527      3971      2524      4209      2502      3562      2274      3672      1712      3254      1557      3346
dram[4]:       6422      2543      6112      2719      5476      2522      5456      2625      4601      2547      3987      2281      3669      1693      4133      1662
dram[5]:       4381      2614      4295      2776      4099      2565      4457      2697      4086      2510      3990      2306      3556      1708      3465      1654
maximum mf latency per bank:
dram[0]:        645       485       964       617      1105       654      1137       714       867       884       816      1078       680      1137       722       886
dram[1]:        719       489       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:        521       696       612       996       657      1103       672      1140       916       932       961       702      1205       626       799       712
dram[3]:        528       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       508      1001       656      1106       753      1112       748       924       868       745       966       657       989       718       850
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1037024 n_act=4867 n_pre=4851 n_ref_event=0 n_req=45090 n_rd=33872 n_rd_L2_A=0 n_write=0 n_wr_bk=14569 bw_util=0.08847
n_activity=242404 dram_eff=0.3997
bk0: 1912a 1072749i bk1: 2542a 1068204i bk2: 1786a 1075881i bk3: 2306a 1071505i bk4: 1978a 1072343i bk5: 2612a 1066483i bk6: 2014a 1073508i bk7: 2660a 1068489i bk8: 2104a 1071099i bk9: 2974a 1064111i bk10: 1686a 1073477i bk11: 2340a 1068536i bk12: 1488a 1077193i bk13: 2094a 1069344i bk14: 1386a 1078210i bk15: 1990a 1073446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892304
Row_Buffer_Locality_read = 0.947065
Row_Buffer_Locality_write = 0.726957
Bank_Level_Parallism = 2.084590
Bank_Level_Parallism_Col = 2.034431
Bank_Level_Parallism_Ready = 1.170307
write_to_read_ratio_blp_rw_average = 0.499283
GrpLevelPara = 1.541974 

BW Util details:
bwutil = 0.088474 
total_CMD = 1095037 
util_bw = 96882 
Wasted_Col = 72350 
Wasted_Row = 33746 
Idle = 892059 

BW Util Bottlenecks: 
RCDc_limit = 16929 
RCDWRc_limit = 14481 
WTRc_limit = 11815 
RTWc_limit = 49071 
CCDLc_limit = 39710 
rwq = 0 
CCDLc_limit_alone = 26740 
WTRc_limit_alone = 10485 
RTWc_limit_alone = 37431 

Commands details: 
total_CMD = 1095037 
n_nop = 1037024 
Read = 33872 
Write = 0 
L2_Alloc = 0 
L2_WB = 14569 
n_act = 4867 
n_pre = 4851 
n_ref = 0 
n_req = 45090 
total_req = 48441 

Dual Bus Interface Util: 
issued_total_row = 9718 
issued_total_col = 48441 
Row_Bus_Util =  0.008875 
CoL_Bus_Util = 0.044237 
Either_Row_CoL_Bus_Util = 0.052978 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.002517 
queue_avg = 1.498706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1031122 n_act=5126 n_pre=5110 n_ref_event=0 n_req=49925 n_rd=37206 n_rd_L2_A=0 n_write=0 n_wr_bk=16662 bw_util=0.09839
n_activity=250644 dram_eff=0.4298
bk0: 2296a 1066434i bk1: 2466a 1066872i bk2: 2134a 1071224i bk3: 2258a 1069885i bk4: 2452a 1064625i bk5: 2570a 1063322i bk6: 2522a 1066238i bk7: 2648a 1066886i bk8: 2828a 1062426i bk9: 2940a 1062640i bk10: 2190a 1067720i bk11: 2290a 1067202i bk12: 1892a 1070438i bk13: 2028a 1067982i bk14: 1758a 1073829i bk15: 1934a 1073208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897606
Row_Buffer_Locality_read = 0.949202
Row_Buffer_Locality_write = 0.746678
Bank_Level_Parallism = 2.296558
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.222865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098386 
total_CMD = 1095037 
util_bw = 107736 
Wasted_Col = 74032 
Wasted_Row = 32345 
Idle = 880924 

BW Util Bottlenecks: 
RCDc_limit = 17018 
RCDWRc_limit = 14070 
WTRc_limit = 14361 
RTWc_limit = 55516 
CCDLc_limit = 40586 
rwq = 0 
CCDLc_limit_alone = 27121 
WTRc_limit_alone = 12851 
RTWc_limit_alone = 43561 

Commands details: 
total_CMD = 1095037 
n_nop = 1031122 
Read = 37206 
Write = 0 
L2_Alloc = 0 
L2_WB = 16662 
n_act = 5126 
n_pre = 5110 
n_ref = 0 
n_req = 49925 
total_req = 53868 

Dual Bus Interface Util: 
issued_total_row = 10236 
issued_total_col = 53868 
Row_Bus_Util =  0.009348 
CoL_Bus_Util = 0.049193 
Either_Row_CoL_Bus_Util = 0.058368 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.002957 
queue_avg = 1.790175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1036961 n_act=4923 n_pre=4907 n_ref_event=0 n_req=45076 n_rd=33856 n_rd_L2_A=0 n_write=0 n_wr_bk=14572 bw_util=0.08845
n_activity=243494 dram_eff=0.3978
bk0: 2540a 1067834i bk1: 1914a 1072991i bk2: 2312a 1070922i bk3: 1792a 1075755i bk4: 2598a 1067275i bk5: 1980a 1072047i bk6: 2676a 1068868i bk7: 2006a 1073440i bk8: 2966a 1064056i bk9: 2098a 1071812i bk10: 2410a 1068856i bk11: 1614a 1075003i bk12: 2100a 1069362i bk13: 1484a 1077117i bk14: 2002a 1072598i bk15: 1364a 1078340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891095
Row_Buffer_Locality_read = 0.946568
Row_Buffer_Locality_write = 0.723708
Bank_Level_Parallism = 2.067355
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.177577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088450 
total_CMD = 1095037 
util_bw = 96856 
Wasted_Col = 72615 
Wasted_Row = 34260 
Idle = 891306 

BW Util Bottlenecks: 
RCDc_limit = 17037 
RCDWRc_limit = 14538 
WTRc_limit = 11868 
RTWc_limit = 47592 
CCDLc_limit = 39083 
rwq = 0 
CCDLc_limit_alone = 26387 
WTRc_limit_alone = 10641 
RTWc_limit_alone = 36123 

Commands details: 
total_CMD = 1095037 
n_nop = 1036961 
Read = 33856 
Write = 0 
L2_Alloc = 0 
L2_WB = 14572 
n_act = 4923 
n_pre = 4907 
n_ref = 0 
n_req = 45076 
total_req = 48428 

Dual Bus Interface Util: 
issued_total_row = 9830 
issued_total_col = 48428 
Row_Bus_Util =  0.008977 
CoL_Bus_Util = 0.044225 
Either_Row_CoL_Bus_Util = 0.053036 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003134 
queue_avg = 1.438956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1031013 n_act=5164 n_pre=5148 n_ref_event=0 n_req=49967 n_rd=37246 n_rd_L2_A=0 n_write=0 n_wr_bk=16662 bw_util=0.09846
n_activity=250918 dram_eff=0.4297
bk0: 2470a 1066025i bk1: 2288a 1066655i bk2: 2258a 1069510i bk3: 2136a 1071745i bk4: 2576a 1064782i bk5: 2466a 1064479i bk6: 2648a 1067182i bk7: 2516a 1066545i bk8: 2942a 1062288i bk9: 2846a 1061401i bk10: 2362a 1067736i bk11: 2122a 1066729i bk12: 2036a 1067157i bk13: 1884a 1071228i bk14: 1940a 1072032i bk15: 1756a 1074541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896952
Row_Buffer_Locality_read = 0.949149
Row_Buffer_Locality_write = 0.744124
Bank_Level_Parallism = 2.296501
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.218333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.098459 
total_CMD = 1095037 
util_bw = 107816 
Wasted_Col = 73946 
Wasted_Row = 32651 
Idle = 880624 

BW Util Bottlenecks: 
RCDc_limit = 17111 
RCDWRc_limit = 14187 
WTRc_limit = 13903 
RTWc_limit = 55725 
CCDLc_limit = 40088 
rwq = 0 
CCDLc_limit_alone = 26807 
WTRc_limit_alone = 12483 
RTWc_limit_alone = 43864 

Commands details: 
total_CMD = 1095037 
n_nop = 1031013 
Read = 37246 
Write = 0 
L2_Alloc = 0 
L2_WB = 16662 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 49967 
total_req = 53908 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 53908 
Row_Bus_Util =  0.009417 
CoL_Bus_Util = 0.049229 
Either_Row_CoL_Bus_Util = 0.058467 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003061 
queue_avg = 1.772504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1037116 n_act=4864 n_pre=4848 n_ref_event=463904 n_req=45044 n_rd=33830 n_rd_L2_A=0 n_write=0 n_wr_bk=14561 bw_util=0.08838
n_activity=240858 dram_eff=0.4018
bk0: 1906a 1073449i bk1: 2510a 1067535i bk2: 1806a 1076485i bk3: 2306a 1070757i bk4: 1972a 1072004i bk5: 2618a 1065634i bk6: 2018a 1073943i bk7: 2660a 1068863i bk8: 2088a 1070886i bk9: 2980a 1064019i bk10: 1658a 1073964i bk11: 2350a 1067852i bk12: 1482a 1076618i bk13: 2102a 1069149i bk14: 1382a 1078680i bk15: 1992a 1073686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892350
Row_Buffer_Locality_read = 0.947325
Row_Buffer_Locality_write = 0.726503
Bank_Level_Parallism = 2.100184
Bank_Level_Parallism_Col = 2.036950
Bank_Level_Parallism_Ready = 1.167381
write_to_read_ratio_blp_rw_average = 0.497351
GrpLevelPara = 1.538505 

BW Util details:
bwutil = 0.088382 
total_CMD = 1095037 
util_bw = 96782 
Wasted_Col = 72494 
Wasted_Row = 32671 
Idle = 893090 

BW Util Bottlenecks: 
RCDc_limit = 16685 
RCDWRc_limit = 14364 
WTRc_limit = 12480 
RTWc_limit = 49368 
CCDLc_limit = 39607 
rwq = 0 
CCDLc_limit_alone = 26417 
WTRc_limit_alone = 11155 
RTWc_limit_alone = 37503 

Commands details: 
total_CMD = 1095037 
n_nop = 1037116 
Read = 33830 
Write = 0 
L2_Alloc = 0 
L2_WB = 14561 
n_act = 4864 
n_pre = 4848 
n_ref = 463904 
n_req = 45044 
total_req = 48391 

Dual Bus Interface Util: 
issued_total_row = 9712 
issued_total_col = 48391 
Row_Bus_Util =  0.008869 
CoL_Bus_Util = 0.044191 
Either_Row_CoL_Bus_Util = 0.052894 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.003142 
queue_avg = 1.488815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095037 n_nop=1032007 n_act=4760 n_pre=4744 n_ref_event=0 n_req=49781 n_rd=37082 n_rd_L2_A=0 n_write=0 n_wr_bk=16633 bw_util=0.09811
n_activity=244965 dram_eff=0.4386
bk0: 2294a 1068428i bk1: 2404a 1066348i bk2: 2154a 1071129i bk3: 2260a 1069553i bk4: 2458a 1064067i bk5: 2584a 1063951i bk6: 2522a 1066244i bk7: 2640a 1066814i bk8: 2816a 1061565i bk9: 2950a 1062179i bk10: 2112a 1067413i bk11: 2296a 1066618i bk12: 1876a 1069593i bk13: 2032a 1070278i bk14: 1758a 1073367i bk15: 1926a 1073599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904683
Row_Buffer_Locality_read = 0.953778
Row_Buffer_Locality_write = 0.761320
Bank_Level_Parallism = 2.360143
Bank_Level_Parallism_Col = 2.289220
Bank_Level_Parallism_Ready = 1.216546
write_to_read_ratio_blp_rw_average = 0.528053
GrpLevelPara = 1.722499 

BW Util details:
bwutil = 0.098106 
total_CMD = 1095037 
util_bw = 107430 
Wasted_Col = 73639 
Wasted_Row = 27488 
Idle = 886480 

BW Util Bottlenecks: 
RCDc_limit = 15441 
RCDWRc_limit = 12953 
WTRc_limit = 14907 
RTWc_limit = 61755 
CCDLc_limit = 39872 
rwq = 0 
CCDLc_limit_alone = 27182 
WTRc_limit_alone = 13475 
RTWc_limit_alone = 50497 

Commands details: 
total_CMD = 1095037 
n_nop = 1032007 
Read = 37082 
Write = 0 
L2_Alloc = 0 
L2_WB = 16633 
n_act = 4760 
n_pre = 4744 
n_ref = 0 
n_req = 49781 
total_req = 53715 

Dual Bus Interface Util: 
issued_total_row = 9504 
issued_total_col = 53715 
Row_Bus_Util =  0.008679 
CoL_Bus_Util = 0.049053 
Either_Row_CoL_Bus_Util = 0.057560 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.002999 
queue_avg = 1.688800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101828, Miss = 18744, Miss_rate = 0.184, Pending_hits = 7175, Reservation_fails = 5397
L2_cache_bank[1]: Access = 94192, Miss = 24582, Miss_rate = 0.261, Pending_hits = 8399, Reservation_fails = 6398
L2_cache_bank[2]: Access = 114250, Miss = 23172, Miss_rate = 0.203, Pending_hits = 8169, Reservation_fails = 5897
L2_cache_bank[3]: Access = 92756, Miss = 24232, Miss_rate = 0.261, Pending_hits = 8804, Reservation_fails = 7678
L2_cache_bank[4]: Access = 93706, Miss = 24676, Miss_rate = 0.263, Pending_hits = 8264, Reservation_fails = 5350
L2_cache_bank[5]: Access = 101612, Miss = 18634, Miss_rate = 0.183, Pending_hits = 7223, Reservation_fails = 6567
L2_cache_bank[6]: Access = 92184, Miss = 24318, Miss_rate = 0.264, Pending_hits = 8491, Reservation_fails = 5335
L2_cache_bank[7]: Access = 114830, Miss = 23096, Miss_rate = 0.201, Pending_hits = 8374, Reservation_fails = 6405
L2_cache_bank[8]: Access = 100762, Miss = 18696, Miss_rate = 0.186, Pending_hits = 6978, Reservation_fails = 4959
L2_cache_bank[9]: Access = 93654, Miss = 24578, Miss_rate = 0.262, Pending_hits = 8404, Reservation_fails = 5913
L2_cache_bank[10]: Access = 114492, Miss = 23078, Miss_rate = 0.202, Pending_hits = 8129, Reservation_fails = 5498
L2_cache_bank[11]: Access = 91752, Miss = 24186, Miss_rate = 0.264, Pending_hits = 8413, Reservation_fails = 5069
L2_total_cache_accesses = 1206018
L2_total_cache_misses = 271992
L2_total_cache_miss_rate = 0.2255
L2_total_cache_pending_hits = 96823
L2_total_cache_reservation_fails = 70466
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6260
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3924
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 768
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6324
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 213
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 768
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19858
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6324
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1206018
icnt_total_pkts_simt_to_mem=459222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.47771
	minimum = 5
	maximum = 39
Network latency average = 5.46511
	minimum = 5
	maximum = 38
Slowest packet = 1559569
Flit latency average = 5.65785
	minimum = 5
	maximum = 37
Slowest flit = 1664652
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0143771
	minimum = 0.00473689 (at node 5)
	maximum = 0.0537455 (at node 16)
Accepted packet rate average = 0.0143771
	minimum = 0.00394741 (at node 17)
	maximum = 0.0229557 (at node 7)
Injected flit rate average = 0.015179
	minimum = 0.0056782 (at node 5)
	maximum = 0.0537455 (at node 16)
Accepted flit rate average= 0.015179
	minimum = 0.0045547 (at node 17)
	maximum = 0.0229557 (at node 7)
Injected packet length average = 1.05577
Accepted packet length average = 1.05577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2381 (26 samples)
	minimum = 5 (26 samples)
	maximum = 190.038 (26 samples)
Network latency average = 18.1926 (26 samples)
	minimum = 5 (26 samples)
	maximum = 186.462 (26 samples)
Flit latency average = 17.483 (26 samples)
	minimum = 5 (26 samples)
	maximum = 185.923 (26 samples)
Fragmentation average = 0.000528521 (26 samples)
	minimum = 0 (26 samples)
	maximum = 31.7692 (26 samples)
Injected packet rate average = 0.0732506 (26 samples)
	minimum = 0.0281253 (26 samples)
	maximum = 0.185844 (26 samples)
Accepted packet rate average = 0.0732506 (26 samples)
	minimum = 0.0262474 (26 samples)
	maximum = 0.108694 (26 samples)
Injected flit rate average = 0.0781828 (26 samples)
	minimum = 0.0364846 (26 samples)
	maximum = 0.186017 (26 samples)
Accepted flit rate average = 0.0781828 (26 samples)
	minimum = 0.0355694 (26 samples)
	maximum = 0.108694 (26 samples)
Injected packet size average = 1.06733 (26 samples)
Accepted packet size average = 1.06733 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 28 sec (3568 sec)
gpgpu_simulation_rate = 42040 (inst/sec)
gpgpu_simulation_rate = 232 (cycle/sec)
gpgpu_silicon_slowdown = 3017241x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (23,23,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
kernel_stream_id = 61656
gpu_sim_cycle = 22921
gpu_sim_insn = 12594432
gpu_ipc =     549.4713
gpu_tot_sim_cycle = 852510
gpu_tot_sim_insn = 162593928
gpu_tot_ipc =     190.7238
gpu_tot_issued_cta = 6873
gpu_occupancy = 77.5046% 
gpu_tot_occupancy = 36.1652% 
max_total_param_size = 0
gpu_stall_dramfull = 78177
gpu_stall_icnt2sh    = 205912
partiton_level_parallism =       1.2282
partiton_level_parallism_total  =       0.4484
partiton_level_parallism_util =       1.8093
partiton_level_parallism_util_total  =       1.8101
L2_BW  =      93.5013 GB/Sec
L2_BW_total  =      34.2025 GB/Sec
gpu_total_sim_rate=44546

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2652774
	L1I_total_cache_misses = 35484
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27198
L1D_cache:
	L1D_cache_core[0]: Access = 29489, Miss = 17786, Miss_rate = 0.603, Pending_hits = 1689, Reservation_fails = 9180
	L1D_cache_core[1]: Access = 29312, Miss = 17475, Miss_rate = 0.596, Pending_hits = 1982, Reservation_fails = 7714
	L1D_cache_core[2]: Access = 29440, Miss = 17565, Miss_rate = 0.597, Pending_hits = 1845, Reservation_fails = 9695
	L1D_cache_core[3]: Access = 28959, Miss = 17529, Miss_rate = 0.605, Pending_hits = 1936, Reservation_fails = 12141
	L1D_cache_core[4]: Access = 29759, Miss = 17411, Miss_rate = 0.585, Pending_hits = 2061, Reservation_fails = 7912
	L1D_cache_core[5]: Access = 29647, Miss = 17771, Miss_rate = 0.599, Pending_hits = 1888, Reservation_fails = 7759
	L1D_cache_core[6]: Access = 29759, Miss = 17825, Miss_rate = 0.599, Pending_hits = 1837, Reservation_fails = 9864
	L1D_cache_core[7]: Access = 29695, Miss = 17592, Miss_rate = 0.592, Pending_hits = 1763, Reservation_fails = 6844
	L1D_cache_core[8]: Access = 30079, Miss = 17703, Miss_rate = 0.589, Pending_hits = 1949, Reservation_fails = 6386
	L1D_cache_core[9]: Access = 29534, Miss = 17356, Miss_rate = 0.588, Pending_hits = 1942, Reservation_fails = 10148
	L1D_cache_core[10]: Access = 29470, Miss = 17890, Miss_rate = 0.607, Pending_hits = 1965, Reservation_fails = 11572
	L1D_cache_core[11]: Access = 29695, Miss = 17693, Miss_rate = 0.596, Pending_hits = 1853, Reservation_fails = 7457
	L1D_cache_core[12]: Access = 29567, Miss = 17878, Miss_rate = 0.605, Pending_hits = 1938, Reservation_fails = 11134
	L1D_cache_core[13]: Access = 29391, Miss = 17878, Miss_rate = 0.608, Pending_hits = 1844, Reservation_fails = 10747
	L1D_cache_core[14]: Access = 29424, Miss = 17345, Miss_rate = 0.589, Pending_hits = 1824, Reservation_fails = 8452
	L1D_total_cache_accesses = 443220
	L1D_total_cache_misses = 264697
	L1D_total_cache_miss_rate = 0.5972
	L1D_total_cache_pending_hits = 28316
	L1D_total_cache_reservation_fails = 137005
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161145
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8769
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 727346
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9116
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7732
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 91488
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31650
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 738846

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 39111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6392
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9116
ctas_completed 6873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22359, 14586, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 167859936
gpgpu_n_tot_w_icount = 5245623
gpgpu_n_stall_shd_mem = 282285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257310
gpgpu_n_mem_write_global = 113604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5273856
gpgpu_n_store_insn = 1817664
gpgpu_n_shmem_insn = 59218872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132448
gpgpu_n_shmem_bkconflict = 58968
gpgpu_n_l1cache_bkconflict = 11445
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 58968
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11445
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1032678	W0_Idle:5847238	W0_Scoreboard:5778055	W1:2844	W2:2664	W3:2484	W4:2304	W5:2124	W6:1944	W7:1764	W8:1584	W9:1404	W10:1224	W11:1044	W12:864	W13:684	W14:504	W15:306	W16:289296	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2653569	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2058480 {8:257310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179488 {72:113604,}
traffic_breakdown_coretomem[INST_ACC_R] = 90432 {8:11304,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41169600 {40:1029240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817664 {8:227208,}
traffic_breakdown_memtocore[INST_ACC_R] = 1808640 {40:45216,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:82544 	19638 	17385 	28010 	62951 	55489 	27205 	6790 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696194 	493667 	65363 	1254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10542 	603 	140 	337212 	16859 	13298 	2947 	615 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129359 	177680 	176416 	217021 	429008 	126994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	672 	301 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.263665  9.632432  8.765124 10.048338  7.913545  9.614796  8.428572  9.741117  7.883784  9.455752  7.627063  9.358757  9.004311  9.909091  9.798995 11.444445 
dram[1]:  9.544342 10.378698 10.640570 10.024242  9.045213  9.028846  9.010363 10.359460  8.437500  9.241830  8.373961  9.516035  9.726277  9.598726 10.268595 11.713115 
dram[2]:  9.390501  7.725373  9.896450  8.279461  9.788511  8.283133  9.910256  7.997093  9.480000  7.959016  9.109042  7.518771  9.648734  9.144737 11.018939  9.300971 
dram[3]: 10.112391  9.579755  9.940120 10.492958  9.096852  8.729591 10.770308  9.121053  9.004247  8.775056  9.976332  8.193820  9.213414  9.757353 10.573529 10.008097 
dram[4]:  7.962617  9.803324  9.003623  9.699708  7.901449  9.535354  8.409091  9.833333  7.732620  9.441501  7.764505  9.016260  9.263392 10.125828  9.539216 11.189922 
dram[5]: 11.163120 11.226974 11.534091 10.798680  9.498623  9.922873  9.946327 11.046783  8.610503  9.722864  9.082569  9.746223  9.677536 11.393129 10.952174 12.723982 
average row locality = 301888/31977 = 9.440785
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       717      1116       750      1138       857      1303       851      1310       928      1470       728      1122       641      1034       610       970 
dram[1]:       945      1108       998      1136      1135      1300      1156      1318      1297      1468      1005      1117       880      1028       826       968 
dram[2]:      1112       726      1147       744      1298       859      1323       841      1465       933      1161       689      1033       640       979       600 
dram[3]:      1104       947      1144       990      1296      1143      1326      1148      1464      1305      1156       967      1028       877       976       819 
dram[4]:       715      1120       752      1139       847      1307       848      1311       922      1471       718      1122       638      1034       610       971 
dram[5]:       980      1074      1033      1098      1177      1264      1199      1270      1330      1430      1026      1073       907       995       859       930 
total dram writes = 99640
bank skew: 1471/600 = 2.45
chip skew: 17690/15525 = 1.14
average mf latency per bank:
dram[0]:       5905      2961      5742      3072      5173      2767      5246      2958      4541      2806      4308      3603      3632      2233      3813      2267
dram[1]:       4462      2460      4413      2607      4341      2423      4680      2527      4109      2428      4394      2914      3613      1771      3669      1705
dram[2]:       2947      5242      2990      5481      2806      4842      2827      5158      2810      4293      3338      4445      2165      3535      2180      3944
dram[3]:       2557      4157      2574      4271      2442      3874      2470      4137      2428      3467      2833      3950      1792      3194      1692      3304
dram[4]:       6100      2879      5851      3061      5247      2700      5258      2828      4426      2651      4200      3259      3616      2082      4035      2219
dram[5]:       4176      2570      4123      2756      3956      2508      4321      2661      3941      2460      4090      3029      3450      1807      3359      1798
maximum mf latency per bank:
dram[0]:        645      1040       964       673      1105       833      1137       862       867       884       816      1078       680      1137       722      1034
dram[1]:        719       634       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1017       696       767       996       764      1103       900      1140       916       932       961       702      1205       626      1027       712
dram[3]:        638       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       924      1001       678      1106       753      1112       748       924       868       745       966       657       989       718       933
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1063652 n_act=5236 n_pre=5220 n_ref_event=0 n_req=47839 n_rd=35798 n_rd_L2_A=0 n_write=0 n_wr_bk=15545 bw_util=0.09125
n_activity=258443 dram_eff=0.3973
bk0: 2016a 1102000i bk1: 2710a 1095879i bk2: 1874a 1105136i bk3: 2442a 1099829i bk4: 2082a 1101325i bk5: 2776a 1094798i bk6: 2102a 1102922i bk7: 2820a 1097046i bk8: 2196a 1100158i bk9: 3150a 1092373i bk10: 1742a 1102939i bk11: 2438a 1097633i bk12: 1592a 1106340i bk13: 2260a 1098246i bk14: 1472a 1107355i bk15: 2126a 1102304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890779
Row_Buffer_Locality_read = 0.945472
Row_Buffer_Locality_write = 0.728179
Bank_Level_Parallism = 2.074958
Bank_Level_Parallism_Col = 2.024055
Bank_Level_Parallism_Ready = 1.171743
write_to_read_ratio_blp_rw_average = 0.497483
GrpLevelPara = 1.542664 

BW Util details:
bwutil = 0.091253 
total_CMD = 1125292 
util_bw = 102686 
Wasted_Col = 77026 
Wasted_Row = 36385 
Idle = 909195 

BW Util Bottlenecks: 
RCDc_limit = 18416 
RCDWRc_limit = 15458 
WTRc_limit = 12643 
RTWc_limit = 51508 
CCDLc_limit = 41513 
rwq = 0 
CCDLc_limit_alone = 28180 
WTRc_limit_alone = 11263 
RTWc_limit_alone = 39555 

Commands details: 
total_CMD = 1125292 
n_nop = 1063652 
Read = 35798 
Write = 0 
L2_Alloc = 0 
L2_WB = 15545 
n_act = 5236 
n_pre = 5220 
n_ref = 0 
n_req = 47839 
total_req = 51343 

Dual Bus Interface Util: 
issued_total_row = 10456 
issued_total_col = 51343 
Row_Bus_Util =  0.009292 
CoL_Bus_Util = 0.045626 
Either_Row_CoL_Bus_Util = 0.054777 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.002579 
queue_avg = 1.540717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1057482 n_act=5539 n_pre=5523 n_ref_event=0 n_req=52861 n_rd=39266 n_rd_L2_A=0 n_write=0 n_wr_bk=17685 bw_util=0.1012
n_activity=268137 dram_eff=0.4248
bk0: 2400a 1095190i bk1: 2662a 1094743i bk2: 2222a 1100267i bk3: 2426a 1098069i bk4: 2538a 1093926i bk5: 2766a 1091151i bk6: 2592a 1095556i bk7: 2812a 1095420i bk8: 2920a 1091344i bk9: 3120a 1090900i bk10: 2246a 1097174i bk11: 2394a 1096207i bk12: 1992a 1099470i bk13: 2228a 1096553i bk14: 1846a 1103141i bk15: 2102a 1101590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895481
Row_Buffer_Locality_read = 0.947232
Row_Buffer_Locality_write = 0.746010
Bank_Level_Parallism = 2.269526
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.220079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101220 
total_CMD = 1125292 
util_bw = 113902 
Wasted_Col = 79250 
Wasted_Row = 35546 
Idle = 896594 

BW Util Bottlenecks: 
RCDc_limit = 18750 
RCDWRc_limit = 15223 
WTRc_limit = 15139 
RTWc_limit = 58245 
CCDLc_limit = 42657 
rwq = 0 
CCDLc_limit_alone = 28776 
WTRc_limit_alone = 13581 
RTWc_limit_alone = 45922 

Commands details: 
total_CMD = 1125292 
n_nop = 1057482 
Read = 39266 
Write = 0 
L2_Alloc = 0 
L2_WB = 17685 
n_act = 5539 
n_pre = 5523 
n_ref = 0 
n_req = 52861 
total_req = 56951 

Dual Bus Interface Util: 
issued_total_row = 11062 
issued_total_col = 56951 
Row_Bus_Util =  0.009830 
CoL_Bus_Util = 0.050610 
Either_Row_CoL_Bus_Util = 0.060260 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.002994 
queue_avg = 1.837467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1063538 n_act=5311 n_pre=5295 n_ref_event=0 n_req=47832 n_rd=35788 n_rd_L2_A=0 n_write=0 n_wr_bk=15550 bw_util=0.09124
n_activity=259999 dram_eff=0.3949
bk0: 2708a 1095732i bk1: 2026a 1102204i bk2: 2456a 1099373i bk3: 1872a 1104854i bk4: 2760a 1095591i bk5: 2084a 1101315i bk6: 2840a 1097237i bk7: 2086a 1102924i bk8: 3146a 1092355i bk9: 2190a 1100799i bk10: 2522a 1097927i bk11: 1662a 1104724i bk12: 2258a 1098001i bk13: 1588a 1106177i bk14: 2146a 1101178i bk15: 1444a 1107589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889258
Row_Buffer_Locality_read = 0.944702
Row_Buffer_Locality_write = 0.724510
Bank_Level_Parallism = 2.057169
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.178687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.091244 
total_CMD = 1125292 
util_bw = 102676 
Wasted_Col = 77345 
Wasted_Row = 37007 
Idle = 908264 

BW Util Bottlenecks: 
RCDc_limit = 18619 
RCDWRc_limit = 15581 
WTRc_limit = 12670 
RTWc_limit = 49831 
CCDLc_limit = 40893 
rwq = 0 
CCDLc_limit_alone = 27830 
WTRc_limit_alone = 11386 
RTWc_limit_alone = 38052 

Commands details: 
total_CMD = 1125292 
n_nop = 1063538 
Read = 35788 
Write = 0 
L2_Alloc = 0 
L2_WB = 15550 
n_act = 5311 
n_pre = 5295 
n_ref = 0 
n_req = 47832 
total_req = 51338 

Dual Bus Interface Util: 
issued_total_row = 10606 
issued_total_col = 51338 
Row_Bus_Util =  0.009425 
CoL_Bus_Util = 0.045622 
Either_Row_CoL_Bus_Util = 0.054878 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003077 
queue_avg = 1.486490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1057348 n_act=5581 n_pre=5565 n_ref_event=0 n_req=52916 n_rd=39316 n_rd_L2_A=0 n_write=0 n_wr_bk=17690 bw_util=0.1013
n_activity=268028 dram_eff=0.4254
bk0: 2666a 1093951i bk1: 2400a 1095428i bk2: 2434a 1097611i bk3: 2216a 1100734i bk4: 2770a 1092638i bk5: 2552a 1093831i bk6: 2820a 1095711i bk7: 2584a 1095893i bk8: 3122a 1090435i bk9: 2938a 1090261i bk10: 2474a 1096634i bk11: 2168a 1096287i bk12: 2236a 1095590i bk13: 1984a 1100381i bk14: 2116a 1100307i bk15: 1836a 1103613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894814
Row_Buffer_Locality_read = 0.947197
Row_Buffer_Locality_write = 0.743382
Bank_Level_Parallism = 2.274829
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.216576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.101318 
total_CMD = 1125292 
util_bw = 114012 
Wasted_Col = 79031 
Wasted_Row = 35658 
Idle = 896591 

BW Util Bottlenecks: 
RCDc_limit = 18893 
RCDWRc_limit = 15216 
WTRc_limit = 14684 
RTWc_limit = 58645 
CCDLc_limit = 42098 
rwq = 0 
CCDLc_limit_alone = 28423 
WTRc_limit_alone = 13222 
RTWc_limit_alone = 46432 

Commands details: 
total_CMD = 1125292 
n_nop = 1057348 
Read = 39316 
Write = 0 
L2_Alloc = 0 
L2_WB = 17690 
n_act = 5581 
n_pre = 5565 
n_ref = 0 
n_req = 52916 
total_req = 57006 

Dual Bus Interface Util: 
issued_total_row = 11146 
issued_total_col = 57006 
Row_Bus_Util =  0.009905 
CoL_Bus_Util = 0.050659 
Either_Row_CoL_Bus_Util = 0.060379 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.003061 
queue_avg = 1.819286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1063743 n_act=5254 n_pre=5238 n_ref_event=463904 n_req=47756 n_rd=35724 n_rd_L2_A=0 n_write=0 n_wr_bk=15525 bw_util=0.09109
n_activity=257107 dram_eff=0.3987
bk0: 2002a 1102274i bk1: 2682a 1095578i bk2: 1894a 1105755i bk3: 2442a 1099284i bk4: 2068a 1100984i bk5: 2780a 1093738i bk6: 2106a 1103229i bk7: 2816a 1097276i bk8: 2176a 1100033i bk9: 3152a 1092296i bk10: 1714a 1103602i bk11: 2452a 1096902i bk12: 1578a 1105734i bk13: 2266a 1098098i bk14: 1468a 1107917i bk15: 2128a 1102363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890297
Row_Buffer_Locality_read = 0.945331
Row_Buffer_Locality_write = 0.726895
Bank_Level_Parallism = 2.089523
Bank_Level_Parallism_Col = 2.025837
Bank_Level_Parallism_Ready = 1.169474
write_to_read_ratio_blp_rw_average = 0.494326
GrpLevelPara = 1.539007 

BW Util details:
bwutil = 0.091086 
total_CMD = 1125292 
util_bw = 102498 
Wasted_Col = 77152 
Wasted_Row = 35491 
Idle = 910151 

BW Util Bottlenecks: 
RCDc_limit = 18302 
RCDWRc_limit = 15443 
WTRc_limit = 13384 
RTWc_limit = 51602 
CCDLc_limit = 41314 
rwq = 0 
CCDLc_limit_alone = 27785 
WTRc_limit_alone = 12000 
RTWc_limit_alone = 39457 

Commands details: 
total_CMD = 1125292 
n_nop = 1063743 
Read = 35724 
Write = 0 
L2_Alloc = 0 
L2_WB = 15525 
n_act = 5254 
n_pre = 5238 
n_ref = 463904 
n_req = 47756 
total_req = 51249 

Dual Bus Interface Util: 
issued_total_row = 10492 
issued_total_col = 51249 
Row_Bus_Util =  0.009324 
CoL_Bus_Util = 0.045543 
Either_Row_CoL_Bus_Util = 0.054696 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.003119 
queue_avg = 1.539426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1125292 n_nop=1058471 n_act=5140 n_pre=5124 n_ref_event=0 n_req=52684 n_rd=39114 n_rd_L2_A=0 n_write=0 n_wr_bk=17645 bw_util=0.1009
n_activity=261542 dram_eff=0.434
bk0: 2390a 1097061i bk1: 2602a 1094664i bk2: 2242a 1099929i bk3: 2428a 1098005i bk4: 2542a 1093203i bk5: 2778a 1092289i bk6: 2592a 1095509i bk7: 2804a 1095496i bk8: 2904a 1090434i bk9: 3126a 1090294i bk10: 2166a 1096698i bk11: 2400a 1095564i bk12: 1968a 1098479i bk13: 2232a 1098923i bk14: 1846a 1102174i bk15: 2094a 1102235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902722
Row_Buffer_Locality_read = 0.951961
Row_Buffer_Locality_write = 0.760796
Bank_Level_Parallism = 2.338599
Bank_Level_Parallism_Col = 2.267581
Bank_Level_Parallism_Ready = 1.214061
write_to_read_ratio_blp_rw_average = 0.525731
GrpLevelPara = 1.716811 

BW Util details:
bwutil = 0.100879 
total_CMD = 1125292 
util_bw = 113518 
Wasted_Col = 78710 
Wasted_Row = 29939 
Idle = 903125 

BW Util Bottlenecks: 
RCDc_limit = 17004 
RCDWRc_limit = 13939 
WTRc_limit = 15757 
RTWc_limit = 64968 
CCDLc_limit = 41850 
rwq = 0 
CCDLc_limit_alone = 28766 
WTRc_limit_alone = 14293 
RTWc_limit_alone = 53348 

Commands details: 
total_CMD = 1125292 
n_nop = 1058471 
Read = 39114 
Write = 0 
L2_Alloc = 0 
L2_WB = 17645 
n_act = 5140 
n_pre = 5124 
n_ref = 0 
n_req = 52684 
total_req = 56759 

Dual Bus Interface Util: 
issued_total_row = 10264 
issued_total_col = 56759 
Row_Bus_Util =  0.009121 
CoL_Bus_Util = 0.050439 
Either_Row_CoL_Bus_Util = 0.059381 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.003023 
queue_avg = 1.725235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106140, Miss = 19714, Miss_rate = 0.186, Pending_hits = 7464, Reservation_fails = 5401
L2_cache_bank[1]: Access = 108256, Miss = 26290, Miss_rate = 0.243, Pending_hits = 9267, Reservation_fails = 6576
L2_cache_bank[2]: Access = 118638, Miss = 24118, Miss_rate = 0.203, Pending_hits = 8393, Reservation_fails = 5900
L2_cache_bank[3]: Access = 101692, Miss = 26110, Miss_rate = 0.257, Pending_hits = 9104, Reservation_fails = 7689
L2_cache_bank[4]: Access = 107656, Miss = 26408, Miss_rate = 0.245, Pending_hits = 9101, Reservation_fails = 5570
L2_cache_bank[5]: Access = 106300, Miss = 19578, Miss_rate = 0.184, Pending_hits = 7537, Reservation_fails = 6773
L2_cache_bank[6]: Access = 100868, Miss = 26230, Miss_rate = 0.260, Pending_hits = 8838, Reservation_fails = 5349
L2_cache_bank[7]: Access = 119610, Miss = 24020, Miss_rate = 0.201, Pending_hits = 8606, Reservation_fails = 6407
L2_cache_bank[8]: Access = 105074, Miss = 19638, Miss_rate = 0.187, Pending_hits = 7257, Reservation_fails = 4966
L2_cache_bank[9]: Access = 107884, Miss = 26282, Miss_rate = 0.244, Pending_hits = 9219, Reservation_fails = 6193
L2_cache_bank[10]: Access = 118868, Miss = 24000, Miss_rate = 0.202, Pending_hits = 8349, Reservation_fails = 5499
L2_cache_bank[11]: Access = 100708, Miss = 26060, Miss_rate = 0.259, Pending_hits = 8751, Reservation_fails = 5078
L2_total_cache_accesses = 1301694
L2_total_cache_misses = 288448
L2_total_cache_miss_rate = 0.2216
L2_total_cache_pending_hits = 101886
L2_total_cache_reservation_fails = 71401
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 205201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25087
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11789
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2311
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 243
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21217
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 729
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2311
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 287840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15072
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 702
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1118
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 21217
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1301694
icnt_total_pkts_simt_to_mem=495837
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.1474
	minimum = 5
	maximum = 972
Network latency average = 49.3586
	minimum = 5
	maximum = 972
Slowest packet = 1565557
Flit latency average = 46.7599
	minimum = 5
	maximum = 972
Slowest flit = 1670697
Fragmentation average = 0.00541885
	minimum = 0
	maximum = 232
Injected packet rate average = 0.200087
	minimum = 0.0751712 (at node 3)
	maximum = 0.620828 (at node 24)
Accepted packet rate average = 0.200087
	minimum = 0.0577636 (at node 15)
	maximum = 0.298242 (at node 10)
Injected flit rate average = 0.213763
	minimum = 0.0982069 (at node 3)
	maximum = 0.620828 (at node 24)
Accepted flit rate average= 0.213763
	minimum = 0.0792287 (at node 15)
	maximum = 0.298242 (at node 10)
Injected packet length average = 1.06835
Accepted packet length average = 1.06835
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.494 (27 samples)
	minimum = 5 (27 samples)
	maximum = 219 (27 samples)
Network latency average = 19.3469 (27 samples)
	minimum = 5 (27 samples)
	maximum = 215.556 (27 samples)
Flit latency average = 18.5673 (27 samples)
	minimum = 5 (27 samples)
	maximum = 215.037 (27 samples)
Fragmentation average = 0.000709644 (27 samples)
	minimum = 0 (27 samples)
	maximum = 39.1852 (27 samples)
Injected packet rate average = 0.0779482 (27 samples)
	minimum = 0.0298677 (27 samples)
	maximum = 0.201955 (27 samples)
Accepted packet rate average = 0.0779482 (27 samples)
	minimum = 0.0274147 (27 samples)
	maximum = 0.115714 (27 samples)
Injected flit rate average = 0.0832043 (27 samples)
	minimum = 0.0387706 (27 samples)
	maximum = 0.202121 (27 samples)
Accepted flit rate average = 0.0832043 (27 samples)
	minimum = 0.0371864 (27 samples)
	maximum = 0.115714 (27 samples)
Injected packet size average = 1.06743 (27 samples)
Accepted packet size average = 1.06743 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 50 sec (3650 sec)
gpgpu_simulation_rate = 44546 (inst/sec)
gpgpu_simulation_rate = 233 (cycle/sec)
gpgpu_silicon_slowdown = 3004291x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
kernel_stream_id = 62024
gpu_sim_cycle = 29956
gpu_sim_insn = 19880
gpu_ipc =       0.6636
gpu_tot_sim_cycle = 882466
gpu_tot_sim_insn = 162613808
gpu_tot_ipc =     184.2720
gpu_tot_issued_cta = 6874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 36.0515% 
max_total_param_size = 0
gpu_stall_dramfull = 78177
gpu_stall_icnt2sh    = 205912
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.4332
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8099
L2_BW  =       0.1062 GB/Sec
L2_BW_total  =      33.0450 GB/Sec
gpu_total_sim_rate=43795

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2654446
	L1I_total_cache_misses = 35496
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27198
L1D_cache:
	L1D_cache_core[0]: Access = 29489, Miss = 17786, Miss_rate = 0.603, Pending_hits = 1689, Reservation_fails = 9180
	L1D_cache_core[1]: Access = 29312, Miss = 17475, Miss_rate = 0.596, Pending_hits = 1982, Reservation_fails = 7714
	L1D_cache_core[2]: Access = 29440, Miss = 17565, Miss_rate = 0.597, Pending_hits = 1845, Reservation_fails = 9695
	L1D_cache_core[3]: Access = 28959, Miss = 17529, Miss_rate = 0.605, Pending_hits = 1936, Reservation_fails = 12141
	L1D_cache_core[4]: Access = 29759, Miss = 17411, Miss_rate = 0.585, Pending_hits = 2061, Reservation_fails = 7912
	L1D_cache_core[5]: Access = 29647, Miss = 17771, Miss_rate = 0.599, Pending_hits = 1888, Reservation_fails = 7759
	L1D_cache_core[6]: Access = 29759, Miss = 17825, Miss_rate = 0.599, Pending_hits = 1837, Reservation_fails = 9864
	L1D_cache_core[7]: Access = 29695, Miss = 17592, Miss_rate = 0.592, Pending_hits = 1763, Reservation_fails = 6844
	L1D_cache_core[8]: Access = 30079, Miss = 17703, Miss_rate = 0.589, Pending_hits = 1949, Reservation_fails = 6386
	L1D_cache_core[9]: Access = 29534, Miss = 17356, Miss_rate = 0.588, Pending_hits = 1942, Reservation_fails = 10148
	L1D_cache_core[10]: Access = 29470, Miss = 17890, Miss_rate = 0.607, Pending_hits = 1965, Reservation_fails = 11572
	L1D_cache_core[11]: Access = 29695, Miss = 17693, Miss_rate = 0.596, Pending_hits = 1853, Reservation_fails = 7457
	L1D_cache_core[12]: Access = 29567, Miss = 17878, Miss_rate = 0.605, Pending_hits = 1938, Reservation_fails = 11134
	L1D_cache_core[13]: Access = 29422, Miss = 17894, Miss_rate = 0.608, Pending_hits = 1844, Reservation_fails = 10747
	L1D_cache_core[14]: Access = 29424, Miss = 17345, Miss_rate = 0.589, Pending_hits = 1824, Reservation_fails = 8452
	L1D_total_cache_accesses = 443251
	L1D_total_cache_misses = 264713
	L1D_total_cache_miss_rate = 0.5972
	L1D_total_cache_pending_hits = 28316
	L1D_total_cache_reservation_fails = 137005
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 161151
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 6874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
22359, 14586, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 167954304
gpgpu_n_tot_w_icount = 5248572
gpgpu_n_stall_shd_mem = 282789
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 257326
gpgpu_n_mem_write_global = 113619
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5274112
gpgpu_n_store_insn = 1817904
gpgpu_n_shmem_insn = 59223568
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5132544
gpgpu_n_shmem_bkconflict = 59472
gpgpu_n_l1cache_bkconflict = 11445
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11445
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1032678	W0_Idle:5881942	W0_Scoreboard:5800312	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:289607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4932585
single_issue_nums: WS0:2656518	WS1:2592054	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2058608 {8:257326,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8180568 {72:113619,}
traffic_breakdown_coretomem[INST_ACC_R] = 90528 {8:11316,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41172160 {40:1029304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1817904 {8:227238,}
traffic_breakdown_memtocore[INST_ACC_R] = 1810560 {40:45264,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:82602 	19655 	17385 	28016 	62967 	55503 	27205 	6790 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696263 	493692 	65363 	1254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10554 	603 	140 	337243 	16859 	13298 	2947 	615 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129453 	177680 	176416 	217021 	429008 	126994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	680 	308 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     17975     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     17975     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19341     12215     20956     15778     33544     17987     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.263665  9.632432  8.765124 10.048338  7.913545  9.614796  8.428572  9.741117  7.883784  9.455752  7.627063  9.358757  9.004311  9.852564  9.798995 11.444445 
dram[1]:  9.544342 10.378698 10.640570 10.024242  9.045213  9.028846  9.010363 10.359460  8.437500  9.241830  8.373961  9.516035  9.726277  9.598726 10.268595 11.713115 
dram[2]:  9.386842  7.725373  9.896450  8.279461  9.788511  8.283133  9.910256  7.997093  9.480000  7.959016  9.109042  7.518771  9.500000  9.144737 11.018939  9.300971 
dram[3]: 10.106322  9.579755  9.940120 10.492958  9.096852  8.729591 10.770308  9.121053  9.004247  8.775056  9.976332  8.193820  9.163636  9.757353 10.573529 10.008097 
dram[4]:  7.962733  9.803324  9.003623  9.699708  7.901449  9.535354  8.409091  9.833333  7.732620  9.441501  7.764505  9.016260  9.190266 10.065359  9.539216 11.189922 
dram[5]: 11.151943 11.226974 11.534091 10.798680  9.498623  9.922873  9.946327 11.046783  8.610503  9.722864  9.082569  9.746223  9.615108 11.393129 10.952174 12.723982 
average row locality = 301999/32003 = 9.436584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       717      1116       750      1138       857      1303       851      1310       928      1470       728      1122       641      1036       610       970 
dram[1]:       945      1108       998      1136      1135      1300      1156      1318      1297      1468      1005      1117       880      1028       826       968 
dram[2]:      1112       726      1147       744      1298       859      1323       841      1465       933      1161       689      1039       640       979       600 
dram[3]:      1104       947      1144       990      1296      1143      1326      1148      1464      1305      1156       967      1031       877       976       819 
dram[4]:       715      1120       752      1139       847      1307       848      1311       922      1471       718      1122       641      1036       610       971 
dram[5]:       980      1074      1033      1098      1177      1264      1199      1270      1330      1430      1026      1073       910       995       859       930 
total dram writes = 99659
bank skew: 1471/600 = 2.45
chip skew: 17693/15530 = 1.14
average mf latency per bank:
dram[0]:       5905      2961      5742      3072      5173      2767      5246      2958      4541      2806      4308      3603      3632      2235      3813      2267
dram[1]:       4462      2460      4413      2607      4341      2423      4680      2527      4109      2428      4394      2914      3613      1771      3669      1705
dram[2]:       2947      5242      2990      5481      2806      4842      2827      5158      2810      4293      3338      4445      2160      3535      2180      3944
dram[3]:       2557      4157      2574      4271      2442      3874      2470      4137      2428      3467      2833      3950      1787      3194      1692      3304
dram[4]:       6100      2879      5851      3061      5247      2700      5258      2828      4426      2651      4200      3259      3599      2084      4035      2219
dram[5]:       4176      2570      4123      2756      3956      2508      4321      2661      3941      2460      4090      3029      3439      1807      3359      1798
maximum mf latency per bank:
dram[0]:        645      1040       964       673      1105       833      1137       862       867       884       816      1078       680      1137       722      1034
dram[1]:        719       634       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1017       696       767       996       764      1103       900      1140       916       932       961       702      1205       626      1027       712
dram[3]:        638       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       924      1001       678      1106       753      1112       748       924       868       745       966       657       989       718       933
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1103163 n_act=5240 n_pre=5224 n_ref_event=0 n_req=47861 n_rd=35818 n_rd_L2_A=0 n_write=0 n_wr_bk=15547 bw_util=0.08819
n_activity=258694 dram_eff=0.3971
bk0: 2016a 1141539i bk1: 2710a 1135418i bk2: 1874a 1144676i bk3: 2442a 1139370i bk4: 2082a 1140866i bk5: 2776a 1134339i bk6: 2102a 1142463i bk7: 2820a 1136587i bk8: 2196a 1139699i bk9: 3150a 1131915i bk10: 1742a 1142482i bk11: 2438a 1137176i bk12: 1592a 1145883i bk13: 2280a 1137636i bk14: 1472a 1146892i bk15: 2126a 1141843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890746
Row_Buffer_Locality_read = 0.945446
Row_Buffer_Locality_write = 0.728058
Bank_Level_Parallism = 2.074082
Bank_Level_Parallism_Col = 2.023575
Bank_Level_Parallism_Ready = 1.171670
write_to_read_ratio_blp_rw_average = 0.497332
GrpLevelPara = 1.542410 

BW Util details:
bwutil = 0.088193 
total_CMD = 1164833 
util_bw = 102730 
Wasted_Col = 77077 
Wasted_Row = 36471 
Idle = 948555 

BW Util Bottlenecks: 
RCDc_limit = 18440 
RCDWRc_limit = 15472 
WTRc_limit = 12643 
RTWc_limit = 51508 
CCDLc_limit = 41526 
rwq = 0 
CCDLc_limit_alone = 28193 
WTRc_limit_alone = 11263 
RTWc_limit_alone = 39555 

Commands details: 
total_CMD = 1164833 
n_nop = 1103163 
Read = 35818 
Write = 0 
L2_Alloc = 0 
L2_WB = 15547 
n_act = 5240 
n_pre = 5224 
n_ref = 0 
n_req = 47861 
total_req = 51365 

Dual Bus Interface Util: 
issued_total_row = 10464 
issued_total_col = 51365 
Row_Bus_Util =  0.008983 
CoL_Bus_Util = 0.044096 
Either_Row_CoL_Bus_Util = 0.052943 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.002578 
queue_avg = 1.488679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1097023 n_act=5539 n_pre=5523 n_ref_event=0 n_req=52861 n_rd=39266 n_rd_L2_A=0 n_write=0 n_wr_bk=17685 bw_util=0.09778
n_activity=268137 dram_eff=0.4248
bk0: 2400a 1134731i bk1: 2662a 1134284i bk2: 2222a 1139808i bk3: 2426a 1137610i bk4: 2538a 1133467i bk5: 2766a 1130692i bk6: 2592a 1135097i bk7: 2812a 1134961i bk8: 2920a 1130885i bk9: 3120a 1130441i bk10: 2246a 1136715i bk11: 2394a 1135748i bk12: 1992a 1139011i bk13: 2228a 1136094i bk14: 1846a 1142682i bk15: 2102a 1141131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895481
Row_Buffer_Locality_read = 0.947232
Row_Buffer_Locality_write = 0.746010
Bank_Level_Parallism = 2.269526
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.220079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097784 
total_CMD = 1164833 
util_bw = 113902 
Wasted_Col = 79250 
Wasted_Row = 35546 
Idle = 936135 

BW Util Bottlenecks: 
RCDc_limit = 18750 
RCDWRc_limit = 15223 
WTRc_limit = 15139 
RTWc_limit = 58245 
CCDLc_limit = 42657 
rwq = 0 
CCDLc_limit_alone = 28776 
WTRc_limit_alone = 13581 
RTWc_limit_alone = 45922 

Commands details: 
total_CMD = 1164833 
n_nop = 1097023 
Read = 39266 
Write = 0 
L2_Alloc = 0 
L2_WB = 17685 
n_act = 5539 
n_pre = 5523 
n_ref = 0 
n_req = 52861 
total_req = 56951 

Dual Bus Interface Util: 
issued_total_row = 11062 
issued_total_col = 56951 
Row_Bus_Util =  0.009497 
CoL_Bus_Util = 0.048892 
Either_Row_CoL_Bus_Util = 0.058214 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.002994 
queue_avg = 1.775093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77509
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1103023 n_act=5320 n_pre=5304 n_ref_event=0 n_req=47869 n_rd=35820 n_rd_L2_A=0 n_write=0 n_wr_bk=15556 bw_util=0.08821
n_activity=260468 dram_eff=0.3945
bk0: 2716a 1135235i bk1: 2026a 1141742i bk2: 2456a 1138912i bk3: 1872a 1144393i bk4: 2760a 1135131i bk5: 2084a 1140856i bk6: 2840a 1136778i bk7: 2086a 1142465i bk8: 3146a 1131897i bk9: 2190a 1140345i bk10: 2522a 1137473i bk11: 1662a 1144271i bk12: 2282a 1137231i bk13: 1588a 1145710i bk14: 2146a 1140715i bk15: 1444a 1147127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889156
Row_Buffer_Locality_read = 0.944612
Row_Buffer_Locality_write = 0.724292
Bank_Level_Parallism = 2.055666
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.178555
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088212 
total_CMD = 1164833 
util_bw = 102752 
Wasted_Col = 77468 
Wasted_Row = 37160 
Idle = 947453 

BW Util Bottlenecks: 
RCDc_limit = 18679 
RCDWRc_limit = 15608 
WTRc_limit = 12670 
RTWc_limit = 49857 
CCDLc_limit = 40923 
rwq = 0 
CCDLc_limit_alone = 27852 
WTRc_limit_alone = 11386 
RTWc_limit_alone = 38070 

Commands details: 
total_CMD = 1164833 
n_nop = 1103023 
Read = 35820 
Write = 0 
L2_Alloc = 0 
L2_WB = 15556 
n_act = 5320 
n_pre = 5304 
n_ref = 0 
n_req = 47869 
total_req = 51376 

Dual Bus Interface Util: 
issued_total_row = 10624 
issued_total_col = 51376 
Row_Bus_Util =  0.009121 
CoL_Bus_Util = 0.044106 
Either_Row_CoL_Bus_Util = 0.053063 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003074 
queue_avg = 1.436546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43655
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1096872 n_act=5584 n_pre=5568 n_ref_event=0 n_req=52926 n_rd=39324 n_rd_L2_A=0 n_write=0 n_wr_bk=17693 bw_util=0.0979
n_activity=268140 dram_eff=0.4253
bk0: 2674a 1133457i bk1: 2400a 1134965i bk2: 2434a 1137150i bk3: 2216a 1140273i bk4: 2770a 1132178i bk5: 2552a 1133372i bk6: 2820a 1135252i bk7: 2584a 1135434i bk8: 3122a 1129978i bk9: 2938a 1129805i bk10: 2474a 1136179i bk11: 2168a 1135832i bk12: 2236a 1135064i bk13: 1984a 1139919i bk14: 2116a 1139846i bk15: 1836a 1143152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894778
Row_Buffer_Locality_read = 0.947182
Row_Buffer_Locality_write = 0.743273
Bank_Level_Parallism = 2.274604
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.216535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.097897 
total_CMD = 1164833 
util_bw = 114034 
Wasted_Col = 79066 
Wasted_Row = 35674 
Idle = 936059 

BW Util Bottlenecks: 
RCDc_limit = 18905 
RCDWRc_limit = 15229 
WTRc_limit = 14684 
RTWc_limit = 58665 
CCDLc_limit = 42108 
rwq = 0 
CCDLc_limit_alone = 28429 
WTRc_limit_alone = 13222 
RTWc_limit_alone = 46448 

Commands details: 
total_CMD = 1164833 
n_nop = 1096872 
Read = 39324 
Write = 0 
L2_Alloc = 0 
L2_WB = 17693 
n_act = 5584 
n_pre = 5568 
n_ref = 0 
n_req = 52926 
total_req = 57017 

Dual Bus Interface Util: 
issued_total_row = 11152 
issued_total_col = 57017 
Row_Bus_Util =  0.009574 
CoL_Bus_Util = 0.048949 
Either_Row_CoL_Bus_Util = 0.058344 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.003061 
queue_avg = 1.757594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1103237 n_act=5261 n_pre=5245 n_ref_event=463904 n_req=47788 n_rd=35752 n_rd_L2_A=0 n_write=0 n_wr_bk=15530 bw_util=0.08805
n_activity=257470 dram_eff=0.3984
bk0: 2010a 1141779i bk1: 2682a 1135114i bk2: 1894a 1145294i bk3: 2442a 1138823i bk4: 2068a 1140523i bk5: 2780a 1133279i bk6: 2106a 1142770i bk7: 2816a 1136817i bk8: 2176a 1139576i bk9: 3152a 1131840i bk10: 1714a 1143148i bk11: 2452a 1136448i bk12: 1578a 1145210i bk13: 2286a 1137483i bk14: 1468a 1147452i bk15: 2128a 1141900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890224
Row_Buffer_Locality_read = 0.945290
Row_Buffer_Locality_write = 0.726653
Bank_Level_Parallism = 2.088439
Bank_Level_Parallism_Col = 2.025125
Bank_Level_Parallism_Ready = 1.169366
write_to_read_ratio_blp_rw_average = 0.494195
GrpLevelPara = 1.538587 

BW Util details:
bwutil = 0.088050 
total_CMD = 1164833 
util_bw = 102564 
Wasted_Col = 77238 
Wasted_Row = 35593 
Idle = 949438 

BW Util Bottlenecks: 
RCDc_limit = 18338 
RCDWRc_limit = 15470 
WTRc_limit = 13384 
RTWc_limit = 51622 
CCDLc_limit = 41337 
rwq = 0 
CCDLc_limit_alone = 27804 
WTRc_limit_alone = 12000 
RTWc_limit_alone = 39473 

Commands details: 
total_CMD = 1164833 
n_nop = 1103237 
Read = 35752 
Write = 0 
L2_Alloc = 0 
L2_WB = 15530 
n_act = 5261 
n_pre = 5245 
n_ref = 463904 
n_req = 47788 
total_req = 51282 

Dual Bus Interface Util: 
issued_total_row = 10506 
issued_total_col = 51282 
Row_Bus_Util =  0.009019 
CoL_Bus_Util = 0.044025 
Either_Row_CoL_Bus_Util = 0.052880 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.003117 
queue_avg = 1.487498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1164833 n_nop=1097995 n_act=5143 n_pre=5127 n_ref_event=0 n_req=52694 n_rd=39122 n_rd_L2_A=0 n_write=0 n_wr_bk=17648 bw_util=0.09747
n_activity=261654 dram_eff=0.4339
bk0: 2398a 1136567i bk1: 2602a 1134201i bk2: 2242a 1139467i bk3: 2428a 1137545i bk4: 2542a 1132743i bk5: 2778a 1131830i bk6: 2592a 1135050i bk7: 2804a 1135038i bk8: 2904a 1129977i bk9: 3126a 1129838i bk10: 2166a 1136242i bk11: 2400a 1135109i bk12: 1968a 1137953i bk13: 2232a 1138461i bk14: 1846a 1141712i bk15: 2094a 1141775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902683
Row_Buffer_Locality_read = 0.951945
Row_Buffer_Locality_write = 0.760684
Bank_Level_Parallism = 2.338352
Bank_Level_Parallism_Col = 2.267304
Bank_Level_Parallism_Ready = 1.214020
write_to_read_ratio_blp_rw_average = 0.525742
GrpLevelPara = 1.716608 

BW Util details:
bwutil = 0.097473 
total_CMD = 1164833 
util_bw = 113540 
Wasted_Col = 78746 
Wasted_Row = 29954 
Idle = 942593 

BW Util Bottlenecks: 
RCDc_limit = 17016 
RCDWRc_limit = 13952 
WTRc_limit = 15757 
RTWc_limit = 64988 
CCDLc_limit = 41861 
rwq = 0 
CCDLc_limit_alone = 28773 
WTRc_limit_alone = 14293 
RTWc_limit_alone = 53364 

Commands details: 
total_CMD = 1164833 
n_nop = 1097995 
Read = 39122 
Write = 0 
L2_Alloc = 0 
L2_WB = 17648 
n_act = 5143 
n_pre = 5127 
n_ref = 0 
n_req = 52694 
total_req = 56770 

Dual Bus Interface Util: 
issued_total_row = 10270 
issued_total_col = 56770 
Row_Bus_Util =  0.008817 
CoL_Bus_Util = 0.048737 
Either_Row_CoL_Bus_Util = 0.057380 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.003022 
queue_avg = 1.666736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106148, Miss = 19714, Miss_rate = 0.186, Pending_hits = 7464, Reservation_fails = 5401
L2_cache_bank[1]: Access = 108286, Miss = 26310, Miss_rate = 0.243, Pending_hits = 9267, Reservation_fails = 6576
L2_cache_bank[2]: Access = 118646, Miss = 24118, Miss_rate = 0.203, Pending_hits = 8393, Reservation_fails = 5900
L2_cache_bank[3]: Access = 101692, Miss = 26110, Miss_rate = 0.257, Pending_hits = 9104, Reservation_fails = 7689
L2_cache_bank[4]: Access = 107698, Miss = 26440, Miss_rate = 0.246, Pending_hits = 9101, Reservation_fails = 5570
L2_cache_bank[5]: Access = 106300, Miss = 19578, Miss_rate = 0.184, Pending_hits = 7537, Reservation_fails = 6773
L2_cache_bank[6]: Access = 100876, Miss = 26238, Miss_rate = 0.260, Pending_hits = 8838, Reservation_fails = 5349
L2_cache_bank[7]: Access = 119610, Miss = 24020, Miss_rate = 0.201, Pending_hits = 8606, Reservation_fails = 6407
L2_cache_bank[8]: Access = 105082, Miss = 19646, Miss_rate = 0.187, Pending_hits = 7257, Reservation_fails = 4966
L2_cache_bank[9]: Access = 107914, Miss = 26302, Miss_rate = 0.244, Pending_hits = 9219, Reservation_fails = 6193
L2_cache_bank[10]: Access = 118876, Miss = 24008, Miss_rate = 0.202, Pending_hits = 8349, Reservation_fails = 5499
L2_cache_bank[11]: Access = 100708, Miss = 26060, Miss_rate = 0.259, Pending_hits = 8751, Reservation_fails = 5078
L2_total_cache_accesses = 1301836
L2_total_cache_misses = 288544
L2_total_cache_miss_rate = 0.2216
L2_total_cache_pending_hits = 101886
L2_total_cache_reservation_fails = 71401
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1301836
icnt_total_pkts_simt_to_mem=495895
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1684063
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1797531
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228731
	minimum = 0 (at node 0)
	maximum = 0.00143544 (at node 13)
Accepted packet rate average = 0.000228731
	minimum = 0 (at node 0)
	maximum = 0.00474029 (at node 13)
Injected flit rate average = 0.000247276
	minimum = 0 (at node 0)
	maximum = 0.00193617 (at node 13)
Accepted flit rate average= 0.000247276
	minimum = 0 (at node 0)
	maximum = 0.00474029 (at node 13)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9515 (28 samples)
	minimum = 5 (28 samples)
	maximum = 211.607 (28 samples)
Network latency average = 18.8374 (28 samples)
	minimum = 5 (28 samples)
	maximum = 208.071 (28 samples)
Flit latency average = 18.0827 (28 samples)
	minimum = 5 (28 samples)
	maximum = 207.536 (28 samples)
Fragmentation average = 0.0006843 (28 samples)
	minimum = 0 (28 samples)
	maximum = 37.7857 (28 samples)
Injected packet rate average = 0.0751725 (28 samples)
	minimum = 0.028801 (28 samples)
	maximum = 0.194793 (28 samples)
Accepted packet rate average = 0.0751725 (28 samples)
	minimum = 0.0264356 (28 samples)
	maximum = 0.111751 (28 samples)
Injected flit rate average = 0.0802416 (28 samples)
	minimum = 0.0373859 (28 samples)
	maximum = 0.194972 (28 samples)
Accepted flit rate average = 0.0802416 (28 samples)
	minimum = 0.0358583 (28 samples)
	maximum = 0.111751 (28 samples)
Injected packet size average = 1.06743 (28 samples)
Accepted packet size average = 1.06743 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 53 sec (3713 sec)
gpgpu_simulation_rate = 43795 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 2953586x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (22,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
kernel_stream_id = 61656
gpu_sim_cycle = 33763
gpu_sim_insn = 432960
gpu_ipc =      12.8235
gpu_tot_sim_cycle = 916229
gpu_tot_sim_insn = 163046768
gpu_tot_ipc =     177.9542
gpu_tot_issued_cta = 6896
gpu_occupancy = 3.0559% 
gpu_tot_occupancy = 34.2916% 
max_total_param_size = 0
gpu_stall_dramfull = 78177
gpu_stall_icnt2sh    = 205912
partiton_level_parallism =       0.0828
partiton_level_parallism_total  =       0.4203
partiton_level_parallism_util =       1.0995
partiton_level_parallism_util_total  =       1.8015
L2_BW  =       6.5124 GB/Sec
L2_BW_total  =      32.0673 GB/Sec
gpu_total_sim_rate=43042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2667866
	L1I_total_cache_misses = 37139
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 27198
L1D_cache:
	L1D_cache_core[0]: Access = 29647, Miss = 17874, Miss_rate = 0.603, Pending_hits = 1705, Reservation_fails = 9180
	L1D_cache_core[1]: Access = 29470, Miss = 17562, Miss_rate = 0.596, Pending_hits = 1990, Reservation_fails = 7714
	L1D_cache_core[2]: Access = 29598, Miss = 17645, Miss_rate = 0.596, Pending_hits = 1861, Reservation_fails = 9695
	L1D_cache_core[3]: Access = 29117, Miss = 17609, Miss_rate = 0.605, Pending_hits = 1945, Reservation_fails = 12141
	L1D_cache_core[4]: Access = 29917, Miss = 17491, Miss_rate = 0.585, Pending_hits = 2077, Reservation_fails = 7912
	L1D_cache_core[5]: Access = 29805, Miss = 17851, Miss_rate = 0.599, Pending_hits = 1896, Reservation_fails = 7759
	L1D_cache_core[6]: Access = 29838, Miss = 17873, Miss_rate = 0.599, Pending_hits = 1837, Reservation_fails = 9864
	L1D_cache_core[7]: Access = 29774, Miss = 17640, Miss_rate = 0.592, Pending_hits = 1763, Reservation_fails = 6844
	L1D_cache_core[8]: Access = 30158, Miss = 17751, Miss_rate = 0.589, Pending_hits = 1949, Reservation_fails = 6386
	L1D_cache_core[9]: Access = 29613, Miss = 17404, Miss_rate = 0.588, Pending_hits = 1942, Reservation_fails = 10148
	L1D_cache_core[10]: Access = 29549, Miss = 17938, Miss_rate = 0.607, Pending_hits = 1965, Reservation_fails = 11572
	L1D_cache_core[11]: Access = 29774, Miss = 17741, Miss_rate = 0.596, Pending_hits = 1853, Reservation_fails = 7457
	L1D_cache_core[12]: Access = 29646, Miss = 17926, Miss_rate = 0.605, Pending_hits = 1938, Reservation_fails = 11134
	L1D_cache_core[13]: Access = 29501, Miss = 17942, Miss_rate = 0.608, Pending_hits = 1844, Reservation_fails = 10747
	L1D_cache_core[14]: Access = 29582, Miss = 17433, Miss_rate = 0.589, Pending_hits = 1832, Reservation_fails = 8452
	L1D_total_cache_accesses = 444989
	L1D_total_cache_misses = 265680
	L1D_total_cache_miss_rate = 0.5970
	L1D_total_cache_pending_hits = 28397
	L1D_total_cache_reservation_fails = 137005
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 161349
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8850
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44811
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 739123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13143
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9116
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 8206
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32332
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 752266

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 39111
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6392
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9116
ctas_completed 6896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
23565, 15792, 8556, 8556, 8556, 8556, 8556, 8556, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 8277, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 7998, 
gpgpu_n_tot_thrd_icount = 168803328
gpgpu_n_tot_w_icount = 5275104
gpgpu_n_stall_shd_mem = 287717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258270
gpgpu_n_mem_write_global = 114301
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5291008
gpgpu_n_store_insn = 1828816
gpgpu_n_shmem_insn = 59363664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136768
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 11445
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11445
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 211872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1037165	W0_Idle:6529811	W0_Scoreboard:6133502	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4933179
single_issue_nums: WS0:2674608	WS1:2600496	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2066160 {8:258270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8229672 {72:114301,}
traffic_breakdown_coretomem[INST_ACC_R] = 99880 {8:12485,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41323200 {40:1033080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828816 {8:228602,}
traffic_breakdown_memtocore[INST_ACC_R] = 1997600 {40:49940,}
maxmflatency = 1205 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 265 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:83446 	19811 	17430 	28114 	63575 	55712 	27205 	6790 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	700378 	494717 	65363 	1254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11676 	643 	147 	338831 	16897 	13298 	2947 	615 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	133993 	178278 	176418 	217021 	429008 	126994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	715 	311 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.170347  9.369898  8.765124  9.842105  7.913545  9.488833  8.428572  9.748744  7.883784  9.357918  7.627063  9.365922  8.720164  9.542169  9.798995 10.981274 
dram[1]:  9.432432 10.134286 10.640570 10.024242  9.045213  9.028846  9.010363 10.359460  8.437500  9.241830  8.373961  9.516035  9.456141  9.154303 10.268595 11.713115 
dram[2]:  9.149626  7.663717  9.738505  8.279461  9.617722  8.283133  9.853905  7.997093  9.340564  7.959016  9.070681  7.518771  9.318584  8.849372 10.612904  9.300971 
dram[3]:  9.938375  9.493939  9.940120 10.492958  9.096852  8.729591 10.770308  9.121053  9.004247  8.775056  9.976332  8.193820  8.762039  9.484099 10.573529 10.008097 
dram[4]:  7.874618  9.551181  9.003623  9.538243  7.901449  9.343903  8.409091  9.827848  7.732620  9.303880  7.764505  8.978666  8.853557  9.789474  9.539216 10.765568 
dram[5]: 11.031359 11.035256 11.534091 10.798680  9.498623  9.922873  9.946327 11.046783  8.610503  9.722864  9.082569  9.746223  9.401384 11.389513 10.952174 12.723982 
average row locality = 303959/32471 = 9.360937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       723      1133       750      1146       857      1317       851      1312       928      1478       728      1130       651      1060       610       978 
dram[1]:       951      1119       998      1136      1135      1300      1156      1318      1297      1468      1005      1117       890      1052       826       968 
dram[2]:      1130       729      1155       744      1310       859      1326       841      1473       933      1169       689      1056       650       987       600 
dram[3]:      1115       950      1144       990      1296      1143      1326      1148      1464      1305      1156       967      1052       887       976       819 
dram[4]:       720      1135       752      1147       847      1321       848      1314       922      1479       718      1130       652      1054       610       979 
dram[5]:       984      1083      1033      1098      1177      1264      1199      1270      1330      1430      1026      1073       926      1011       859       930 
total dram writes = 100098
bank skew: 1479/600 = 2.46
chip skew: 17738/15628 = 1.14
average mf latency per bank:
dram[0]:       5856      2935      5742      3065      5173      2752      5246      2967      4541      2802      4308      3588      3609      2264      3813      2267
dram[1]:       4434      2435      4413      2607      4341      2423      4680      2527      4109      2428      4394      2914      3597      1772      3669      1705
dram[2]:       2919      5220      2984      5481      2794      4842      2835      5158      2806      4293      3326      4445      2213      3513      2182      3944
dram[3]:       2532      4143      2574      4271      2442      3874      2470      4137      2428      3467      2833      3950      1795      3182      1692      3304
dram[4]:       6057      2860      5851      3055      5247      2686      5258      2836      4426      2648      4200      3247      3576      2127      4035      2220
dram[5]:       4159      2549      4123      2756      3956      2508      4321      2661      3941      2460      4090      3029      3408      1817      3359      1798
maximum mf latency per bank:
dram[0]:        645      1040       964       673      1105       833      1137       862       867       884       816      1078       680      1137       722      1034
dram[1]:        719       634       808       533       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1017       696       767       996       764      1103       900      1140       916       932       961       702      1205       626      1027       712
dram[3]:        638       700       553       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735       924      1001       678      1106       753      1112       748       924       868       745       966       657       989       718       933
dram[5]:        693       612       773       589       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1146975 n_act=5353 n_pre=5337 n_ref_event=0 n_req=48379 n_rd=36242 n_rd_L2_A=0 n_write=0 n_wr_bk=15652 bw_util=0.08582
n_activity=263591 dram_eff=0.3937
bk0: 2032a 1185921i bk1: 2806a 1179037i bk2: 1874a 1189215i bk3: 2474a 1183410i bk4: 2082a 1185398i bk5: 2820a 1178345i bk6: 2102a 1186986i bk7: 2860a 1180887i bk8: 2196a 1184251i bk9: 3182a 1176064i bk10: 1742a 1187050i bk11: 2470a 1181583i bk12: 1612a 1190078i bk13: 2352a 1181422i bk14: 1472a 1191469i bk15: 2166a 1185932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889580
Row_Buffer_Locality_read = 0.944677
Row_Buffer_Locality_write = 0.725056
Bank_Level_Parallism = 2.063510
Bank_Level_Parallism_Col = 2.015320
Bank_Level_Parallism_Ready = 1.170688
write_to_read_ratio_blp_rw_average = 0.495822
GrpLevelPara = 1.536774 

BW Util details:
bwutil = 0.085818 
total_CMD = 1209399 
util_bw = 103788 
Wasted_Col = 78568 
Wasted_Row = 37602 
Idle = 989441 

BW Util Bottlenecks: 
RCDc_limit = 19005 
RCDWRc_limit = 15814 
WTRc_limit = 12808 
RTWc_limit = 52116 
CCDLc_limit = 42016 
rwq = 0 
CCDLc_limit_alone = 28525 
WTRc_limit_alone = 11410 
RTWc_limit_alone = 40023 

Commands details: 
total_CMD = 1209399 
n_nop = 1146975 
Read = 36242 
Write = 0 
L2_Alloc = 0 
L2_WB = 15652 
n_act = 5353 
n_pre = 5337 
n_ref = 0 
n_req = 48379 
total_req = 51894 

Dual Bus Interface Util: 
issued_total_row = 10690 
issued_total_col = 51894 
Row_Bus_Util =  0.008839 
CoL_Bus_Util = 0.042909 
Either_Row_CoL_Bus_Util = 0.051616 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.002563 
queue_avg = 1.439640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1141318 n_act=5591 n_pre=5575 n_ref_event=0 n_req=53021 n_rd=39382 n_rd_L2_A=0 n_write=0 n_wr_bk=17736 bw_util=0.09446
n_activity=270670 dram_eff=0.422
bk0: 2416a 1179103i bk1: 2694a 1178459i bk2: 2222a 1184353i bk3: 2426a 1182162i bk4: 2538a 1178024i bk5: 2766a 1175251i bk6: 2592a 1179659i bk7: 2812a 1179527i bk8: 2920a 1175452i bk9: 3120a 1175012i bk10: 2246a 1181302i bk11: 2394a 1180338i bk12: 2012a 1183194i bk13: 2276a 1179983i bk14: 1846a 1187225i bk15: 2102a 1185680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894815
Row_Buffer_Locality_read = 0.946778
Row_Buffer_Locality_write = 0.744776
Bank_Level_Parallism = 2.260711
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.219441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094457 
total_CMD = 1209399 
util_bw = 114236 
Wasted_Col = 79844 
Wasted_Row = 36332 
Idle = 978987 

BW Util Bottlenecks: 
RCDc_limit = 19038 
RCDWRc_limit = 15411 
WTRc_limit = 15139 
RTWc_limit = 58317 
CCDLc_limit = 42763 
rwq = 0 
CCDLc_limit_alone = 28862 
WTRc_limit_alone = 13581 
RTWc_limit_alone = 45974 

Commands details: 
total_CMD = 1209399 
n_nop = 1141318 
Read = 39382 
Write = 0 
L2_Alloc = 0 
L2_WB = 17736 
n_act = 5591 
n_pre = 5575 
n_ref = 0 
n_req = 53021 
total_req = 57118 

Dual Bus Interface Util: 
issued_total_row = 11166 
issued_total_col = 57118 
Row_Bus_Util =  0.009233 
CoL_Bus_Util = 0.047228 
Either_Row_CoL_Bus_Util = 0.056293 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.002982 
queue_avg = 1.712030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1146864 n_act=5432 n_pre=5416 n_ref_event=0 n_req=48365 n_rd=36228 n_rd_L2_A=0 n_write=0 n_wr_bk=15651 bw_util=0.08579
n_activity=265049 dram_eff=0.3915
bk0: 2804a 1178925i bk1: 2034a 1186158i bk2: 2492a 1182973i bk3: 1872a 1188933i bk4: 2800a 1179206i bk5: 2084a 1185390i bk6: 2884a 1180996i bk7: 2086a 1187011i bk8: 3178a 1176032i bk9: 2190a 1184902i bk10: 2554a 1181736i bk11: 1662a 1188858i bk12: 2346a 1181173i bk13: 1608a 1189908i bk14: 2190a 1184754i bk15: 1444a 1191696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887977
Row_Buffer_Locality_read = 0.943718
Row_Buffer_Locality_write = 0.721595
Bank_Level_Parallism = 2.046133
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.177821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085793 
total_CMD = 1209399 
util_bw = 103758 
Wasted_Col = 78900 
Wasted_Row = 38267 
Idle = 988474 

BW Util Bottlenecks: 
RCDc_limit = 19275 
RCDWRc_limit = 15917 
WTRc_limit = 12858 
RTWc_limit = 50420 
CCDLc_limit = 41359 
rwq = 0 
CCDLc_limit_alone = 28144 
WTRc_limit_alone = 11557 
RTWc_limit_alone = 38506 

Commands details: 
total_CMD = 1209399 
n_nop = 1146864 
Read = 36228 
Write = 0 
L2_Alloc = 0 
L2_WB = 15651 
n_act = 5432 
n_pre = 5416 
n_ref = 0 
n_req = 48365 
total_req = 51879 

Dual Bus Interface Util: 
issued_total_row = 10848 
issued_total_col = 51879 
Row_Bus_Util =  0.008970 
CoL_Bus_Util = 0.042897 
Either_Row_CoL_Bus_Util = 0.051708 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.003070 
queue_avg = 1.389961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1141199 n_act=5631 n_pre=5615 n_ref_event=0 n_req=53066 n_rd=39424 n_rd_L2_A=0 n_write=0 n_wr_bk=17738 bw_util=0.09453
n_activity=270381 dram_eff=0.4228
bk0: 2698a 1177723i bk1: 2408a 1179399i bk2: 2434a 1181704i bk3: 2216a 1184831i bk4: 2770a 1176739i bk5: 2552a 1177936i bk6: 2820a 1179817i bk7: 2584a 1180000i bk8: 3122a 1174550i bk9: 2938a 1174385i bk10: 2474a 1180761i bk11: 2168a 1180421i bk12: 2284a 1178802i bk13: 2004a 1184081i bk14: 2116a 1184392i bk15: 1836a 1187704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894170
Row_Buffer_Locality_read = 0.946758
Row_Buffer_Locality_write = 0.742193
Bank_Level_Parallism = 2.265853
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.215990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.094530 
total_CMD = 1209399 
util_bw = 114324 
Wasted_Col = 79591 
Wasted_Row = 36546 
Idle = 978938 

BW Util Bottlenecks: 
RCDc_limit = 19169 
RCDWRc_limit = 15401 
WTRc_limit = 14684 
RTWc_limit = 58717 
CCDLc_limit = 42184 
rwq = 0 
CCDLc_limit_alone = 28489 
WTRc_limit_alone = 13222 
RTWc_limit_alone = 46484 

Commands details: 
total_CMD = 1209399 
n_nop = 1141199 
Read = 39424 
Write = 0 
L2_Alloc = 0 
L2_WB = 17738 
n_act = 5631 
n_pre = 5615 
n_ref = 0 
n_req = 53066 
total_req = 57162 

Dual Bus Interface Util: 
issued_total_row = 11246 
issued_total_col = 57162 
Row_Bus_Util =  0.009299 
CoL_Bus_Util = 0.047265 
Either_Row_CoL_Bus_Util = 0.056392 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.003050 
queue_avg = 1.695588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1147059 n_act=5377 n_pre=5361 n_ref_event=463904 n_req=48294 n_rd=36168 n_rd_L2_A=0 n_write=0 n_wr_bk=15628 bw_util=0.08566
n_activity=262191 dram_eff=0.3951
bk0: 2018a 1186203i bk1: 2770a 1178821i bk2: 1894a 1189827i bk3: 2474a 1182968i bk4: 2068a 1185057i bk5: 2824a 1177191i bk6: 2106a 1187300i bk7: 2860a 1181042i bk8: 2176a 1184138i bk9: 3184a 1175998i bk10: 1714a 1187711i bk11: 2484a 1180727i bk12: 1606a 1189338i bk13: 2350a 1181336i bk14: 1468a 1192027i bk15: 2172a 1185967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888972
Row_Buffer_Locality_read = 0.944343
Row_Buffer_Locality_write = 0.723817
Bank_Level_Parallism = 2.077366
Bank_Level_Parallism_Col = 2.016237
Bank_Level_Parallism_Ready = 1.168844
write_to_read_ratio_blp_rw_average = 0.492433
GrpLevelPara = 1.532316 

BW Util details:
bwutil = 0.085656 
total_CMD = 1209399 
util_bw = 103592 
Wasted_Col = 78783 
Wasted_Row = 36742 
Idle = 990282 

BW Util Bottlenecks: 
RCDc_limit = 18957 
RCDWRc_limit = 15823 
WTRc_limit = 13586 
RTWc_limit = 52171 
CCDLc_limit = 41840 
rwq = 0 
CCDLc_limit_alone = 28158 
WTRc_limit_alone = 12180 
RTWc_limit_alone = 39895 

Commands details: 
total_CMD = 1209399 
n_nop = 1147059 
Read = 36168 
Write = 0 
L2_Alloc = 0 
L2_WB = 15628 
n_act = 5377 
n_pre = 5361 
n_ref = 463904 
n_req = 48294 
total_req = 51796 

Dual Bus Interface Util: 
issued_total_row = 10738 
issued_total_col = 51796 
Row_Bus_Util =  0.008879 
CoL_Bus_Util = 0.042828 
Either_Row_CoL_Bus_Util = 0.051546 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.003112 
queue_avg = 1.439604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1209399 n_nop=1142360 n_act=5171 n_pre=5155 n_ref_event=0 n_req=52834 n_rd=39222 n_rd_L2_A=0 n_write=0 n_wr_bk=17693 bw_util=0.09412
n_activity=263332 dram_eff=0.4323
bk0: 2406a 1181002i bk1: 2626a 1178493i bk2: 2242a 1184017i bk3: 2428a 1182101i bk4: 2542a 1177303i bk5: 2778a 1176394i bk6: 2592a 1179616i bk7: 2804a 1179605i bk8: 2904a 1174547i bk9: 3126a 1174414i bk10: 2166a 1180822i bk11: 2400a 1179690i bk12: 1996a 1182035i bk13: 2272a 1182826i bk14: 1846a 1186264i bk15: 2094a 1186334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902411
Row_Buffer_Locality_read = 0.951736
Row_Buffer_Locality_write = 0.760285
Bank_Level_Parallism = 2.332567
Bank_Level_Parallism_Col = 2.263471
Bank_Level_Parallism_Ready = 1.213496
write_to_read_ratio_blp_rw_average = 0.525616
GrpLevelPara = 1.714631 

BW Util details:
bwutil = 0.094121 
total_CMD = 1209399 
util_bw = 113830 
Wasted_Col = 79173 
Wasted_Row = 30336 
Idle = 986060 

BW Util Bottlenecks: 
RCDc_limit = 17172 
RCDWRc_limit = 14051 
WTRc_limit = 15757 
RTWc_limit = 65145 
CCDLc_limit = 41937 
rwq = 0 
CCDLc_limit_alone = 28845 
WTRc_limit_alone = 14293 
RTWc_limit_alone = 53517 

Commands details: 
total_CMD = 1209399 
n_nop = 1142360 
Read = 39222 
Write = 0 
L2_Alloc = 0 
L2_WB = 17693 
n_act = 5171 
n_pre = 5155 
n_ref = 0 
n_req = 52834 
total_req = 56915 

Dual Bus Interface Util: 
issued_total_row = 10326 
issued_total_col = 56915 
Row_Bus_Util =  0.008538 
CoL_Bus_Util = 0.047061 
Either_Row_CoL_Bus_Util = 0.055432 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.003013 
queue_avg = 1.606537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106688, Miss = 19760, Miss_rate = 0.185, Pending_hits = 7532, Reservation_fails = 5897
L2_cache_bank[1]: Access = 109964, Miss = 26728, Miss_rate = 0.243, Pending_hits = 9371, Reservation_fails = 7410
L2_cache_bank[2]: Access = 119126, Miss = 24164, Miss_rate = 0.203, Pending_hits = 8461, Reservation_fails = 6400
L2_cache_bank[3]: Access = 102428, Miss = 26210, Miss_rate = 0.256, Pending_hits = 9246, Reservation_fails = 8627
L2_cache_bank[4]: Access = 109308, Miss = 26848, Miss_rate = 0.246, Pending_hits = 9197, Reservation_fails = 6310
L2_cache_bank[5]: Access = 106780, Miss = 19616, Miss_rate = 0.184, Pending_hits = 7580, Reservation_fails = 7032
L2_cache_bank[6]: Access = 101492, Miss = 26330, Miss_rate = 0.259, Pending_hits = 8955, Reservation_fails = 6093
L2_cache_bank[7]: Access = 120090, Miss = 24058, Miss_rate = 0.200, Pending_hits = 8650, Reservation_fails = 6665
L2_cache_bank[8]: Access = 105578, Miss = 19692, Miss_rate = 0.187, Pending_hits = 7306, Reservation_fails = 5226
L2_cache_bank[9]: Access = 109462, Miss = 26712, Miss_rate = 0.244, Pending_hits = 9310, Reservation_fails = 6918
L2_cache_bank[10]: Access = 119428, Miss = 24054, Miss_rate = 0.201, Pending_hits = 8401, Reservation_fails = 5757
L2_cache_bank[11]: Access = 101308, Miss = 26144, Miss_rate = 0.258, Pending_hits = 8863, Reservation_fails = 5818
L2_total_cache_accesses = 1311652
L2_total_cache_misses = 290316
L2_total_cache_miss_rate = 0.2213
L2_total_cache_pending_hits = 102872
L2_total_cache_reservation_fails = 78153
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 44423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25413
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15581
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 2971
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 299
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27966
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 897
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2971
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 705
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1118
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 27966
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1311652
icnt_total_pkts_simt_to_mem=499372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.45904
	minimum = 5
	maximum = 40
Network latency average = 5.44794
	minimum = 5
	maximum = 39
Slowest packet = 1696188
Flit latency average = 5.60287
	minimum = 5
	maximum = 38
Slowest flit = 1810411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0138339
	minimum = 0.00462044 (at node 13)
	maximum = 0.0496994 (at node 16)
Accepted packet rate average = 0.0138339
	minimum = 0.00385037 (at node 17)
	maximum = 0.0223914 (at node 0)
Injected flit rate average = 0.014582
	minimum = 0.00553861 (at node 13)
	maximum = 0.0496994 (at node 16)
Accepted flit rate average= 0.014582
	minimum = 0.00444273 (at node 17)
	maximum = 0.0223914 (at node 0)
Injected packet length average = 1.05408
Accepted packet length average = 1.05408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4517 (29 samples)
	minimum = 5 (29 samples)
	maximum = 205.69 (29 samples)
Network latency average = 18.3757 (29 samples)
	minimum = 5 (29 samples)
	maximum = 202.241 (29 samples)
Flit latency average = 17.6524 (29 samples)
	minimum = 5 (29 samples)
	maximum = 201.69 (29 samples)
Fragmentation average = 0.000660703 (29 samples)
	minimum = 0 (29 samples)
	maximum = 36.4828 (29 samples)
Injected packet rate average = 0.0730574 (29 samples)
	minimum = 0.0279672 (29 samples)
	maximum = 0.18979 (29 samples)
Accepted packet rate average = 0.0730574 (29 samples)
	minimum = 0.0256568 (29 samples)
	maximum = 0.10867 (29 samples)
Injected flit rate average = 0.0779775 (29 samples)
	minimum = 0.0362877 (29 samples)
	maximum = 0.189962 (29 samples)
Accepted flit rate average = 0.0779775 (29 samples)
	minimum = 0.034775 (29 samples)
	maximum = 0.10867 (29 samples)
Injected packet size average = 1.06735 (29 samples)
Accepted packet size average = 1.06735 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 8 sec (3788 sec)
gpgpu_simulation_rate = 43042 (inst/sec)
gpgpu_simulation_rate = 241 (cycle/sec)
gpgpu_silicon_slowdown = 2904564x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (22,22,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
kernel_stream_id = 61656
gpu_sim_cycle = 20804
gpu_sim_insn = 11523072
gpu_ipc =     553.8873
gpu_tot_sim_cycle = 937033
gpu_tot_sim_insn = 174569840
gpu_tot_ipc =     186.3006
gpu_tot_issued_cta = 7380
gpu_occupancy = 77.4826% 
gpu_tot_occupancy = 35.6408% 
max_total_param_size = 0
gpu_stall_dramfull = 90162
gpu_stall_icnt2sh    = 223302
partiton_level_parallism =       1.2549
partiton_level_parallism_total  =       0.4388
partiton_level_parallism_util =       1.8648
partiton_level_parallism_util_total  =       1.8054
L2_BW  =      95.7631 GB/Sec
L2_BW_total  =      33.4815 GB/Sec
gpu_total_sim_rate=45178

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2849850
	L1I_total_cache_misses = 38552
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29370
L1D_cache:
	L1D_cache_core[0]: Access = 31695, Miss = 18996, Miss_rate = 0.599, Pending_hits = 1879, Reservation_fails = 10429
	L1D_cache_core[1]: Access = 31582, Miss = 18933, Miss_rate = 0.599, Pending_hits = 2103, Reservation_fails = 9562
	L1D_cache_core[2]: Access = 31646, Miss = 18930, Miss_rate = 0.598, Pending_hits = 1987, Reservation_fails = 10486
	L1D_cache_core[3]: Access = 31293, Miss = 18952, Miss_rate = 0.606, Pending_hits = 2046, Reservation_fails = 12445
	L1D_cache_core[4]: Access = 31901, Miss = 18658, Miss_rate = 0.585, Pending_hits = 2227, Reservation_fails = 8409
	L1D_cache_core[5]: Access = 31917, Miss = 19188, Miss_rate = 0.601, Pending_hits = 2007, Reservation_fails = 8821
	L1D_cache_core[6]: Access = 31950, Miss = 19168, Miss_rate = 0.600, Pending_hits = 1986, Reservation_fails = 10403
	L1D_cache_core[7]: Access = 31886, Miss = 18862, Miss_rate = 0.592, Pending_hits = 1943, Reservation_fails = 7018
	L1D_cache_core[8]: Access = 32334, Miss = 19108, Miss_rate = 0.591, Pending_hits = 2130, Reservation_fails = 7105
	L1D_cache_core[9]: Access = 31533, Miss = 18574, Miss_rate = 0.589, Pending_hits = 2109, Reservation_fails = 10478
	L1D_cache_core[10]: Access = 31469, Miss = 19080, Miss_rate = 0.606, Pending_hits = 2075, Reservation_fails = 12315
	L1D_cache_core[11]: Access = 31822, Miss = 19014, Miss_rate = 0.598, Pending_hits = 2001, Reservation_fails = 9267
	L1D_cache_core[12]: Access = 31758, Miss = 19171, Miss_rate = 0.604, Pending_hits = 2121, Reservation_fails = 11349
	L1D_cache_core[13]: Access = 31613, Miss = 19194, Miss_rate = 0.607, Pending_hits = 1948, Reservation_fails = 11161
	L1D_cache_core[14]: Access = 31566, Miss = 18643, Miss_rate = 0.591, Pending_hits = 1933, Reservation_fails = 9524
	L1D_total_cache_accesses = 475965
	L1D_total_cache_misses = 284471
	L1D_total_cache_miss_rate = 0.5977
	L1D_total_cache_pending_hits = 30495
	L1D_total_cache_reservation_fails = 148772
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172965
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10947
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56427
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 919694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14556
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11288
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9544
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115776
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40076
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 934250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50657
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11288
ctas_completed 7380, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24216, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 180326400
gpgpu_n_tot_w_icount = 5635200
gpgpu_n_stall_shd_mem = 304211
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276558
gpgpu_n_mem_write_global = 122045
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662720
gpgpu_n_store_insn = 1952720
gpgpu_n_shmem_insn = 63576400
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508480
gpgpu_n_shmem_bkconflict = 64400
gpgpu_n_l1cache_bkconflict = 12451
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12451
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1109648	W0_Idle:6539703	W0_Scoreboard:6302913	W1:3160	W2:2960	W3:2760	W4:2560	W5:2360	W6:2160	W7:1960	W8:1760	W9:1560	W10:1360	W11:1160	W12:960	W13:760	W14:560	W15:340	W16:315545	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2854656	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2212464 {8:276558,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8787240 {72:122045,}
traffic_breakdown_coretomem[INST_ACC_R] = 100480 {8:12560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44249280 {40:1106232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952720 {8:244090,}
traffic_breakdown_memtocore[INST_ACC_R] = 2009600 {40:50240,}
maxmflatency = 1264 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:87000 	20348 	18076 	29239 	66894 	58249 	27869 	6800 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747244 	527272 	73856 	1980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11735 	659 	147 	360916 	18592 	14979 	3507 	626 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140183 	190407 	187059 	229425 	468116 	135162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	732 	333 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  7.982248  9.268765  8.733788  9.809524  7.884297  9.356808  8.463127  9.809756  7.857513  9.163265  7.643087  9.390711  8.745020  9.530612  9.650944 10.685315 
dram[1]:  9.241477  9.761658 10.604811  9.615385  8.836683  8.632034  8.957394 10.373712  8.363070  9.075050  8.326145  9.387812  9.457338  8.947369 10.242064 11.380597 
dram[2]:  9.102381  7.565460  9.791667  8.268608  9.494005  8.235632  9.837379  7.997191  9.239670  7.888021  9.076530  7.565217  9.318051  8.870445 10.624138  9.145454 
dram[3]:  9.427500  9.300000  9.595629 10.391891  8.767033  8.587379 10.651715  9.040609  8.822485  8.648188  9.870422  8.175824  8.727763  9.419795 10.158940  9.801527 
dram[4]:  7.757226  9.332512  8.961805  9.544959  7.872576  9.262791  8.394737  9.764564  7.634518  9.122200  7.777409  9.015666  8.846154  9.722388  9.453704 10.635417 
dram[5]: 10.771242 10.492795 11.356115 10.416919  9.396325  9.396181  9.872283 10.862638  8.634820  9.579176  8.973452  9.478753  9.354515 11.298932 10.962500 12.146341 
average row locality = 316351/34217 = 9.245434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       757      1176       782      1186       897      1365       883      1358       968      1526       750      1154       677      1091       642      1018 
dram[1]:       985      1188      1030      1200      1175      1380      1188      1382      1337      1548      1027      1158       916      1101       858      1032 
dram[2]:      1172       766      1195       776      1358       899      1371       873      1521       973      1194       708      1089       676      1027       632 
dram[3]:      1184       987      1208      1022      1376      1183      1390      1180      1544      1345      1200       986      1101       913      1040       851 
dram[4]:       755      1176       784      1187       887      1365       880      1359       962      1523       740      1152       675      1086       642      1019 
dram[5]:      1036      1134      1081      1146      1233      1324      1247      1318      1386      1490      1054      1109       960      1048       907       978 
total dram writes = 104118
bank skew: 1548/632 = 2.45
chip skew: 18510/16192 = 1.14
average mf latency per bank:
dram[0]:       5685      3519      5594      3532      5024      3173      5137      3344      4423      3132      4245      3862      3941      3469      3741      2863
dram[1]:       4350      2495      4339      2627      4252      2403      4612      2527      4035      2392      4342      2896      3797      2538      3614      1785
dram[2]:       3456      5055      3429      5344      3122      4706      3094      5044      2986      4186      3452      4390      2984      3827      2648      3862
dram[3]:       2569      4057      2598      4200      2419      3803      2470      4085      2394      3413      2816      3914      2553      3399      1768      3259
dram[4]:       5866      3344      5698      3435      5092      3002      5150      3099      4315      2880      4142      3410      4021      2927      3943      2678
dram[5]:       4032      2617      4009      2787      3838      2502      4213      2674      3831      2453      4028      3021      3636      2511      3268      1894
maximum mf latency per bank:
dram[0]:        645      1261       964      1264      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       634       808       697       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1214       696      1221       996       764      1103       900      1140       916       932       961       702      1205       626      1201       712
dram[3]:        638       700       689       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735      1217      1001      1225      1106       831      1112       748       924       868       745       966       657       989       718      1151
dram[5]:        693       612       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1172082 n_act=5595 n_pre=5579 n_ref_event=0 n_req=50229 n_rd=37538 n_rd_L2_A=0 n_write=0 n_wr_bk=16230 bw_util=0.08694
n_activity=275565 dram_eff=0.3902
bk0: 2108a 1212475i bk1: 2920a 1205509i bk2: 1938a 1215989i bk3: 2570a 1210021i bk4: 2162a 1212048i bk5: 2938a 1204638i bk6: 2166a 1213811i bk7: 2956a 1207563i bk8: 2276a 1210911i bk9: 3314a 1202264i bk10: 1786a 1214115i bk11: 2530a 1208554i bk12: 1664a 1217079i bk13: 2424a 1208220i bk14: 1536a 1218239i bk15: 2250a 1212519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888829
Row_Buffer_Locality_read = 0.943737
Row_Buffer_Locality_write = 0.726420
Bank_Level_Parallism = 2.043319
Bank_Level_Parallism_Col = 1.996172
Bank_Level_Parallism_Ready = 1.167479
write_to_read_ratio_blp_rw_average = 0.493129
GrpLevelPara = 1.530454 

BW Util details:
bwutil = 0.086943 
total_CMD = 1236859 
util_bw = 107536 
Wasted_Col = 81914 
Wasted_Row = 39752 
Idle = 1007657 

BW Util Bottlenecks: 
RCDc_limit = 20057 
RCDWRc_limit = 16511 
WTRc_limit = 13244 
RTWc_limit = 53497 
CCDLc_limit = 43234 
rwq = 0 
CCDLc_limit_alone = 29526 
WTRc_limit_alone = 11825 
RTWc_limit_alone = 41208 

Commands details: 
total_CMD = 1236859 
n_nop = 1172082 
Read = 37538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16230 
n_act = 5595 
n_pre = 5579 
n_ref = 0 
n_req = 50229 
total_req = 53768 

Dual Bus Interface Util: 
issued_total_row = 11174 
issued_total_col = 53768 
Row_Bus_Util =  0.009034 
CoL_Bus_Util = 0.043471 
Either_Row_CoL_Bus_Util = 0.052372 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.002547 
queue_avg = 1.446850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1165753 n_act=5935 n_pre=5919 n_ref_event=0 n_req=55326 n_rd=40954 n_rd_L2_A=0 n_write=0 n_wr_bk=18505 bw_util=0.09615
n_activity=285383 dram_eff=0.4167
bk0: 2496a 1205643i bk1: 2850a 1204172i bk2: 2286a 1211256i bk3: 2554a 1208181i bk4: 2618a 1204530i bk5: 2926a 1200631i bk6: 2656a 1206334i bk7: 2940a 1205911i bk8: 3000a 1201976i bk9: 3280a 1201002i bk10: 2290a 1208157i bk11: 2478a 1206961i bk12: 2064a 1210155i bk13: 2376a 1206352i bk14: 1910a 1214025i bk15: 2230a 1211569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892980
Row_Buffer_Locality_read = 0.945036
Row_Buffer_Locality_write = 0.744642
Bank_Level_Parallism = 2.228325
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.213354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096145 
total_CMD = 1236859 
util_bw = 118918 
Wasted_Col = 84416 
Wasted_Row = 39203 
Idle = 994322 

BW Util Bottlenecks: 
RCDc_limit = 20584 
RCDWRc_limit = 16431 
WTRc_limit = 15896 
RTWc_limit = 60053 
CCDLc_limit = 44314 
rwq = 0 
CCDLc_limit_alone = 30138 
WTRc_limit_alone = 14302 
RTWc_limit_alone = 47471 

Commands details: 
total_CMD = 1236859 
n_nop = 1165753 
Read = 40954 
Write = 0 
L2_Alloc = 0 
L2_WB = 18505 
n_act = 5935 
n_pre = 5919 
n_ref = 0 
n_req = 55326 
total_req = 59459 

Dual Bus Interface Util: 
issued_total_row = 11854 
issued_total_col = 59459 
Row_Bus_Util =  0.009584 
CoL_Bus_Util = 0.048073 
Either_Row_CoL_Bus_Util = 0.057489 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.002911 
queue_avg = 1.727266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1172010 n_act=5660 n_pre=5644 n_ref_event=0 n_req=50201 n_rd=37510 n_rd_L2_A=0 n_write=0 n_wr_bk=16230 bw_util=0.0869
n_activity=277095 dram_eff=0.3879
bk0: 2918a 1205477i bk1: 2118a 1212808i bk2: 2588a 1209666i bk3: 1936a 1215766i bk4: 2916a 1205630i bk5: 2164a 1212047i bk6: 2980a 1207568i bk7: 2150a 1213779i bk8: 3300a 1202436i bk9: 2270a 1211452i bk10: 2622a 1208477i bk11: 1702a 1215944i bk12: 2408a 1208054i bk13: 1660a 1216967i bk14: 2270a 1211535i bk15: 1508a 1218307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887532
Row_Buffer_Locality_read = 0.942975
Row_Buffer_Locality_write = 0.723662
Bank_Level_Parallism = 2.023731
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.173731
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086898 
total_CMD = 1236859 
util_bw = 107480 
Wasted_Col = 82349 
Wasted_Row = 40490 
Idle = 1006540 

BW Util Bottlenecks: 
RCDc_limit = 20310 
RCDWRc_limit = 16608 
WTRc_limit = 13257 
RTWc_limit = 51786 
CCDLc_limit = 42676 
rwq = 0 
CCDLc_limit_alone = 29229 
WTRc_limit_alone = 11932 
RTWc_limit_alone = 39664 

Commands details: 
total_CMD = 1236859 
n_nop = 1172010 
Read = 37510 
Write = 0 
L2_Alloc = 0 
L2_WB = 16230 
n_act = 5660 
n_pre = 5644 
n_ref = 0 
n_req = 50201 
total_req = 53740 

Dual Bus Interface Util: 
issued_total_row = 11304 
issued_total_col = 53740 
Row_Bus_Util =  0.009139 
CoL_Bus_Util = 0.043449 
Either_Row_CoL_Bus_Util = 0.052430 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.003007 
queue_avg = 1.399558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1165594 n_act=5990 n_pre=5974 n_ref_event=0 n_req=55383 n_rd=41006 n_rd_L2_A=0 n_write=0 n_wr_bk=18510 bw_util=0.09624
n_activity=285395 dram_eff=0.4171
bk0: 2856a 1203392i bk1: 2496a 1205990i bk2: 2562a 1207700i bk3: 2280a 1211564i bk4: 2930a 1202272i bk5: 2632a 1204413i bk6: 2948a 1205975i bk7: 2648a 1206672i bk8: 3282a 1200271i bk9: 3018a 1200846i bk10: 2562a 1207286i bk11: 2208a 1207427i bk12: 2384a 1205220i bk13: 2056a 1211086i bk14: 2244a 1210385i bk15: 1900a 1214410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892115
Row_Buffer_Locality_read = 0.944886
Row_Buffer_Locality_write = 0.741601
Bank_Level_Parallism = 2.233773
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.209980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.096237 
total_CMD = 1236859 
util_bw = 119032 
Wasted_Col = 84094 
Wasted_Row = 39600 
Idle = 994133 

BW Util Bottlenecks: 
RCDc_limit = 20772 
RCDWRc_limit = 16414 
WTRc_limit = 15184 
RTWc_limit = 60641 
CCDLc_limit = 43792 
rwq = 0 
CCDLc_limit_alone = 29800 
WTRc_limit_alone = 13703 
RTWc_limit_alone = 48130 

Commands details: 
total_CMD = 1236859 
n_nop = 1165594 
Read = 41006 
Write = 0 
L2_Alloc = 0 
L2_WB = 18510 
n_act = 5990 
n_pre = 5974 
n_ref = 0 
n_req = 55383 
total_req = 59516 

Dual Bus Interface Util: 
issued_total_row = 11964 
issued_total_col = 59516 
Row_Bus_Util =  0.009673 
CoL_Bus_Util = 0.048119 
Either_Row_CoL_Bus_Util = 0.057618 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.003017 
queue_avg = 1.710602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1172205 n_act=5622 n_pre=5606 n_ref_event=463904 n_req=50104 n_rd=37432 n_rd_L2_A=0 n_write=0 n_wr_bk=16192 bw_util=0.08671
n_activity=274103 dram_eff=0.3913
bk0: 2094a 1212882i bk1: 2880a 1205124i bk2: 1958a 1216661i bk3: 2570a 1209584i bk4: 2148a 1211680i bk5: 2934a 1203631i bk6: 2170a 1214101i bk7: 2956a 1207470i bk8: 2256a 1210751i bk9: 3304a 1202196i bk10: 1758a 1214724i bk11: 2548a 1207641i bk12: 1654a 1216225i bk13: 2414a 1208040i bk14: 1532a 1218852i bk15: 2256a 1212622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888093
Row_Buffer_Locality_read = 0.943311
Row_Buffer_Locality_write = 0.724984
Bank_Level_Parallism = 2.058857
Bank_Level_Parallism_Col = 1.998941
Bank_Level_Parallism_Ready = 1.166389
write_to_read_ratio_blp_rw_average = 0.490445
GrpLevelPara = 1.526500 

BW Util details:
bwutil = 0.086710 
total_CMD = 1236859 
util_bw = 107248 
Wasted_Col = 82132 
Wasted_Row = 38895 
Idle = 1008584 

BW Util Bottlenecks: 
RCDc_limit = 20049 
RCDWRc_limit = 16535 
WTRc_limit = 14011 
RTWc_limit = 53593 
CCDLc_limit = 43060 
rwq = 0 
CCDLc_limit_alone = 29169 
WTRc_limit_alone = 12595 
RTWc_limit_alone = 41118 

Commands details: 
total_CMD = 1236859 
n_nop = 1172205 
Read = 37432 
Write = 0 
L2_Alloc = 0 
L2_WB = 16192 
n_act = 5622 
n_pre = 5606 
n_ref = 463904 
n_req = 50104 
total_req = 53624 

Dual Bus Interface Util: 
issued_total_row = 11228 
issued_total_col = 53624 
Row_Bus_Util =  0.009078 
CoL_Bus_Util = 0.043355 
Either_Row_CoL_Bus_Util = 0.052273 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.003062 
queue_avg = 1.447430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236859 n_nop=1166867 n_act=5499 n_pre=5483 n_ref_event=0 n_req=55108 n_rd=40768 n_rd_L2_A=0 n_write=0 n_wr_bk=18451 bw_util=0.09576
n_activity=277777 dram_eff=0.4264
bk0: 2486a 1207578i bk1: 2776a 1204525i bk2: 2306a 1210480i bk3: 2556a 1208336i bk4: 2622a 1203839i bk5: 2930a 1201906i bk6: 2656a 1206090i bk7: 2932a 1205850i bk8: 2984a 1201186i bk9: 3278a 1200552i bk10: 2210a 1207638i bk11: 2484a 1206293i bk12: 2044a 1208886i bk13: 2372a 1209340i bk14: 1910a 1212949i bk15: 2222a 1212450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900486
Row_Buffer_Locality_read = 0.950034
Row_Buffer_Locality_write = 0.759623
Bank_Level_Parallism = 2.300495
Bank_Level_Parallism_Col = 2.232253
Bank_Level_Parallism_Ready = 1.207881
write_to_read_ratio_blp_rw_average = 0.522553
GrpLevelPara = 1.703214 

BW Util details:
bwutil = 0.095757 
total_CMD = 1236859 
util_bw = 118438 
Wasted_Col = 83588 
Wasted_Row = 32821 
Idle = 1002012 

BW Util Bottlenecks: 
RCDc_limit = 18548 
RCDWRc_limit = 14973 
WTRc_limit = 16528 
RTWc_limit = 67195 
CCDLc_limit = 43251 
rwq = 0 
CCDLc_limit_alone = 30024 
WTRc_limit_alone = 15041 
RTWc_limit_alone = 55455 

Commands details: 
total_CMD = 1236859 
n_nop = 1166867 
Read = 40768 
Write = 0 
L2_Alloc = 0 
L2_WB = 18451 
n_act = 5499 
n_pre = 5483 
n_ref = 0 
n_req = 55108 
total_req = 59219 

Dual Bus Interface Util: 
issued_total_row = 10982 
issued_total_col = 59219 
Row_Bus_Util =  0.008879 
CoL_Bus_Util = 0.047879 
Either_Row_CoL_Bus_Util = 0.056589 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.002986 
queue_avg = 1.618248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110928, Miss = 20524, Miss_rate = 0.185, Pending_hits = 7773, Reservation_fails = 5900
L2_cache_bank[1]: Access = 122548, Miss = 27970, Miss_rate = 0.228, Pending_hits = 9782, Reservation_fails = 7581
L2_cache_bank[2]: Access = 123282, Miss = 24928, Miss_rate = 0.202, Pending_hits = 8633, Reservation_fails = 6402
L2_cache_bank[3]: Access = 110976, Miss = 27726, Miss_rate = 0.250, Pending_hits = 9525, Reservation_fails = 8629
L2_cache_bank[4]: Access = 121864, Miss = 28078, Miss_rate = 0.230, Pending_hits = 9560, Reservation_fails = 6429
L2_cache_bank[5]: Access = 111112, Miss = 20382, Miss_rate = 0.183, Pending_hits = 7844, Reservation_fails = 7238
L2_cache_bank[6]: Access = 110032, Miss = 27852, Miss_rate = 0.253, Pending_hits = 9228, Reservation_fails = 6098
L2_cache_bank[7]: Access = 124338, Miss = 24824, Miss_rate = 0.200, Pending_hits = 8837, Reservation_fails = 6669
L2_cache_bank[8]: Access = 110070, Miss = 20450, Miss_rate = 0.186, Pending_hits = 7531, Reservation_fails = 5227
L2_cache_bank[9]: Access = 122014, Miss = 27928, Miss_rate = 0.229, Pending_hits = 9680, Reservation_fails = 7200
L2_cache_bank[10]: Access = 123832, Miss = 24812, Miss_rate = 0.200, Pending_hits = 8566, Reservation_fails = 5761
L2_cache_bank[11]: Access = 109596, Miss = 27638, Miss_rate = 0.252, Pending_hits = 9131, Reservation_fails = 5823
L2_total_cache_accesses = 1400592
L2_total_cache_misses = 303112
L2_total_cache_miss_rate = 0.2164
L2_total_cache_pending_hits = 106090
L2_total_cache_reservation_fails = 78957
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28535
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15813
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 304
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28278
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 912
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3019
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20048
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 744
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28278
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=1400592
icnt_total_pkts_simt_to_mem=533223
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.9545
	minimum = 5
	maximum = 303
Network latency average = 50.0447
	minimum = 5
	maximum = 303
Slowest packet = 1736212
Flit latency average = 47.356
	minimum = 5
	maximum = 303
Slowest flit = 1852769
Fragmentation average = 0.00743175
	minimum = 0
	maximum = 225
Injected packet rate average = 0.204816
	minimum = 0.0765718 (at node 0)
	maximum = 0.604884 (at node 16)
Accepted packet rate average = 0.204816
	minimum = 0.0612863 (at node 17)
	maximum = 0.309748 (at node 3)
Injected flit rate average = 0.218603
	minimum = 0.100125 (at node 10)
	maximum = 0.604884 (at node 16)
Accepted flit rate average= 0.218603
	minimum = 0.0839742 (at node 17)
	maximum = 0.309748 (at node 3)
Injected packet length average = 1.06731
Accepted packet length average = 1.06731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6018 (30 samples)
	minimum = 5 (30 samples)
	maximum = 208.933 (30 samples)
Network latency average = 19.4313 (30 samples)
	minimum = 5 (30 samples)
	maximum = 205.6 (30 samples)
Flit latency average = 18.6425 (30 samples)
	minimum = 5 (30 samples)
	maximum = 205.067 (30 samples)
Fragmentation average = 0.000886405 (30 samples)
	minimum = 0 (30 samples)
	maximum = 42.7667 (30 samples)
Injected packet rate average = 0.0774494 (30 samples)
	minimum = 0.0295873 (30 samples)
	maximum = 0.203627 (30 samples)
Accepted packet rate average = 0.0774494 (30 samples)
	minimum = 0.0268445 (30 samples)
	maximum = 0.115372 (30 samples)
Injected flit rate average = 0.082665 (30 samples)
	minimum = 0.0384157 (30 samples)
	maximum = 0.203793 (30 samples)
Accepted flit rate average = 0.082665 (30 samples)
	minimum = 0.036415 (30 samples)
	maximum = 0.115372 (30 samples)
Injected packet size average = 1.06734 (30 samples)
Accepted packet size average = 1.06734 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 24 sec (3864 sec)
gpgpu_simulation_rate = 45178 (inst/sec)
gpgpu_simulation_rate = 242 (cycle/sec)
gpgpu_silicon_slowdown = 2892561x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
kernel_stream_id = 61656
gpu_sim_cycle = 27917
gpu_sim_insn = 19880
gpu_ipc =       0.7121
gpu_tot_sim_cycle = 964950
gpu_tot_sim_insn = 174589720
gpu_tot_ipc =     180.9314
gpu_tot_issued_cta = 7381
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.5455% 
max_total_param_size = 0
gpu_stall_dramfull = 90162
gpu_stall_icnt2sh    = 223302
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4262
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8052
L2_BW  =       0.1139 GB/Sec
L2_BW_total  =      32.5161 GB/Sec
gpu_total_sim_rate=44515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2851522
	L1I_total_cache_misses = 38564
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29370
L1D_cache:
	L1D_cache_core[0]: Access = 31695, Miss = 18996, Miss_rate = 0.599, Pending_hits = 1879, Reservation_fails = 10429
	L1D_cache_core[1]: Access = 31582, Miss = 18933, Miss_rate = 0.599, Pending_hits = 2103, Reservation_fails = 9562
	L1D_cache_core[2]: Access = 31646, Miss = 18930, Miss_rate = 0.598, Pending_hits = 1987, Reservation_fails = 10486
	L1D_cache_core[3]: Access = 31293, Miss = 18952, Miss_rate = 0.606, Pending_hits = 2046, Reservation_fails = 12445
	L1D_cache_core[4]: Access = 31901, Miss = 18658, Miss_rate = 0.585, Pending_hits = 2227, Reservation_fails = 8409
	L1D_cache_core[5]: Access = 31917, Miss = 19188, Miss_rate = 0.601, Pending_hits = 2007, Reservation_fails = 8821
	L1D_cache_core[6]: Access = 31950, Miss = 19168, Miss_rate = 0.600, Pending_hits = 1986, Reservation_fails = 10403
	L1D_cache_core[7]: Access = 31917, Miss = 18878, Miss_rate = 0.591, Pending_hits = 1943, Reservation_fails = 7018
	L1D_cache_core[8]: Access = 32334, Miss = 19108, Miss_rate = 0.591, Pending_hits = 2130, Reservation_fails = 7105
	L1D_cache_core[9]: Access = 31533, Miss = 18574, Miss_rate = 0.589, Pending_hits = 2109, Reservation_fails = 10478
	L1D_cache_core[10]: Access = 31469, Miss = 19080, Miss_rate = 0.606, Pending_hits = 2075, Reservation_fails = 12315
	L1D_cache_core[11]: Access = 31822, Miss = 19014, Miss_rate = 0.598, Pending_hits = 2001, Reservation_fails = 9267
	L1D_cache_core[12]: Access = 31758, Miss = 19171, Miss_rate = 0.604, Pending_hits = 2121, Reservation_fails = 11349
	L1D_cache_core[13]: Access = 31613, Miss = 19194, Miss_rate = 0.607, Pending_hits = 1948, Reservation_fails = 11161
	L1D_cache_core[14]: Access = 31566, Miss = 18643, Miss_rate = 0.591, Pending_hits = 1933, Reservation_fails = 9524
	L1D_total_cache_accesses = 475996
	L1D_total_cache_misses = 284487
	L1D_total_cache_miss_rate = 0.5977
	L1D_total_cache_pending_hits = 30495
	L1D_total_cache_reservation_fails = 148772
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 172971
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10947
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56433
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 921354
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11288
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9544
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115792
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40091
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 935922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50657
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11288
ctas_completed 7381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
24216, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 180420768
gpgpu_n_tot_w_icount = 5638149
gpgpu_n_stall_shd_mem = 304715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276574
gpgpu_n_mem_write_global = 122060
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5662976
gpgpu_n_store_insn = 1952960
gpgpu_n_shmem_insn = 63581096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5508576
gpgpu_n_shmem_bkconflict = 64904
gpgpu_n_l1cache_bkconflict = 12451
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 64904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12451
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1109648	W0_Idle:6572557	W0_Scoreboard:6322942	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:315856	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293275
single_issue_nums: WS0:2857605	WS1:2780544	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2212592 {8:276574,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8788320 {72:122060,}
traffic_breakdown_coretomem[INST_ACC_R] = 100576 {8:12572,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44251840 {40:1106296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1952960 {8:244120,}
traffic_breakdown_memtocore[INST_ACC_R] = 2011520 {40:50288,}
maxmflatency = 1264 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:87015 	20348 	18076 	29239 	66910 	58257 	27869 	6800 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	747338 	527272 	73856 	1980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11747 	659 	147 	360947 	18592 	14979 	3507 	626 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140277 	190407 	187059 	229425 	468116 	135162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	742 	333 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     17919     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     12861     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  7.982248  9.268765  8.733788  9.809524  7.884297  9.356808  8.463127  9.809756  7.857513  9.163265  7.643087  9.390711  8.745020  9.530612  9.650944 10.685315 
dram[1]:  9.241477  9.761658 10.604811  9.615385  8.836683  8.632034  8.957394 10.373712  8.363070  9.075050  8.326145  9.387812  9.457338  8.947369 10.242064 11.380597 
dram[2]:  9.059102  7.565460  9.791667  8.268608  9.494005  8.235632  9.837379  7.997191  9.239670  7.888021  9.076530  7.565217  9.318051  8.870445 10.624138  9.145454 
dram[3]:  9.379653  9.300000  9.595629 10.391891  8.767033  8.587379 10.651715  9.040609  8.822485  8.648188  9.870422  8.175824  8.730458  9.419795 10.158940  9.801527 
dram[4]:  7.716332  9.332512  8.961805  9.544959  7.872576  9.262791  8.394737  9.764564  7.634518  9.122200  7.777409  9.015666  8.850203  9.722388  9.453704 10.635417 
dram[5]: 10.695793 10.492795 11.356115 10.416919  9.396325  9.396181  9.872283 10.862638  8.634820  9.579176  8.973452  9.478753  9.357860 11.298932 10.962500 12.146341 
average row locality = 316390/34229 = 9.243332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       757      1176       782      1186       897      1365       883      1358       968      1526       750      1154       677      1091       642      1018 
dram[1]:       985      1188      1030      1200      1175      1380      1188      1382      1337      1548      1027      1158       916      1101       858      1032 
dram[2]:      1174       766      1195       776      1358       899      1371       873      1521       973      1194       708      1089       676      1027       632 
dram[3]:      1186       987      1208      1022      1376      1183      1390      1180      1544      1345      1200       986      1102       913      1040       851 
dram[4]:       757      1176       784      1187       887      1365       880      1359       962      1523       740      1152       676      1086       642      1019 
dram[5]:      1038      1134      1081      1146      1233      1324      1247      1318      1386      1490      1054      1109       961      1048       907       978 
total dram writes = 104129
bank skew: 1548/632 = 2.45
chip skew: 18513/16195 = 1.14
average mf latency per bank:
dram[0]:       5685      3519      5594      3532      5024      3173      5137      3344      4423      3132      4245      3862      3941      3472      3741      2865
dram[1]:       4350      2495      4339      2627      4252      2403      4612      2527      4035      2392      4342      2896      3797      2538      3614      1785
dram[2]:       3451      5055      3429      5344      3122      4706      3094      5044      2986      4186      3452      4390      2985      3827      2650      3862
dram[3]:       2565      4057      2598      4200      2419      3803      2470      4085      2394      3413      2816      3914      2550      3399      1768      3259
dram[4]:       5851      3344      5698      3435      5092      3002      5150      3099      4315      2880      4142      3410      4015      2929      3943      2680
dram[5]:       4024      2617      4009      2787      3838      2502      4213      2674      3831      2453      4028      3021      3632      2511      3268      1894
maximum mf latency per bank:
dram[0]:        645      1261       964      1264      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       634       808       697       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1214       696      1221       996       764      1103       900      1140       916       932       961       702      1205       626      1201       712
dram[3]:        638       700       689       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735      1217      1001      1225      1106       831      1112       748       924       868       745       966       657       989       718      1151
dram[5]:        693       612       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1208932 n_act=5595 n_pre=5579 n_ref_event=0 n_req=50229 n_rd=37538 n_rd_L2_A=0 n_write=0 n_wr_bk=16230 bw_util=0.08443
n_activity=275565 dram_eff=0.3902
bk0: 2108a 1249325i bk1: 2920a 1242359i bk2: 1938a 1252839i bk3: 2570a 1246871i bk4: 2162a 1248898i bk5: 2938a 1241488i bk6: 2166a 1250661i bk7: 2956a 1244413i bk8: 2276a 1247761i bk9: 3314a 1239114i bk10: 1786a 1250965i bk11: 2530a 1245404i bk12: 1664a 1253929i bk13: 2424a 1245070i bk14: 1536a 1255089i bk15: 2250a 1249369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888829
Row_Buffer_Locality_read = 0.943737
Row_Buffer_Locality_write = 0.726420
Bank_Level_Parallism = 2.043319
Bank_Level_Parallism_Col = 1.996172
Bank_Level_Parallism_Ready = 1.167479
write_to_read_ratio_blp_rw_average = 0.493129
GrpLevelPara = 1.530454 

BW Util details:
bwutil = 0.084427 
total_CMD = 1273709 
util_bw = 107536 
Wasted_Col = 81914 
Wasted_Row = 39752 
Idle = 1044507 

BW Util Bottlenecks: 
RCDc_limit = 20057 
RCDWRc_limit = 16511 
WTRc_limit = 13244 
RTWc_limit = 53497 
CCDLc_limit = 43234 
rwq = 0 
CCDLc_limit_alone = 29526 
WTRc_limit_alone = 11825 
RTWc_limit_alone = 41208 

Commands details: 
total_CMD = 1273709 
n_nop = 1208932 
Read = 37538 
Write = 0 
L2_Alloc = 0 
L2_WB = 16230 
n_act = 5595 
n_pre = 5579 
n_ref = 0 
n_req = 50229 
total_req = 53768 

Dual Bus Interface Util: 
issued_total_row = 11174 
issued_total_col = 53768 
Row_Bus_Util =  0.008773 
CoL_Bus_Util = 0.042214 
Either_Row_CoL_Bus_Util = 0.050857 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.002547 
queue_avg = 1.404990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1202603 n_act=5935 n_pre=5919 n_ref_event=0 n_req=55326 n_rd=40954 n_rd_L2_A=0 n_write=0 n_wr_bk=18505 bw_util=0.09336
n_activity=285385 dram_eff=0.4167
bk0: 2496a 1242493i bk1: 2850a 1241022i bk2: 2286a 1248106i bk3: 2554a 1245031i bk4: 2618a 1241380i bk5: 2926a 1237481i bk6: 2656a 1243184i bk7: 2940a 1242761i bk8: 3000a 1238826i bk9: 3280a 1237852i bk10: 2290a 1245007i bk11: 2478a 1243811i bk12: 2064a 1247005i bk13: 2376a 1243202i bk14: 1910a 1250875i bk15: 2230a 1248419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892980
Row_Buffer_Locality_read = 0.945036
Row_Buffer_Locality_write = 0.744642
Bank_Level_Parallism = 2.228325
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.213354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093364 
total_CMD = 1273709 
util_bw = 118918 
Wasted_Col = 84416 
Wasted_Row = 39203 
Idle = 1031172 

BW Util Bottlenecks: 
RCDc_limit = 20584 
RCDWRc_limit = 16431 
WTRc_limit = 15896 
RTWc_limit = 60053 
CCDLc_limit = 44314 
rwq = 0 
CCDLc_limit_alone = 30138 
WTRc_limit_alone = 14302 
RTWc_limit_alone = 47471 

Commands details: 
total_CMD = 1273709 
n_nop = 1202603 
Read = 40954 
Write = 0 
L2_Alloc = 0 
L2_WB = 18505 
n_act = 5935 
n_pre = 5919 
n_ref = 0 
n_req = 55326 
total_req = 59459 

Dual Bus Interface Util: 
issued_total_row = 11854 
issued_total_col = 59459 
Row_Bus_Util =  0.009307 
CoL_Bus_Util = 0.046682 
Either_Row_CoL_Bus_Util = 0.055826 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.002911 
queue_avg = 1.677294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1208844 n_act=5663 n_pre=5647 n_ref_event=0 n_req=50210 n_rd=37518 n_rd_L2_A=0 n_write=0 n_wr_bk=16232 bw_util=0.0844
n_activity=277241 dram_eff=0.3877
bk0: 2926a 1242229i bk1: 2118a 1249655i bk2: 2588a 1246514i bk3: 1936a 1252614i bk4: 2916a 1242478i bk5: 2164a 1248895i bk6: 2980a 1244417i bk7: 2150a 1250628i bk8: 3300a 1239286i bk9: 2270a 1248302i bk10: 2622a 1245328i bk11: 1702a 1252795i bk12: 2408a 1244906i bk13: 1660a 1253819i bk14: 2270a 1248387i bk15: 1508a 1255159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887493
Row_Buffer_Locality_read = 0.942934
Row_Buffer_Locality_write = 0.723605
Bank_Level_Parallism = 2.023246
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.173699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084399 
total_CMD = 1273709 
util_bw = 107500 
Wasted_Col = 82386 
Wasted_Row = 40542 
Idle = 1043281 

BW Util Bottlenecks: 
RCDc_limit = 20334 
RCDWRc_limit = 16615 
WTRc_limit = 13257 
RTWc_limit = 51786 
CCDLc_limit = 42682 
rwq = 0 
CCDLc_limit_alone = 29235 
WTRc_limit_alone = 11932 
RTWc_limit_alone = 39664 

Commands details: 
total_CMD = 1273709 
n_nop = 1208844 
Read = 37518 
Write = 0 
L2_Alloc = 0 
L2_WB = 16232 
n_act = 5663 
n_pre = 5647 
n_ref = 0 
n_req = 50210 
total_req = 53750 

Dual Bus Interface Util: 
issued_total_row = 11310 
issued_total_col = 53750 
Row_Bus_Util =  0.008880 
CoL_Bus_Util = 0.042200 
Either_Row_CoL_Bus_Util = 0.050926 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.003006 
queue_avg = 1.359246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1202427 n_act=5993 n_pre=5977 n_ref_event=0 n_req=55393 n_rd=41014 n_rd_L2_A=0 n_write=0 n_wr_bk=18513 bw_util=0.09347
n_activity=285541 dram_eff=0.4169
bk0: 2864a 1240144i bk1: 2496a 1242836i bk2: 2562a 1244549i bk3: 2280a 1248413i bk4: 2930a 1239121i bk5: 2632a 1241262i bk6: 2948a 1242825i bk7: 2648a 1243522i bk8: 3282a 1237121i bk9: 3018a 1237696i bk10: 2562a 1244136i bk11: 2208a 1244277i bk12: 2384a 1242071i bk13: 2056a 1247937i bk14: 2244a 1247236i bk15: 1900a 1251261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892080
Row_Buffer_Locality_read = 0.944848
Row_Buffer_Locality_write = 0.741568
Bank_Level_Parallism = 2.233225
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.209941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.093470 
total_CMD = 1273709 
util_bw = 119054 
Wasted_Col = 84131 
Wasted_Row = 39650 
Idle = 1030874 

BW Util Bottlenecks: 
RCDc_limit = 20796 
RCDWRc_limit = 16421 
WTRc_limit = 15184 
RTWc_limit = 60641 
CCDLc_limit = 43798 
rwq = 0 
CCDLc_limit_alone = 29806 
WTRc_limit_alone = 13703 
RTWc_limit_alone = 48130 

Commands details: 
total_CMD = 1273709 
n_nop = 1202427 
Read = 41014 
Write = 0 
L2_Alloc = 0 
L2_WB = 18513 
n_act = 5993 
n_pre = 5977 
n_ref = 0 
n_req = 55393 
total_req = 59527 

Dual Bus Interface Util: 
issued_total_row = 11970 
issued_total_col = 59527 
Row_Bus_Util =  0.009398 
CoL_Bus_Util = 0.046735 
Either_Row_CoL_Bus_Util = 0.055964 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.003016 
queue_avg = 1.661287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1209038 n_act=5625 n_pre=5609 n_ref_event=463904 n_req=50114 n_rd=37440 n_rd_L2_A=0 n_write=0 n_wr_bk=16195 bw_util=0.08422
n_activity=274249 dram_eff=0.3911
bk0: 2102a 1249635i bk1: 2880a 1241970i bk2: 1958a 1253509i bk3: 2570a 1246432i bk4: 2148a 1248528i bk5: 2934a 1240479i bk6: 2170a 1250950i bk7: 2956a 1244319i bk8: 2256a 1247601i bk9: 3304a 1239046i bk10: 1758a 1251575i bk11: 2548a 1244492i bk12: 1654a 1253077i bk13: 2414a 1244892i bk14: 1532a 1255704i bk15: 2256a 1249474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888055
Row_Buffer_Locality_read = 0.943269
Row_Buffer_Locality_write = 0.724949
Bank_Level_Parallism = 2.058360
Bank_Level_Parallism_Col = 1.998657
Bank_Level_Parallism_Ready = 1.166355
write_to_read_ratio_blp_rw_average = 0.490367
GrpLevelPara = 1.526350 

BW Util details:
bwutil = 0.084219 
total_CMD = 1273709 
util_bw = 107270 
Wasted_Col = 82169 
Wasted_Row = 38945 
Idle = 1045325 

BW Util Bottlenecks: 
RCDc_limit = 20073 
RCDWRc_limit = 16542 
WTRc_limit = 14012 
RTWc_limit = 53593 
CCDLc_limit = 43066 
rwq = 0 
CCDLc_limit_alone = 29175 
WTRc_limit_alone = 12596 
RTWc_limit_alone = 41118 

Commands details: 
total_CMD = 1273709 
n_nop = 1209038 
Read = 37440 
Write = 0 
L2_Alloc = 0 
L2_WB = 16195 
n_act = 5625 
n_pre = 5609 
n_ref = 463904 
n_req = 50114 
total_req = 53635 

Dual Bus Interface Util: 
issued_total_row = 11234 
issued_total_col = 53635 
Row_Bus_Util =  0.008820 
CoL_Bus_Util = 0.042109 
Either_Row_CoL_Bus_Util = 0.050774 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.003062 
queue_avg = 1.405727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1273709 n_nop=1203700 n_act=5502 n_pre=5486 n_ref_event=0 n_req=55118 n_rd=40776 n_rd_L2_A=0 n_write=0 n_wr_bk=18454 bw_util=0.093
n_activity=277928 dram_eff=0.4262
bk0: 2494a 1244330i bk1: 2776a 1241371i bk2: 2306a 1247328i bk3: 2556a 1245185i bk4: 2622a 1240688i bk5: 2930a 1238755i bk6: 2656a 1242940i bk7: 2932a 1242700i bk8: 2984a 1238036i bk9: 3278a 1237402i bk10: 2210a 1244488i bk11: 2484a 1243143i bk12: 2044a 1245737i bk13: 2372a 1246191i bk14: 1910a 1249800i bk15: 2222a 1249302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900450
Row_Buffer_Locality_read = 0.949995
Row_Buffer_Locality_write = 0.759587
Bank_Level_Parallism = 2.299896
Bank_Level_Parallism_Col = 2.231927
Bank_Level_Parallism_Ready = 1.207843
write_to_read_ratio_blp_rw_average = 0.522472
GrpLevelPara = 1.703028 

BW Util details:
bwutil = 0.093004 
total_CMD = 1273709 
util_bw = 118460 
Wasted_Col = 83625 
Wasted_Row = 32871 
Idle = 1038753 

BW Util Bottlenecks: 
RCDc_limit = 18572 
RCDWRc_limit = 14980 
WTRc_limit = 16529 
RTWc_limit = 67195 
CCDLc_limit = 43257 
rwq = 0 
CCDLc_limit_alone = 30030 
WTRc_limit_alone = 15042 
RTWc_limit_alone = 55455 

Commands details: 
total_CMD = 1273709 
n_nop = 1203700 
Read = 40776 
Write = 0 
L2_Alloc = 0 
L2_WB = 18454 
n_act = 5502 
n_pre = 5486 
n_ref = 0 
n_req = 55118 
total_req = 59230 

Dual Bus Interface Util: 
issued_total_row = 10988 
issued_total_col = 59230 
Row_Bus_Util =  0.008627 
CoL_Bus_Util = 0.046502 
Either_Row_CoL_Bus_Util = 0.054965 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.002985 
queue_avg = 1.571604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110936, Miss = 20524, Miss_rate = 0.185, Pending_hits = 7773, Reservation_fails = 5900
L2_cache_bank[1]: Access = 122578, Miss = 27970, Miss_rate = 0.228, Pending_hits = 9782, Reservation_fails = 7581
L2_cache_bank[2]: Access = 123290, Miss = 24928, Miss_rate = 0.202, Pending_hits = 8633, Reservation_fails = 6402
L2_cache_bank[3]: Access = 110976, Miss = 27726, Miss_rate = 0.250, Pending_hits = 9525, Reservation_fails = 8629
L2_cache_bank[4]: Access = 121902, Miss = 28086, Miss_rate = 0.230, Pending_hits = 9560, Reservation_fails = 6429
L2_cache_bank[5]: Access = 111112, Miss = 20382, Miss_rate = 0.183, Pending_hits = 7844, Reservation_fails = 7238
L2_cache_bank[6]: Access = 110040, Miss = 27860, Miss_rate = 0.253, Pending_hits = 9228, Reservation_fails = 6098
L2_cache_bank[7]: Access = 124338, Miss = 24824, Miss_rate = 0.200, Pending_hits = 8837, Reservation_fails = 6669
L2_cache_bank[8]: Access = 110078, Miss = 20458, Miss_rate = 0.186, Pending_hits = 7531, Reservation_fails = 5227
L2_cache_bank[9]: Access = 122048, Miss = 27928, Miss_rate = 0.229, Pending_hits = 9680, Reservation_fails = 7200
L2_cache_bank[10]: Access = 123840, Miss = 24820, Miss_rate = 0.200, Pending_hits = 8566, Reservation_fails = 5761
L2_cache_bank[11]: Access = 109596, Miss = 27638, Miss_rate = 0.252, Pending_hits = 9131, Reservation_fails = 5823
L2_total_cache_accesses = 1400734
L2_total_cache_misses = 303144
L2_total_cache_miss_rate = 0.2164
L2_total_cache_pending_hits = 106090
L2_total_cache_reservation_fails = 78957
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28535
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15829
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 312
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28278
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 936
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3019
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80182
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 744
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28278
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1400734
icnt_total_pkts_simt_to_mem=533281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1811906
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 1933815
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000245437
	minimum = 0 (at node 0)
	maximum = 0.00154028 (at node 7)
Accepted packet rate average = 0.000245437
	minimum = 0 (at node 0)
	maximum = 0.00508651 (at node 7)
Injected flit rate average = 0.000265337
	minimum = 0 (at node 0)
	maximum = 0.00207759 (at node 7)
Accepted flit rate average= 0.000265337
	minimum = 0 (at node 0)
	maximum = 0.00508651 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1083 (31 samples)
	minimum = 5 (31 samples)
	maximum = 202.581 (31 samples)
Network latency average = 18.9684 (31 samples)
	minimum = 5 (31 samples)
	maximum = 199.161 (31 samples)
Flit latency average = 18.2024 (31 samples)
	minimum = 5 (31 samples)
	maximum = 198.613 (31 samples)
Fragmentation average = 0.000857811 (31 samples)
	minimum = 0 (31 samples)
	maximum = 41.3871 (31 samples)
Injected packet rate average = 0.0749589 (31 samples)
	minimum = 0.0286329 (31 samples)
	maximum = 0.197108 (31 samples)
Accepted packet rate average = 0.0749589 (31 samples)
	minimum = 0.0259785 (31 samples)
	maximum = 0.111815 (31 samples)
Injected flit rate average = 0.0800069 (31 samples)
	minimum = 0.0371764 (31 samples)
	maximum = 0.197286 (31 samples)
Accepted flit rate average = 0.0800069 (31 samples)
	minimum = 0.0352403 (31 samples)
	maximum = 0.111815 (31 samples)
Injected packet size average = 1.06734 (31 samples)
Accepted packet size average = 1.06734 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 22 sec (3922 sec)
gpgpu_simulation_rate = 44515 (inst/sec)
gpgpu_simulation_rate = 246 (cycle/sec)
gpgpu_silicon_slowdown = 2845528x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (21,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (21,21,1) blockDim = (16,16,1) 
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
kernel_stream_id = 61656
gpu_sim_cycle = 31465
gpu_sim_insn = 413280
gpu_ipc =      13.1346
gpu_tot_sim_cycle = 996415
gpu_tot_sim_insn = 175003000
gpu_tot_ipc =     175.6326
gpu_tot_issued_cta = 7402
gpu_occupancy = 2.9169% 
gpu_tot_occupancy = 34.0506% 
max_total_param_size = 0
gpu_stall_dramfull = 90162
gpu_stall_icnt2sh    = 223302
partiton_level_parallism =       0.0863
partiton_level_parallism_total  =       0.4154
partiton_level_parallism_util =       1.0908
partiton_level_parallism_util_total  =       1.7975
L2_BW  =       6.8072 GB/Sec
L2_BW_total  =      31.7043 GB/Sec
gpu_total_sim_rate=43838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864332
	L1I_total_cache_misses = 40157
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29370
L1D_cache:
	L1D_cache_core[0]: Access = 31774, Miss = 19044, Miss_rate = 0.599, Pending_hits = 1879, Reservation_fails = 10429
	L1D_cache_core[1]: Access = 31661, Miss = 18981, Miss_rate = 0.600, Pending_hits = 2103, Reservation_fails = 9562
	L1D_cache_core[2]: Access = 31725, Miss = 18978, Miss_rate = 0.598, Pending_hits = 1987, Reservation_fails = 10486
	L1D_cache_core[3]: Access = 31372, Miss = 19000, Miss_rate = 0.606, Pending_hits = 2046, Reservation_fails = 12445
	L1D_cache_core[4]: Access = 31980, Miss = 18706, Miss_rate = 0.585, Pending_hits = 2227, Reservation_fails = 8409
	L1D_cache_core[5]: Access = 31996, Miss = 19236, Miss_rate = 0.601, Pending_hits = 2007, Reservation_fails = 8821
	L1D_cache_core[6]: Access = 32029, Miss = 19216, Miss_rate = 0.600, Pending_hits = 1986, Reservation_fails = 10403
	L1D_cache_core[7]: Access = 31996, Miss = 18926, Miss_rate = 0.592, Pending_hits = 1943, Reservation_fails = 7018
	L1D_cache_core[8]: Access = 32492, Miss = 19172, Miss_rate = 0.590, Pending_hits = 2138, Reservation_fails = 7105
	L1D_cache_core[9]: Access = 31691, Miss = 18654, Miss_rate = 0.589, Pending_hits = 2117, Reservation_fails = 10478
	L1D_cache_core[10]: Access = 31627, Miss = 19160, Miss_rate = 0.606, Pending_hits = 2091, Reservation_fails = 12315
	L1D_cache_core[11]: Access = 31980, Miss = 19094, Miss_rate = 0.597, Pending_hits = 2009, Reservation_fails = 9267
	L1D_cache_core[12]: Access = 31916, Miss = 19251, Miss_rate = 0.603, Pending_hits = 2137, Reservation_fails = 11349
	L1D_cache_core[13]: Access = 31771, Miss = 19274, Miss_rate = 0.607, Pending_hits = 1956, Reservation_fails = 11161
	L1D_cache_core[14]: Access = 31645, Miss = 18691, Miss_rate = 0.591, Pending_hits = 1933, Reservation_fails = 9524
	L1D_total_cache_accesses = 477655
	L1D_total_cache_misses = 285383
	L1D_total_cache_miss_rate = 0.5975
	L1D_total_cache_pending_hits = 30559
	L1D_total_cache_reservation_fails = 148772
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 173160
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11011
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 932571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16161
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11288
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40742
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948732

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50657
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11288
ctas_completed 7402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25422, 16443, 9207, 9207, 9207, 9207, 9207, 9207, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 9021, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 8556, 
gpgpu_n_tot_thrd_icount = 181231200
gpgpu_n_tot_w_icount = 5663475
gpgpu_n_stall_shd_mem = 309419
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 277470
gpgpu_n_mem_write_global = 122711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5679104
gpgpu_n_store_insn = 1963376
gpgpu_n_shmem_insn = 63714824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5512608
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 12451
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12451
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 227360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1113865	W0_Idle:7201477	W0_Scoreboard:6607607	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5293842
single_issue_nums: WS0:2875695	WS1:2787780	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2219760 {8:277470,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8835192 {72:122711,}
traffic_breakdown_coretomem[INST_ACC_R] = 109928 {8:13741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44395200 {40:1109880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1963376 {8:245422,}
traffic_breakdown_memtocore[INST_ACC_R] = 2198560 {40:54964,}
maxmflatency = 1264 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 248 
averagemflatency = 266 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 61 
mrq_lat_table:87381 	20381 	18076 	29259 	67155 	58371 	27869 	6800 	1667 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	751708 	527788 	73856 	1980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12866 	702 	154 	362479 	18607 	14979 	3507 	626 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	144697 	190852 	187080 	229425 	468116 	135162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	776 	333 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  7.918367  9.239235  8.733788  9.809524  7.884297  9.356808  8.463127  9.809756  7.857513  9.163265  7.643087  9.390711  8.614786  9.409742  9.424658 10.491467 
dram[1]:  9.162465  9.630380 10.604811  9.615385  8.836683  8.632034  8.957394 10.373712  8.363070  9.075050  8.326145  9.387812  9.331103  8.797844 10.034749 11.039427 
dram[2]:  8.993023  7.527624  9.791667  8.268608  9.494005  8.235632  9.837379  7.997191  9.239670  7.888021  9.076530  7.565217  9.179272  8.735178 10.434343  8.995556 
dram[3]:  9.308068  9.246459  9.595629 10.391891  8.767033  8.587379 10.651715  9.040609  8.822485  8.648188  9.870422  8.175824  8.585301  9.294314  9.853969  9.662921 
dram[4]:  7.698006  9.236715  8.961805  9.544959  7.872576  9.262791  8.394737  9.764564  7.634518  9.122200  7.777409  9.015666  8.760956  9.515942  9.237668 10.494881 
dram[5]: 10.655949 10.361582 11.356115 10.416919  9.396325  9.396181  9.872283 10.862638  8.634820  9.579176  8.973452  9.481586  9.293730 11.020618 10.820408 11.735409 
average row locality = 317168/34467 = 9.202077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       761      1180       782      1186       897      1365       883      1358       968      1526       750      1154       684      1099       648      1024 
dram[1]:       989      1196      1030      1200      1175      1380      1188      1382      1337      1548      1027      1158       923      1115       864      1042 
dram[2]:      1180       768      1195       776      1358       899      1371       873      1521       973      1194       708      1100       683      1033       636 
dram[3]:      1192       989      1208      1022      1376      1183      1390      1180      1544      1345      1200       986      1114       920      1052       855 
dram[4]:       759      1182       784      1187       887      1365       880      1359       962      1523       740      1152       681      1099       648      1023 
dram[5]:      1040      1140      1081      1146      1233      1324      1247      1318      1386      1490      1054      1110       971      1056       915       986 
total dram writes = 104371
bank skew: 1548/636 = 2.43
chip skew: 18556/16231 = 1.14
average mf latency per bank:
dram[0]:       5655      3518      5594      3542      5024      3183      5137      3354      4423      3140      4245      3869      3917      3482      3724      2887
dram[1]:       4333      2478      4339      2627      4252      2403      4612      2527      4035      2392      4342      2896      3780      2524      3604      1789
dram[2]:       3444      5041      3439      5344      3131      4706      3103      5044      2994      4186      3459      4390      2986      3806      2681      3851
dram[3]:       2552      4049      2598      4200      2419      3803      2470      4085      2394      3413      2816      3914      2540      3387      1771      3254
dram[4]:       5835      3339      5698      3446      5092      3011      5150      3108      4315      2888      4142      3417      3997      2935      3927      2712
dram[5]:       4017      2603      4009      2787      3838      2502      4213      2674      3831      2453      4028      3018      3604      2514      3254      1898
maximum mf latency per bank:
dram[0]:        645      1261       964      1264      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       634       808       697       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1214       696      1221       996       764      1103       900      1140       916       932       961       702      1205       626      1201       712
dram[3]:        638       700       689       685       651       768       656       910       844      1018      1017      1098      1026      1083       784       951
dram[4]:        735      1217      1001      1225      1106       831      1112       748       924       868       745       966       657       989       718      1151
dram[5]:        693       612       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       878
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1250266 n_act=5631 n_pre=5615 n_ref_event=0 n_req=50351 n_rd=37630 n_rd_L2_A=0 n_write=0 n_wr_bk=16265 bw_util=0.08195
n_activity=277339 dram_eff=0.3887
bk0: 2124a 1290669i bk1: 2952a 1283684i bk2: 1938a 1294356i bk3: 2570a 1288395i bk4: 2162a 1290425i bk5: 2938a 1283017i bk6: 2166a 1292192i bk7: 2956a 1285946i bk8: 2276a 1289295i bk9: 3314a 1280653i bk10: 1786a 1292508i bk11: 2530a 1286954i bk12: 1676a 1295290i bk13: 2432a 1286453i bk14: 1548a 1296394i bk15: 2262a 1290664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888384
Row_Buffer_Locality_read = 0.943423
Row_Buffer_Locality_write = 0.725572
Bank_Level_Parallism = 2.038204
Bank_Level_Parallism_Col = 1.993123
Bank_Level_Parallism_Ready = 1.167084
write_to_read_ratio_blp_rw_average = 0.492561
GrpLevelPara = 1.528813 

BW Util details:
bwutil = 0.081955 
total_CMD = 1315242 
util_bw = 107790 
Wasted_Col = 82318 
Wasted_Row = 40316 
Idle = 1084818 

BW Util Bottlenecks: 
RCDc_limit = 20259 
RCDWRc_limit = 16642 
WTRc_limit = 13253 
RTWc_limit = 53524 
CCDLc_limit = 43300 
rwq = 0 
CCDLc_limit_alone = 29588 
WTRc_limit_alone = 11834 
RTWc_limit_alone = 41231 

Commands details: 
total_CMD = 1315242 
n_nop = 1250266 
Read = 37630 
Write = 0 
L2_Alloc = 0 
L2_WB = 16265 
n_act = 5631 
n_pre = 5615 
n_ref = 0 
n_req = 50351 
total_req = 53895 

Dual Bus Interface Util: 
issued_total_row = 11246 
issued_total_col = 53895 
Row_Bus_Util =  0.008551 
CoL_Bus_Util = 0.040977 
Either_Row_CoL_Bus_Util = 0.049402 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.002539 
queue_avg = 1.362273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1243879 n_act=5983 n_pre=5967 n_ref_event=0 n_req=55481 n_rd=41066 n_rd_L2_A=0 n_write=0 n_wr_bk=18554 bw_util=0.09066
n_activity=287882 dram_eff=0.4142
bk0: 2512a 1283837i bk1: 2882a 1282220i bk2: 2286a 1289619i bk3: 2554a 1286551i bk4: 2618a 1282905i bk5: 2926a 1279009i bk6: 2656a 1284713i bk7: 2940a 1284292i bk8: 3000a 1280358i bk9: 3280a 1279388i bk10: 2290a 1286552i bk11: 2478a 1285361i bk12: 2076a 1288371i bk13: 2396a 1284411i bk14: 1922a 1292168i bk15: 2250a 1289586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892414
Row_Buffer_Locality_read = 0.944601
Row_Buffer_Locality_write = 0.743739
Bank_Level_Parallism = 2.219917
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.212783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.090660 
total_CMD = 1315242 
util_bw = 119240 
Wasted_Col = 84991 
Wasted_Row = 40046 
Idle = 1070965 

BW Util Bottlenecks: 
RCDc_limit = 20872 
RCDWRc_limit = 16598 
WTRc_limit = 15897 
RTWc_limit = 60117 
CCDLc_limit = 44403 
rwq = 0 
CCDLc_limit_alone = 30211 
WTRc_limit_alone = 14303 
RTWc_limit_alone = 47519 

Commands details: 
total_CMD = 1315242 
n_nop = 1243879 
Read = 41066 
Write = 0 
L2_Alloc = 0 
L2_WB = 18554 
n_act = 5983 
n_pre = 5967 
n_ref = 0 
n_req = 55481 
total_req = 59620 

Dual Bus Interface Util: 
issued_total_row = 11950 
issued_total_col = 59620 
Row_Bus_Util =  0.009086 
CoL_Bus_Util = 0.045330 
Either_Row_CoL_Bus_Util = 0.054258 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.002901 
queue_avg = 1.626703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1250181 n_act=5699 n_pre=5683 n_ref_event=0 n_req=50328 n_rd=37606 n_rd_L2_A=0 n_write=0 n_wr_bk=16268 bw_util=0.08192
n_activity=278977 dram_eff=0.3862
bk0: 2958a 1283506i bk1: 2126a 1291071i bk2: 2588a 1288031i bk3: 1936a 1294138i bk4: 2916a 1284006i bk5: 2164a 1290423i bk6: 2980a 1285949i bk7: 2150a 1292162i bk8: 3300a 1280820i bk9: 2270a 1289840i bk10: 2622a 1286870i bk11: 1702a 1294345i bk12: 2424a 1286235i bk13: 1672a 1295188i bk14: 2282a 1289689i bk15: 1516a 1296528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887041
Row_Buffer_Locality_read = 0.942616
Row_Buffer_Locality_write = 0.722764
Bank_Level_Parallism = 2.018517
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.173302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081923 
total_CMD = 1315242 
util_bw = 107748 
Wasted_Col = 82779 
Wasted_Row = 41067 
Idle = 1083648 

BW Util Bottlenecks: 
RCDc_limit = 20536 
RCDWRc_limit = 16746 
WTRc_limit = 13270 
RTWc_limit = 51807 
CCDLc_limit = 42744 
rwq = 0 
CCDLc_limit_alone = 29297 
WTRc_limit_alone = 11945 
RTWc_limit_alone = 39685 

Commands details: 
total_CMD = 1315242 
n_nop = 1250181 
Read = 37606 
Write = 0 
L2_Alloc = 0 
L2_WB = 16268 
n_act = 5699 
n_pre = 5683 
n_ref = 0 
n_req = 50328 
total_req = 53874 

Dual Bus Interface Util: 
issued_total_row = 11382 
issued_total_col = 53874 
Row_Bus_Util =  0.008654 
CoL_Bus_Util = 0.040961 
Either_Row_CoL_Bus_Util = 0.049467 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.002997 
queue_avg = 1.317881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1243735 n_act=6036 n_pre=6020 n_ref_event=0 n_req=55528 n_rd=41110 n_rd_L2_A=0 n_write=0 n_wr_bk=18556 bw_util=0.09073
n_activity=287753 dram_eff=0.4147
bk0: 2888a 1281441i bk1: 2504a 1284253i bk2: 2562a 1286067i bk3: 2280a 1289938i bk4: 2930a 1280650i bk5: 2632a 1282791i bk6: 2948a 1284355i bk7: 2648a 1285054i bk8: 3282a 1278655i bk9: 3018a 1279235i bk10: 2562a 1285682i bk11: 2208a 1285830i bk12: 2404a 1283282i bk13: 2068a 1289306i bk14: 2268a 1288338i bk15: 1908a 1292621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891568
Row_Buffer_Locality_read = 0.944466
Row_Buffer_Locality_write = 0.740741
Bank_Level_Parallism = 2.225699
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.209456
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.090730 
total_CMD = 1315242 
util_bw = 119332 
Wasted_Col = 84631 
Wasted_Row = 40409 
Idle = 1070870 

BW Util Bottlenecks: 
RCDc_limit = 21046 
RCDWRc_limit = 16575 
WTRc_limit = 15184 
RTWc_limit = 60688 
CCDLc_limit = 43874 
rwq = 0 
CCDLc_limit_alone = 29870 
WTRc_limit_alone = 13703 
RTWc_limit_alone = 48165 

Commands details: 
total_CMD = 1315242 
n_nop = 1243735 
Read = 41110 
Write = 0 
L2_Alloc = 0 
L2_WB = 18556 
n_act = 6036 
n_pre = 6020 
n_ref = 0 
n_req = 55528 
total_req = 59666 

Dual Bus Interface Util: 
issued_total_row = 12056 
issued_total_col = 59666 
Row_Bus_Util =  0.009166 
CoL_Bus_Util = 0.045365 
Either_Row_CoL_Bus_Util = 0.054368 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.003007 
queue_avg = 1.610878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1250379 n_act=5661 n_pre=5645 n_ref_event=463904 n_req=50227 n_rd=37524 n_rd_L2_A=0 n_write=0 n_wr_bk=16231 bw_util=0.08174
n_activity=275975 dram_eff=0.3896
bk0: 2110a 1291080i bk1: 2912a 1283225i bk2: 1958a 1295021i bk3: 2570a 1287954i bk4: 2148a 1290054i bk5: 2934a 1282006i bk6: 2170a 1292482i bk7: 2956a 1285852i bk8: 2256a 1289137i bk9: 3304a 1280586i bk10: 1758a 1293121i bk11: 2548a 1286045i bk12: 1662a 1294498i bk13: 2430a 1286145i bk14: 1544a 1297003i bk15: 2264a 1290838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887590
Row_Buffer_Locality_read = 0.942970
Row_Buffer_Locality_write = 0.724002
Bank_Level_Parallism = 2.053502
Bank_Level_Parallism_Col = 1.995735
Bank_Level_Parallism_Ready = 1.165987
write_to_read_ratio_blp_rw_average = 0.489971
GrpLevelPara = 1.524748 

BW Util details:
bwutil = 0.081742 
total_CMD = 1315242 
util_bw = 107510 
Wasted_Col = 82571 
Wasted_Row = 39467 
Idle = 1085694 

BW Util Bottlenecks: 
RCDc_limit = 20263 
RCDWRc_limit = 16681 
WTRc_limit = 14024 
RTWc_limit = 53640 
CCDLc_limit = 43133 
rwq = 0 
CCDLc_limit_alone = 29234 
WTRc_limit_alone = 12608 
RTWc_limit_alone = 41157 

Commands details: 
total_CMD = 1315242 
n_nop = 1250379 
Read = 37524 
Write = 0 
L2_Alloc = 0 
L2_WB = 16231 
n_act = 5661 
n_pre = 5645 
n_ref = 463904 
n_req = 50227 
total_req = 53755 

Dual Bus Interface Util: 
issued_total_row = 11306 
issued_total_col = 53755 
Row_Bus_Util =  0.008596 
CoL_Bus_Util = 0.040871 
Either_Row_CoL_Bus_Util = 0.049316 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.003053 
queue_avg = 1.362819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1315242 n_nop=1245016 n_act=5541 n_pre=5525 n_ref_event=0 n_req=55253 n_rd=40872 n_rd_L2_A=0 n_write=0 n_wr_bk=18497 bw_util=0.09028
n_activity=279642 dram_eff=0.4246
bk0: 2502a 1285764i bk1: 2800a 1282644i bk2: 2306a 1288841i bk3: 2556a 1286707i bk4: 2622a 1282216i bk5: 2930a 1280283i bk6: 2656a 1284469i bk7: 2932a 1284233i bk8: 2984a 1279570i bk9: 3278a 1278939i bk10: 2210a 1286033i bk11: 2484a 1284691i bk12: 2052a 1287081i bk13: 2396a 1287384i bk14: 1922a 1291143i bk15: 2242a 1290493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899987
Row_Buffer_Locality_read = 0.949648
Row_Buffer_Locality_write = 0.758848
Bank_Level_Parallism = 2.295082
Bank_Level_Parallism_Col = 2.228373
Bank_Level_Parallism_Ready = 1.207360
write_to_read_ratio_blp_rw_average = 0.522395
GrpLevelPara = 1.701218 

BW Util details:
bwutil = 0.090278 
total_CMD = 1315242 
util_bw = 118738 
Wasted_Col = 84125 
Wasted_Row = 33281 
Idle = 1079098 

BW Util Bottlenecks: 
RCDc_limit = 18795 
RCDWRc_limit = 15111 
WTRc_limit = 16529 
RTWc_limit = 67377 
CCDLc_limit = 43336 
rwq = 0 
CCDLc_limit_alone = 30097 
WTRc_limit_alone = 15042 
RTWc_limit_alone = 55625 

Commands details: 
total_CMD = 1315242 
n_nop = 1245016 
Read = 40872 
Write = 0 
L2_Alloc = 0 
L2_WB = 18497 
n_act = 5541 
n_pre = 5525 
n_ref = 0 
n_req = 55253 
total_req = 59369 

Dual Bus Interface Util: 
issued_total_row = 11066 
issued_total_col = 59369 
Row_Bus_Util =  0.008414 
CoL_Bus_Util = 0.045139 
Either_Row_CoL_Bus_Util = 0.053394 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.002976 
queue_avg = 1.523435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52343

========= L2 cache stats =========
L2_cache_bank[0]: Access = 111492, Miss = 20574, Miss_rate = 0.185, Pending_hits = 7818, Reservation_fails = 6141
L2_cache_bank[1]: Access = 124160, Miss = 28042, Miss_rate = 0.226, Pending_hits = 9862, Reservation_fails = 8153
L2_cache_bank[2]: Access = 123786, Miss = 24978, Miss_rate = 0.202, Pending_hits = 8681, Reservation_fails = 6643
L2_cache_bank[3]: Access = 111696, Miss = 27818, Miss_rate = 0.249, Pending_hits = 9661, Reservation_fails = 9562
L2_cache_bank[4]: Access = 123380, Miss = 28166, Miss_rate = 0.228, Pending_hits = 9632, Reservation_fails = 6862
L2_cache_bank[5]: Access = 111592, Miss = 20420, Miss_rate = 0.183, Pending_hits = 7888, Reservation_fails = 7497
L2_cache_bank[6]: Access = 110656, Miss = 27948, Miss_rate = 0.253, Pending_hits = 9317, Reservation_fails = 6576
L2_cache_bank[7]: Access = 124818, Miss = 24862, Miss_rate = 0.199, Pending_hits = 8881, Reservation_fails = 6927
L2_cache_bank[8]: Access = 110558, Miss = 20496, Miss_rate = 0.185, Pending_hits = 7573, Reservation_fails = 5475
L2_cache_bank[9]: Access = 123570, Miss = 28004, Miss_rate = 0.227, Pending_hits = 9748, Reservation_fails = 7655
L2_cache_bank[10]: Access = 124376, Miss = 24858, Miss_rate = 0.200, Pending_hits = 8610, Reservation_fails = 5999
L2_cache_bank[11]: Access = 110212, Miss = 27726, Miss_rate = 0.252, Pending_hits = 9222, Reservation_fails = 6302
L2_total_cache_accesses = 1410296
L2_total_cache_misses = 303892
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 106893
L2_total_cache_reservation_fails = 83792
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28846
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19789
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3511
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33113
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1104
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3511
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 368416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81484
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 744
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33113
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1410296
icnt_total_pkts_simt_to_mem=536648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.38044
	minimum = 5
	maximum = 35
Network latency average = 5.37001
	minimum = 5
	maximum = 35
Slowest packet = 1823177
Flit latency average = 5.47529
	minimum = 5
	maximum = 34
Slowest flit = 1945642
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144523
	minimum = 0.00495789 (at node 7)
	maximum = 0.0502781 (at node 16)
Accepted packet rate average = 0.0144523
	minimum = 0.00413157 (at node 20)
	maximum = 0.0240267 (at node 9)
Injected flit rate average = 0.0152186
	minimum = 0.00594311 (at node 7)
	maximum = 0.0502781 (at node 16)
Accepted flit rate average= 0.0152186
	minimum = 0.0047672 (at node 20)
	maximum = 0.0240267 (at node 9)
Injected packet length average = 1.05302
Accepted packet length average = 1.05302
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6481 (32 samples)
	minimum = 5 (32 samples)
	maximum = 197.344 (32 samples)
Network latency average = 18.5435 (32 samples)
	minimum = 5 (32 samples)
	maximum = 194.031 (32 samples)
Flit latency average = 17.8047 (32 samples)
	minimum = 5 (32 samples)
	maximum = 193.469 (32 samples)
Fragmentation average = 0.000831004 (32 samples)
	minimum = 0 (32 samples)
	maximum = 40.0938 (32 samples)
Injected packet rate average = 0.0730681 (32 samples)
	minimum = 0.0278931 (32 samples)
	maximum = 0.192519 (32 samples)
Accepted packet rate average = 0.0730681 (32 samples)
	minimum = 0.0252958 (32 samples)
	maximum = 0.109071 (32 samples)
Injected flit rate average = 0.0779823 (32 samples)
	minimum = 0.0362004 (32 samples)
	maximum = 0.192692 (32 samples)
Accepted flit rate average = 0.0779823 (32 samples)
	minimum = 0.034288 (32 samples)
	maximum = 0.109071 (32 samples)
Injected packet size average = 1.06726 (32 samples)
Accepted packet size average = 1.06726 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 32 sec (3992 sec)
gpgpu_simulation_rate = 43838 (inst/sec)
gpgpu_simulation_rate = 249 (cycle/sec)
gpgpu_silicon_slowdown = 2811244x
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 19097
gpu_sim_insn = 10499328
gpu_ipc =     549.7894
gpu_tot_sim_cycle = 1015512
gpu_tot_sim_insn = 185502328
gpu_tot_ipc =     182.6688
gpu_tot_issued_cta = 7843
gpu_occupancy = 77.5636% 
gpu_tot_occupancy = 35.2097% 
max_total_param_size = 0
gpu_stall_dramfull = 102146
gpu_stall_icnt2sh    = 242521
partiton_level_parallism =       1.2677
partiton_level_parallism_total  =       0.4315
partiton_level_parallism_util =       1.8861
partiton_level_parallism_util_total  =       1.8022
L2_BW  =      97.0366 GB/Sec
L2_BW_total  =      32.9329 GB/Sec
gpu_total_sim_rate=45678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3030148
	L1I_total_cache_misses = 41848
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31208
L1D_cache:
	L1D_cache_core[0]: Access = 33694, Miss = 20234, Miss_rate = 0.601, Pending_hits = 1994, Reservation_fails = 10787
	L1D_cache_core[1]: Access = 33581, Miss = 20153, Miss_rate = 0.600, Pending_hits = 2211, Reservation_fails = 10591
	L1D_cache_core[2]: Access = 33645, Miss = 20136, Miss_rate = 0.598, Pending_hits = 2065, Reservation_fails = 11409
	L1D_cache_core[3]: Access = 33228, Miss = 20203, Miss_rate = 0.608, Pending_hits = 2143, Reservation_fails = 13141
	L1D_cache_core[4]: Access = 33836, Miss = 19807, Miss_rate = 0.585, Pending_hits = 2319, Reservation_fails = 9435
	L1D_cache_core[5]: Access = 33916, Miss = 20458, Miss_rate = 0.603, Pending_hits = 2112, Reservation_fails = 9836
	L1D_cache_core[6]: Access = 33949, Miss = 20411, Miss_rate = 0.601, Pending_hits = 2102, Reservation_fails = 11401
	L1D_cache_core[7]: Access = 33852, Miss = 20064, Miss_rate = 0.593, Pending_hits = 2106, Reservation_fails = 8137
	L1D_cache_core[8]: Access = 34284, Miss = 20334, Miss_rate = 0.593, Pending_hits = 2223, Reservation_fails = 8577
	L1D_cache_core[9]: Access = 33611, Miss = 19842, Miss_rate = 0.590, Pending_hits = 2318, Reservation_fails = 11879
	L1D_cache_core[10]: Access = 33483, Miss = 20418, Miss_rate = 0.610, Pending_hits = 2162, Reservation_fails = 13489
	L1D_cache_core[11]: Access = 34028, Miss = 20371, Miss_rate = 0.599, Pending_hits = 2114, Reservation_fails = 10347
	L1D_cache_core[12]: Access = 33708, Miss = 20361, Miss_rate = 0.604, Pending_hits = 2255, Reservation_fails = 12882
	L1D_cache_core[13]: Access = 33627, Miss = 20464, Miss_rate = 0.609, Pending_hits = 2032, Reservation_fails = 12164
	L1D_cache_core[14]: Access = 33437, Miss = 19830, Miss_rate = 0.593, Pending_hits = 2031, Reservation_fails = 11086
	L1D_total_cache_accesses = 505879
	L1D_total_cache_misses = 303086
	L1D_total_cache_miss_rate = 0.5991
	L1D_total_cache_pending_hits = 32187
	L1D_total_cache_reservation_fails = 165161
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183744
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3566
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24615
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390833
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5589
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5560
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4270
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49920
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16985
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 396422

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 28078
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3711
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5560
ctas_completed 7843, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 
gpgpu_n_tot_thrd_icount = 191730528
gpgpu_n_tot_w_icount = 5991579
gpgpu_n_stall_shd_mem = 326834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 294549
gpgpu_n_mem_write_global = 129767
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6017792
gpgpu_n_store_insn = 2076272
gpgpu_n_shmem_insn = 67553288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851296
gpgpu_n_shmem_bkconflict = 69608
gpgpu_n_l1cache_bkconflict = 15754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69608
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1183180	W0_Idle:7210821	W0_Scoreboard:6764214	W1:3476	W2:3256	W3:3036	W4:2816	W5:2596	W6:2376	W7:2156	W8:1936	W9:1716	W10:1496	W11:1276	W12:1056	W13:836	W14:616	W15:374	W16:340615	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3039747	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2356392 {8:294549,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9343224 {72:129767,}
traffic_breakdown_coretomem[INST_ACC_R] = 110528 {8:13816,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47127840 {40:1178196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076272 {8:259534,}
traffic_breakdown_memtocore[INST_ACC_R] = 2210560 {40:55264,}
maxmflatency = 1358 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 62 
mrq_lat_table:90497 	20771 	18552 	30250 	70042 	60808 	28458 	6900 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794206 	559538 	80858 	3158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12922 	714 	154 	383033 	19889 	16475 	4214 	729 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149462 	200568 	196914 	241340 	503315 	146149 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	792 	351 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.016997  9.286714  8.820598  9.703504  7.836842  9.250000  8.447293  9.809524  7.926768  9.228915  7.586957  9.382353  8.638783  9.378151  9.353712 10.498339 
dram[1]:  9.198370  9.600000 10.501650  9.466666  8.775362  8.551724  8.843373 10.490049  8.357575  9.099030  8.324538  9.348404  9.276873  8.814621 10.026217 10.905724 
dram[2]:  9.045351  7.635389  9.741936  8.310345  9.377011  8.214876  9.792453  7.997283  9.267206  7.956853  9.027363  7.613115  9.158904  8.760618 10.442623  8.970213 
dram[3]:  9.318707  9.178862  9.546391 10.434211  8.641394  8.577465 10.760815  8.965686  8.822975  8.599174  9.907357  8.161290  8.605597  9.244300  9.839879  9.687273 
dram[4]:  7.800554  9.272942  9.043919  9.454068  7.825397  9.136161  8.381356  9.767773  7.669951  9.069307  7.739550  8.997442  8.774319  9.473088  9.167382 10.521595 
dram[5]: 10.695652 10.186842 11.272414 10.324786  9.256858  9.284754  9.855263 10.925926  8.637114  9.597917  8.988473  9.537190  9.317152 11.066890 10.837945 11.842696 
average row locality = 328163/35709 = 9.189924
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       797      1224       814      1220       937      1410       915      1392      1004      1562       772      1182       706      1126       674      1058 
dram[1]:      1025      1268      1062      1264      1215      1460      1220      1446      1373      1620      1049      1200       945      1154       890      1093 
dram[2]:      1224       806      1230       808      1402       939      1406       905      1557      1009      1221       728      1130       706      1067       664 
dram[3]:      1264      1027      1272      1054      1456      1223      1454      1212      1616      1381      1244      1006      1152       943      1101       883 
dram[4]:       795      1224       816      1222       927      1405       912      1394       998      1557       762      1177       700      1126       674      1059 
dram[5]:      1092      1194      1129      1194      1289      1384      1295      1366      1438      1544      1087      1141       997      1088       954      1024 
total dram writes = 108131
bank skew: 1620/664 = 2.44
chip skew: 19288/16748 = 1.15
average mf latency per bank:
dram[0]:       5504      3926      5459      4078      4883      3371      5033      3590      4334      3346      4190      4065      4085      3873      3937      3594
dram[1]:       4255      2554      4275      2687      4169      2385      4551      2548      3980      2370      4294      2866      3913      2906      3785      2288
dram[2]:       3898      4914      3960      5227      3320      4578      3322      4945      3144      4103      3633      4331      3461      3971      3424      3973
dram[3]:       2631      3977      2681      4141      2415      3733      2501      4034      2387      3373      2795      3877      2949      3515      2403      3358
dram[4]:       5682      3723      5563      3888      4948      3140      5043      3297      4228      3052      4084      3540      4094      3266      4124      3188
dram[5]:       3916      2698      3914      2865      3731      2516      4118      2723      3745      2466      3951      3015      3657      3026      3380      2461
maximum mf latency per bank:
dram[0]:        645      1335       964      1342      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       732       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1341       996       764      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       651       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1358      1106       831      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       624       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1273619 n_act=5800 n_pre=5784 n_ref_event=0 n_req=51848 n_rd=38622 n_rd_L2_A=0 n_write=0 n_wr_bk=16792 bw_util=0.08268
n_activity=286411 dram_eff=0.387
bk0: 2204a 1315165i bk1: 3032a 1308019i bk2: 2002a 1318950i bk3: 2634a 1312753i bk4: 2242a 1314922i bk5: 3018a 1307235i bk6: 2230a 1316747i bk7: 3020a 1310401i bk8: 2348a 1313760i bk9: 3386a 1305308i bk10: 1830a 1316890i bk11: 2574a 1311736i bk12: 1716a 1319803i bk13: 2472a 1310945i bk14: 1600a 1321052i bk15: 2314a 1315122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888347
Row_Buffer_Locality_read = 0.943012
Row_Buffer_Locality_write = 0.728716
Bank_Level_Parallism = 2.032867
Bank_Level_Parallism_Col = 1.990333
Bank_Level_Parallism_Ready = 1.169669
write_to_read_ratio_blp_rw_average = 0.491596
GrpLevelPara = 1.528916 

BW Util details:
bwutil = 0.082680 
total_CMD = 1340449 
util_bw = 110828 
Wasted_Col = 84823 
Wasted_Row = 41802 
Idle = 1102996 

BW Util Bottlenecks: 
RCDc_limit = 20990 
RCDWRc_limit = 17160 
WTRc_limit = 13786 
RTWc_limit = 54741 
CCDLc_limit = 44315 
rwq = 0 
CCDLc_limit_alone = 30354 
WTRc_limit_alone = 12334 
RTWc_limit_alone = 42232 

Commands details: 
total_CMD = 1340449 
n_nop = 1273619 
Read = 38622 
Write = 0 
L2_Alloc = 0 
L2_WB = 16792 
n_act = 5800 
n_pre = 5784 
n_ref = 0 
n_req = 51848 
total_req = 55414 

Dual Bus Interface Util: 
issued_total_row = 11584 
issued_total_col = 55414 
Row_Bus_Util =  0.008642 
CoL_Bus_Util = 0.041340 
Either_Row_CoL_Bus_Util = 0.049856 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.002514 
queue_avg = 1.374393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1015547 -   mf: uid=5344714, sid4294967295:w4294967295, part=1, addr=0xc00b1800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015447), 
Ready @ 1015566 -   mf: uid=5344717, sid4294967295:w4294967295, part=1, addr=0xc00b3000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015466), 
Ready @ 1015572 -   mf: uid=5344720, sid4294967295:w4294967295, part=1, addr=0xc00b7800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015472), 
Ready @ 1015576 -   mf: uid=5344721, sid4294967295:w4294967295, part=1, addr=0xc00b6000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015476), 
Ready @ 1015603 -   mf: uid=5344728, sid4294967295:w4294967295, part=1, addr=0xc00b4800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015503), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1266369 n_act=6238 n_pre=6222 n_ref_event=0 n_req=57660 n_rd=42550 n_rd_L2_A=0 n_write=0 n_wr_bk=19284 bw_util=0.09226
n_activity=299813 dram_eff=0.4125
bk0: 2592a 1308146i bk1: 3042a 1305749i bk2: 2350a 1314055i bk3: 2682a 1310252i bk4: 2698a 1307016i bk5: 3082a 1302076i bk6: 2720a 1309096i bk7: 3068a 1308443i bk8: 3072a 1304733i bk9: 3424a 1302938i bk10: 2334a 1310982i bk11: 2562a 1309230i bk12: 2116a 1312760i bk13: 2476a 1308417i bk14: 1974a 1316904i bk15: 2358a 1313703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892057
Row_Buffer_Locality_read = 0.943854
Row_Buffer_Locality_write = 0.746195
Bank_Level_Parallism = 2.214941
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.211088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092259 
total_CMD = 1340449 
util_bw = 123668 
Wasted_Col = 88528 
Wasted_Row = 41860 
Idle = 1086393 

BW Util Bottlenecks: 
RCDc_limit = 21964 
RCDWRc_limit = 17268 
WTRc_limit = 16335 
RTWc_limit = 62494 
CCDLc_limit = 46061 
rwq = 0 
CCDLc_limit_alone = 31318 
WTRc_limit_alone = 14708 
RTWc_limit_alone = 49378 

Commands details: 
total_CMD = 1340449 
n_nop = 1266369 
Read = 42550 
Write = 0 
L2_Alloc = 0 
L2_WB = 19284 
n_act = 6238 
n_pre = 6222 
n_ref = 0 
n_req = 57660 
total_req = 61834 

Dual Bus Interface Util: 
issued_total_row = 12460 
issued_total_col = 61834 
Row_Bus_Util =  0.009295 
CoL_Bus_Util = 0.046129 
Either_Row_CoL_Bus_Util = 0.055265 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.002889 
queue_avg = 1.646021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1273519 n_act=5868 n_pre=5852 n_ref_event=0 n_req=51837 n_rd=38606 n_rd_L2_A=0 n_write=0 n_wr_bk=16802 bw_util=0.08267
n_activity=288132 dram_eff=0.3846
bk0: 3038a 1307887i bk1: 2214a 1315491i bk2: 2652a 1312651i bk3: 2000a 1318666i bk4: 2996a 1308116i bk5: 2244a 1314737i bk6: 3044a 1310318i bk7: 2214a 1316669i bk8: 3372a 1305327i bk9: 2342a 1314312i bk10: 2666a 1311375i bk11: 1742a 1319013i bk12: 2464a 1310798i bk13: 1712a 1319704i bk14: 2334a 1314363i bk15: 1572a 1321196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887069
Row_Buffer_Locality_read = 0.942263
Row_Buffer_Locality_write = 0.726022
Bank_Level_Parallism = 2.014492
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.174212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082671 
total_CMD = 1340449 
util_bw = 110816 
Wasted_Col = 85331 
Wasted_Row = 42453 
Idle = 1101849 

BW Util Bottlenecks: 
RCDc_limit = 21230 
RCDWRc_limit = 17256 
WTRc_limit = 13607 
RTWc_limit = 53301 
CCDLc_limit = 43959 
rwq = 0 
CCDLc_limit_alone = 30152 
WTRc_limit_alone = 12260 
RTWc_limit_alone = 40841 

Commands details: 
total_CMD = 1340449 
n_nop = 1273519 
Read = 38606 
Write = 0 
L2_Alloc = 0 
L2_WB = 16802 
n_act = 5868 
n_pre = 5852 
n_ref = 0 
n_req = 51837 
total_req = 55408 

Dual Bus Interface Util: 
issued_total_row = 11720 
issued_total_col = 55408 
Row_Bus_Util =  0.008743 
CoL_Bus_Util = 0.041335 
Either_Row_CoL_Bus_Util = 0.049931 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.002958 
queue_avg = 1.326440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1015545 -   mf: uid=5344713, sid4294967295:w4294967295, part=3, addr=0xc00b2000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015445), 
Ready @ 1015552 -   mf: uid=5344716, sid4294967295:w4294967295, part=3, addr=0xc00b0800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015452), 
Ready @ 1015570 -   mf: uid=5344719, sid4294967295:w4294967295, part=3, addr=0xc00b8000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015470), 
Ready @ 1015592 -   mf: uid=5344724, sid4294967295:w4294967295, part=3, addr=0xc00b3800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015492), 
Ready @ 1015596 -   mf: uid=5344726, sid4294967295:w4294967295, part=3, addr=0xc00b6800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015496), 
Ready @ 1015602 -   mf: uid=5344727, sid4294967295:w4294967295, part=3, addr=0xc00b5000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015502), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1266223 n_act=6284 n_pre=6268 n_ref_event=0 n_req=57716 n_rd=42602 n_rd_L2_A=0 n_write=0 n_wr_bk=19288 bw_util=0.09234
n_activity=299912 dram_eff=0.4127
bk0: 3048a 1304975i bk1: 2592a 1308436i bk2: 2690a 1309991i bk3: 2344a 1314361i bk4: 3086a 1303840i bk5: 2712a 1306828i bk6: 3076a 1308443i bk7: 2712a 1309418i bk8: 3426a 1302464i bk9: 3090a 1303596i bk10: 2650a 1309780i bk11: 2248a 1310148i bk12: 2484a 1307293i bk13: 2108a 1313703i bk14: 2372a 1312593i bk15: 1964a 1317345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891382
Row_Buffer_Locality_read = 0.943782
Row_Buffer_Locality_write = 0.743681
Bank_Level_Parallism = 2.216438
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.207744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.092342 
total_CMD = 1340449 
util_bw = 123780 
Wasted_Col = 88366 
Wasted_Row = 42232 
Idle = 1086071 

BW Util Bottlenecks: 
RCDc_limit = 22132 
RCDWRc_limit = 17208 
WTRc_limit = 15657 
RTWc_limit = 63175 
CCDLc_limit = 45761 
rwq = 0 
CCDLc_limit_alone = 31160 
WTRc_limit_alone = 14152 
RTWc_limit_alone = 50079 

Commands details: 
total_CMD = 1340449 
n_nop = 1266223 
Read = 42602 
Write = 0 
L2_Alloc = 0 
L2_WB = 19288 
n_act = 6284 
n_pre = 6268 
n_ref = 0 
n_req = 57716 
total_req = 61890 

Dual Bus Interface Util: 
issued_total_row = 12552 
issued_total_col = 61890 
Row_Bus_Util =  0.009364 
CoL_Bus_Util = 0.046171 
Either_Row_CoL_Bus_Util = 0.055374 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.002910 
queue_avg = 1.631787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1273754 n_act=5837 n_pre=5821 n_ref_event=463904 n_req=51699 n_rd=38496 n_rd_L2_A=0 n_write=0 n_wr_bk=16745 bw_util=0.08242
n_activity=285241 dram_eff=0.3873
bk0: 2190a 1315519i bk1: 2988a 1307722i bk2: 2022a 1319634i bk3: 2634a 1312485i bk4: 2228a 1314174i bk5: 3006a 1306239i bk6: 2234a 1316977i bk7: 3020a 1310286i bk8: 2328a 1313616i bk9: 3372a 1305055i bk10: 1802a 1317552i bk11: 2588a 1310588i bk12: 1702a 1319044i bk13: 2466a 1310667i bk14: 1596a 1321728i bk15: 2320a 1315417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887382
Row_Buffer_Locality_read = 0.942462
Row_Buffer_Locality_write = 0.726763
Bank_Level_Parallism = 2.048620
Bank_Level_Parallism_Col = 1.993811
Bank_Level_Parallism_Ready = 1.166807
write_to_read_ratio_blp_rw_average = 0.489719
GrpLevelPara = 1.524849 

BW Util details:
bwutil = 0.082422 
total_CMD = 1340449 
util_bw = 110482 
Wasted_Col = 85135 
Wasted_Row = 40980 
Idle = 1103852 

BW Util Bottlenecks: 
RCDc_limit = 20997 
RCDWRc_limit = 17237 
WTRc_limit = 14457 
RTWc_limit = 55110 
CCDLc_limit = 44176 
rwq = 0 
CCDLc_limit_alone = 29996 
WTRc_limit_alone = 13018 
RTWc_limit_alone = 42369 

Commands details: 
total_CMD = 1340449 
n_nop = 1273754 
Read = 38496 
Write = 0 
L2_Alloc = 0 
L2_WB = 16745 
n_act = 5837 
n_pre = 5821 
n_ref = 463904 
n_req = 51699 
total_req = 55241 

Dual Bus Interface Util: 
issued_total_row = 11658 
issued_total_col = 55241 
Row_Bus_Util =  0.008697 
CoL_Bus_Util = 0.041211 
Either_Row_CoL_Bus_Util = 0.049756 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.003059 
queue_avg = 1.371215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1015550 -   mf: uid=5344715, sid4294967295:w4294967295, part=5, addr=0xc00b1b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015450), 
Ready @ 1015568 -   mf: uid=5344718, sid4294967295:w4294967295, part=5, addr=0xc00b3300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015468), 
Ready @ 1015578 -   mf: uid=5344722, sid4294967295:w4294967295, part=5, addr=0xc00b6300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015478), 
Ready @ 1015590 -   mf: uid=5344723, sid4294967295:w4294967295, part=5, addr=0xc00b4b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015490), 
Ready @ 1015594 -   mf: uid=5344725, sid4294967295:w4294967295, part=5, addr=0xc00b7b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1015494), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1340449 n_nop=1267598 n_act=5766 n_pre=5750 n_ref_event=0 n_req=57405 n_rd=42334 n_rd_L2_A=0 n_write=0 n_wr_bk=19216 bw_util=0.09183
n_activity=291222 dram_eff=0.4227
bk0: 2582a 1309733i bk1: 2952a 1306067i bk2: 2370a 1313222i bk3: 2684a 1310622i bk4: 2702a 1306056i bk5: 3080a 1303700i bk6: 2720a 1308765i bk7: 3060a 1308531i bk8: 3056a 1303694i bk9: 3418a 1302843i bk10: 2254a 1310348i bk11: 2568a 1308891i bk12: 2092a 1311449i bk13: 2472a 1311947i bk14: 1974a 1315578i bk15: 2350a 1314847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899817
Row_Buffer_Locality_read = 0.949048
Row_Buffer_Locality_write = 0.761529
Bank_Level_Parallism = 2.289088
Bank_Level_Parallism_Col = 2.223418
Bank_Level_Parallism_Ready = 1.207112
write_to_read_ratio_blp_rw_average = 0.521875
GrpLevelPara = 1.700930 

BW Util details:
bwutil = 0.091835 
total_CMD = 1340449 
util_bw = 123100 
Wasted_Col = 87618 
Wasted_Row = 34724 
Idle = 1095007 

BW Util Bottlenecks: 
RCDc_limit = 19699 
RCDWRc_limit = 15688 
WTRc_limit = 17255 
RTWc_limit = 69980 
CCDLc_limit = 44722 
rwq = 0 
CCDLc_limit_alone = 31165 
WTRc_limit_alone = 15745 
RTWc_limit_alone = 57933 

Commands details: 
total_CMD = 1340449 
n_nop = 1267598 
Read = 42334 
Write = 0 
L2_Alloc = 0 
L2_WB = 19216 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 57405 
total_req = 61550 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 61550 
Row_Bus_Util =  0.008591 
CoL_Bus_Util = 0.045917 
Either_Row_CoL_Bus_Util = 0.054348 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.002951 
queue_avg = 1.539457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115852, Miss = 21294, Miss_rate = 0.184, Pending_hits = 8005, Reservation_fails = 6146
L2_cache_bank[1]: Access = 134816, Miss = 28936, Miss_rate = 0.215, Pending_hits = 9998, Reservation_fails = 8157
L2_cache_bank[2]: Access = 128250, Miss = 25698, Miss_rate = 0.200, Pending_hits = 8899, Reservation_fails = 6649
L2_cache_bank[3]: Access = 119776, Miss = 29258, Miss_rate = 0.244, Pending_hits = 10019, Reservation_fails = 9582
L2_cache_bank[4]: Access = 134320, Miss = 29060, Miss_rate = 0.216, Pending_hits = 9763, Reservation_fails = 6866
L2_cache_bank[5]: Access = 115784, Miss = 21148, Miss_rate = 0.183, Pending_hits = 8101, Reservation_fails = 7750
L2_cache_bank[6]: Access = 119012, Miss = 29388, Miss_rate = 0.247, Pending_hits = 9644, Reservation_fails = 6586
L2_cache_bank[7]: Access = 129094, Miss = 25590, Miss_rate = 0.198, Pending_hits = 9123, Reservation_fails = 6973
L2_cache_bank[8]: Access = 114638, Miss = 21216, Miss_rate = 0.185, Pending_hits = 7746, Reservation_fails = 5481
L2_cache_bank[9]: Access = 134386, Miss = 28878, Miss_rate = 0.215, Pending_hits = 9885, Reservation_fails = 7760
L2_cache_bank[10]: Access = 128532, Miss = 25578, Miss_rate = 0.199, Pending_hits = 8838, Reservation_fails = 6004
L2_cache_bank[11]: Access = 118564, Miss = 29142, Miss_rate = 0.246, Pending_hits = 9554, Reservation_fails = 6310
L2_total_cache_accesses = 1493024
L2_total_cache_misses = 315186
L2_total_cache_miss_rate = 0.2111
L2_total_cache_pending_hits = 109575
L2_total_cache_reservation_fails = 84264
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8850
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 820
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6712
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 228
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 820
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 162524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33970
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5276
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 246
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6712
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1493024
icnt_total_pkts_simt_to_mem=567914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.3577
	minimum = 5
	maximum = 808
Network latency average = 53.0514
	minimum = 5
	maximum = 808
Slowest packet = 1832479
Flit latency average = 50.3125
	minimum = 5
	maximum = 808
Slowest flit = 1955190
Fragmentation average = 0.00701341
	minimum = 0
	maximum = 358
Injected packet rate average = 0.207397
	minimum = 0.0791224 (at node 12)
	maximum = 0.572865 (at node 19)
Accepted packet rate average = 0.207397
	minimum = 0.0651411 (at node 23)
	maximum = 0.314185 (at node 11)
Injected flit rate average = 0.221082
	minimum = 0.102582 (at node 12)
	maximum = 0.572865 (at node 19)
Accepted flit rate average= 0.221082
	minimum = 0.0886003 (at node 23)
	maximum = 0.314185 (at node 11)
Injected packet length average = 1.06598
Accepted packet length average = 1.06598
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7908 (33 samples)
	minimum = 5 (33 samples)
	maximum = 215.848 (33 samples)
Network latency average = 19.5892 (33 samples)
	minimum = 5 (33 samples)
	maximum = 212.636 (33 samples)
Flit latency average = 18.7898 (33 samples)
	minimum = 5 (33 samples)
	maximum = 212.091 (33 samples)
Fragmentation average = 0.00101835 (33 samples)
	minimum = 0 (33 samples)
	maximum = 49.7273 (33 samples)
Injected packet rate average = 0.0771387 (33 samples)
	minimum = 0.0294455 (33 samples)
	maximum = 0.204045 (33 samples)
Accepted packet rate average = 0.0771387 (33 samples)
	minimum = 0.0265032 (33 samples)
	maximum = 0.115287 (33 samples)
Injected flit rate average = 0.0823186 (33 samples)
	minimum = 0.038212 (33 samples)
	maximum = 0.204212 (33 samples)
Accepted flit rate average = 0.0823186 (33 samples)
	minimum = 0.0359338 (33 samples)
	maximum = 0.115287 (33 samples)
Injected packet size average = 1.06715 (33 samples)
Accepted packet size average = 1.06715 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 41 sec (4061 sec)
gpgpu_simulation_rate = 45678 (inst/sec)
gpgpu_simulation_rate = 250 (cycle/sec)
gpgpu_silicon_slowdown = 2800000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
kernel_stream_id = 61656
gpu_sim_cycle = 27120
gpu_sim_insn = 19880
gpu_ipc =       0.7330
gpu_tot_sim_cycle = 1042632
gpu_tot_sim_insn = 185522208
gpu_tot_ipc =     177.9364
gpu_tot_issued_cta = 7844
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 35.1249% 
max_total_param_size = 0
gpu_stall_dramfull = 102146
gpu_stall_icnt2sh    = 242521
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.4203
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8020
L2_BW  =       0.1173 GB/Sec
L2_BW_total  =      32.0793 GB/Sec
gpu_total_sim_rate=45040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3031820
	L1I_total_cache_misses = 41860
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31208
L1D_cache:
	L1D_cache_core[0]: Access = 33694, Miss = 20234, Miss_rate = 0.601, Pending_hits = 1994, Reservation_fails = 10787
	L1D_cache_core[1]: Access = 33581, Miss = 20153, Miss_rate = 0.600, Pending_hits = 2211, Reservation_fails = 10591
	L1D_cache_core[2]: Access = 33645, Miss = 20136, Miss_rate = 0.598, Pending_hits = 2065, Reservation_fails = 11409
	L1D_cache_core[3]: Access = 33228, Miss = 20203, Miss_rate = 0.608, Pending_hits = 2143, Reservation_fails = 13141
	L1D_cache_core[4]: Access = 33836, Miss = 19807, Miss_rate = 0.585, Pending_hits = 2319, Reservation_fails = 9435
	L1D_cache_core[5]: Access = 33916, Miss = 20458, Miss_rate = 0.603, Pending_hits = 2112, Reservation_fails = 9836
	L1D_cache_core[6]: Access = 33949, Miss = 20411, Miss_rate = 0.601, Pending_hits = 2102, Reservation_fails = 11401
	L1D_cache_core[7]: Access = 33883, Miss = 20080, Miss_rate = 0.593, Pending_hits = 2106, Reservation_fails = 8137
	L1D_cache_core[8]: Access = 34284, Miss = 20334, Miss_rate = 0.593, Pending_hits = 2223, Reservation_fails = 8577
	L1D_cache_core[9]: Access = 33611, Miss = 19842, Miss_rate = 0.590, Pending_hits = 2318, Reservation_fails = 11879
	L1D_cache_core[10]: Access = 33483, Miss = 20418, Miss_rate = 0.610, Pending_hits = 2162, Reservation_fails = 13489
	L1D_cache_core[11]: Access = 34028, Miss = 20371, Miss_rate = 0.599, Pending_hits = 2114, Reservation_fails = 10347
	L1D_cache_core[12]: Access = 33708, Miss = 20361, Miss_rate = 0.604, Pending_hits = 2255, Reservation_fails = 12882
	L1D_cache_core[13]: Access = 33627, Miss = 20464, Miss_rate = 0.609, Pending_hits = 2032, Reservation_fails = 12164
	L1D_cache_core[14]: Access = 33437, Miss = 19830, Miss_rate = 0.593, Pending_hits = 2031, Reservation_fails = 11086
	L1D_total_cache_accesses = 505910
	L1D_total_cache_misses = 303102
	L1D_total_cache_miss_rate = 0.5991
	L1D_total_cache_pending_hits = 32187
	L1D_total_cache_reservation_fails = 165161
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 183750
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11011
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56628
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 934231
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16173
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11288
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9968
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116816
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40757
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 950404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50657
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 54
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11288
ctas_completed 7844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
25980, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 
gpgpu_n_tot_thrd_icount = 191824896
gpgpu_n_tot_w_icount = 5994528
gpgpu_n_stall_shd_mem = 327338
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 294565
gpgpu_n_mem_write_global = 129782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6018048
gpgpu_n_store_insn = 2076512
gpgpu_n_shmem_insn = 67557984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5851392
gpgpu_n_shmem_bkconflict = 70112
gpgpu_n_l1cache_bkconflict = 15754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 70112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1183180	W0_Idle:7242081	W0_Scoreboard:6784243	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:340926	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5621946
single_issue_nums: WS0:3042696	WS1:2951832	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2356520 {8:294565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9344304 {72:129782,}
traffic_breakdown_coretomem[INST_ACC_R] = 110624 {8:13828,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47130400 {40:1178260,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2076512 {8:259564,}
traffic_breakdown_memtocore[INST_ACC_R] = 2212480 {40:55312,}
maxmflatency = 1358 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 268 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 62 
mrq_lat_table:90519 	20771 	18552 	30252 	70051 	60808 	28458 	6900 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	794300 	559538 	80858 	3158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12934 	714 	154 	383064 	19889 	16475 	4214 	729 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149556 	200568 	196914 	241340 	503315 	146149 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	803 	351 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.016997  9.286714  8.820598  9.703504  7.836842  9.250000  8.447293  9.809524  7.926768  9.228915  7.586957  9.382353  8.638783  9.378151  9.353712 10.498339 
dram[1]:  9.198370  9.600000 10.501650  9.466666  8.775362  8.551724  8.843373 10.490049  8.357575  9.099030  8.324538  9.348404  9.276873  8.819843 10.026217 10.915825 
dram[2]:  9.045351  7.635389  9.741936  8.310345  9.377011  8.214876  9.792453  7.997283  9.267206  7.956853  9.027363  7.613115  9.158904  8.760618 10.442623  8.970213 
dram[3]:  9.306452  9.178862  9.546391 10.434211  8.641394  8.577465 10.760815  8.965686  8.822975  8.599174  9.907357  8.161290  8.615776  9.244300  9.848943  9.687273 
dram[4]:  7.790055  9.272942  9.043919  9.454068  7.825397  9.136161  8.381356  9.767773  7.669951  9.069307  7.739550  8.997442  8.778210  9.473088  9.175965 10.521595 
dram[5]: 10.674923 10.186842 11.272414 10.324786  9.256858  9.284754  9.855263 10.925926  8.637114  9.597917  8.988473  9.537190  9.320389 11.073579 10.837945 11.853932 
average row locality = 328196/35712 = 9.190076
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       797      1224       814      1220       937      1410       915      1392      1004      1562       772      1182       706      1126       674      1058 
dram[1]:      1025      1268      1062      1264      1215      1460      1220      1446      1373      1620      1049      1200       945      1156       890      1096 
dram[2]:      1224       806      1230       808      1402       939      1406       905      1557      1009      1221       728      1130       706      1067       664 
dram[3]:      1264      1027      1272      1054      1456      1223      1454      1212      1616      1381      1244      1006      1156       943      1104       883 
dram[4]:       795      1224       816      1222       927      1405       912      1394       998      1557       762      1177       701      1126       674      1059 
dram[5]:      1092      1194      1129      1194      1289      1384      1295      1366      1438      1544      1087      1141       998      1090       954      1027 
total dram writes = 108150
bank skew: 1620/664 = 2.44
chip skew: 19295/16749 = 1.15
average mf latency per bank:
dram[0]:       5504      3926      5459      4078      4883      3371      5033      3590      4334      3346      4190      4065      4085      3873      3937      3598
dram[1]:       4255      2554      4275      2687      4169      2385      4551      2548      3980      2370      4294      2866      3913      2901      3785      2282
dram[2]:       3898      4914      3960      5227      3320      4578      3322      4945      3144      4103      3633      4331      3461      3971      3428      3973
dram[3]:       2631      3977      2681      4141      2415      3733      2501      4034      2387      3373      2795      3877      2939      3515      2396      3358
dram[4]:       5682      3723      5563      3888      4948      3140      5043      3297      4228      3052      4084      3540      4088      3266      4124      3192
dram[5]:       3916      2698      3914      2865      3731      2516      4118      2723      3745      2466      3951      3015      3654      3020      3380      2454
maximum mf latency per bank:
dram[0]:        645      1335       964      1342      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       732       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1341       996       764      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       651       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1358      1106       831      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       624       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1309416 n_act=5800 n_pre=5784 n_ref_event=0 n_req=51848 n_rd=38622 n_rd_L2_A=0 n_write=0 n_wr_bk=16793 bw_util=0.08053
n_activity=286439 dram_eff=0.3869
bk0: 2204a 1350963i bk1: 3032a 1343817i bk2: 2002a 1354748i bk3: 2634a 1348551i bk4: 2242a 1350720i bk5: 3018a 1343033i bk6: 2230a 1352545i bk7: 3020a 1346199i bk8: 2348a 1349558i bk9: 3386a 1341106i bk10: 1830a 1352688i bk11: 2574a 1347534i bk12: 1716a 1355601i bk13: 2472a 1346743i bk14: 1600a 1356849i bk15: 2314a 1350920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888347
Row_Buffer_Locality_read = 0.943012
Row_Buffer_Locality_write = 0.728716
Bank_Level_Parallism = 2.032858
Bank_Level_Parallism_Col = 1.990323
Bank_Level_Parallism_Ready = 1.169666
write_to_read_ratio_blp_rw_average = 0.491601
GrpLevelPara = 1.528911 

BW Util details:
bwutil = 0.080531 
total_CMD = 1376247 
util_bw = 110830 
Wasted_Col = 84824 
Wasted_Row = 41802 
Idle = 1138791 

BW Util Bottlenecks: 
RCDc_limit = 20990 
RCDWRc_limit = 17160 
WTRc_limit = 13786 
RTWc_limit = 54741 
CCDLc_limit = 44316 
rwq = 0 
CCDLc_limit_alone = 30355 
WTRc_limit_alone = 12334 
RTWc_limit_alone = 42232 

Commands details: 
total_CMD = 1376247 
n_nop = 1309416 
Read = 38622 
Write = 0 
L2_Alloc = 0 
L2_WB = 16793 
n_act = 5800 
n_pre = 5784 
n_ref = 0 
n_req = 51848 
total_req = 55415 

Dual Bus Interface Util: 
issued_total_row = 11584 
issued_total_col = 55415 
Row_Bus_Util =  0.008417 
CoL_Bus_Util = 0.040265 
Either_Row_CoL_Bus_Util = 0.048560 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.002514 
queue_avg = 1.338643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1302162 n_act=6238 n_pre=6222 n_ref_event=0 n_req=57665 n_rd=42550 n_rd_L2_A=0 n_write=0 n_wr_bk=19289 bw_util=0.08987
n_activity=299860 dram_eff=0.4125
bk0: 2592a 1343944i bk1: 3042a 1341547i bk2: 2350a 1349853i bk3: 2682a 1346050i bk4: 2698a 1342814i bk5: 3082a 1337874i bk6: 2720a 1344894i bk7: 3068a 1344241i bk8: 3072a 1340531i bk9: 3424a 1338736i bk10: 2334a 1346780i bk11: 2562a 1345028i bk12: 2116a 1348558i bk13: 2476a 1344215i bk14: 1974a 1352702i bk15: 2358a 1349501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892066
Row_Buffer_Locality_read = 0.943854
Row_Buffer_Locality_write = 0.746279
Bank_Level_Parallism = 2.214916
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.211071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089866 
total_CMD = 1376247 
util_bw = 123678 
Wasted_Col = 88528 
Wasted_Row = 41860 
Idle = 1122181 

BW Util Bottlenecks: 
RCDc_limit = 21964 
RCDWRc_limit = 17268 
WTRc_limit = 16335 
RTWc_limit = 62494 
CCDLc_limit = 46061 
rwq = 0 
CCDLc_limit_alone = 31318 
WTRc_limit_alone = 14708 
RTWc_limit_alone = 49378 

Commands details: 
total_CMD = 1376247 
n_nop = 1302162 
Read = 42550 
Write = 0 
L2_Alloc = 0 
L2_WB = 19289 
n_act = 6238 
n_pre = 6222 
n_ref = 0 
n_req = 57665 
total_req = 61839 

Dual Bus Interface Util: 
issued_total_row = 12460 
issued_total_col = 61839 
Row_Bus_Util =  0.009054 
CoL_Bus_Util = 0.044933 
Either_Row_CoL_Bus_Util = 0.053831 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.002889 
queue_avg = 1.603206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1309317 n_act=5868 n_pre=5852 n_ref_event=0 n_req=51837 n_rd=38606 n_rd_L2_A=0 n_write=0 n_wr_bk=16802 bw_util=0.08052
n_activity=288158 dram_eff=0.3846
bk0: 3038a 1343685i bk1: 2214a 1351289i bk2: 2652a 1348449i bk3: 2000a 1354464i bk4: 2996a 1343914i bk5: 2244a 1350535i bk6: 3044a 1346116i bk7: 2214a 1352467i bk8: 3372a 1341125i bk9: 2342a 1350110i bk10: 2666a 1347173i bk11: 1742a 1354811i bk12: 2464a 1346596i bk13: 1712a 1355502i bk14: 2334a 1350161i bk15: 1572a 1356994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887069
Row_Buffer_Locality_read = 0.942263
Row_Buffer_Locality_write = 0.726022
Bank_Level_Parallism = 2.014492
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.174212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080520 
total_CMD = 1376247 
util_bw = 110816 
Wasted_Col = 85331 
Wasted_Row = 42453 
Idle = 1137647 

BW Util Bottlenecks: 
RCDc_limit = 21230 
RCDWRc_limit = 17256 
WTRc_limit = 13607 
RTWc_limit = 53301 
CCDLc_limit = 43959 
rwq = 0 
CCDLc_limit_alone = 30152 
WTRc_limit_alone = 12260 
RTWc_limit_alone = 40841 

Commands details: 
total_CMD = 1376247 
n_nop = 1309317 
Read = 38606 
Write = 0 
L2_Alloc = 0 
L2_WB = 16802 
n_act = 5868 
n_pre = 5852 
n_ref = 0 
n_req = 51837 
total_req = 55408 

Dual Bus Interface Util: 
issued_total_row = 11720 
issued_total_col = 55408 
Row_Bus_Util =  0.008516 
CoL_Bus_Util = 0.040260 
Either_Row_CoL_Bus_Util = 0.048632 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.002958 
queue_avg = 1.291937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1302008 n_act=6285 n_pre=6269 n_ref_event=0 n_req=57727 n_rd=42606 n_rd_L2_A=0 n_write=0 n_wr_bk=19295 bw_util=0.08996
n_activity=300019 dram_eff=0.4126
bk0: 3052a 1340743i bk1: 2592a 1344232i bk2: 2690a 1345788i bk3: 2344a 1350158i bk4: 3086a 1339637i bk5: 2712a 1342625i bk6: 3076a 1344240i bk7: 2712a 1345215i bk8: 3426a 1338261i bk9: 3090a 1339395i bk10: 2650a 1345579i bk11: 2248a 1345947i bk12: 2484a 1343092i bk13: 2108a 1349502i bk14: 2372a 1348392i bk15: 1964a 1353144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891385
Row_Buffer_Locality_read = 0.943764
Row_Buffer_Locality_write = 0.743800
Bank_Level_Parallism = 2.216248
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.207707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.089956 
total_CMD = 1376247 
util_bw = 123802 
Wasted_Col = 88381 
Wasted_Row = 42242 
Idle = 1121822 

BW Util Bottlenecks: 
RCDc_limit = 22144 
RCDWRc_limit = 17208 
WTRc_limit = 15658 
RTWc_limit = 63175 
CCDLc_limit = 45764 
rwq = 0 
CCDLc_limit_alone = 31163 
WTRc_limit_alone = 14153 
RTWc_limit_alone = 50079 

Commands details: 
total_CMD = 1376247 
n_nop = 1302008 
Read = 42606 
Write = 0 
L2_Alloc = 0 
L2_WB = 19295 
n_act = 6285 
n_pre = 6269 
n_ref = 0 
n_req = 57727 
total_req = 61901 

Dual Bus Interface Util: 
issued_total_row = 12554 
issued_total_col = 61901 
Row_Bus_Util =  0.009122 
CoL_Bus_Util = 0.044978 
Either_Row_CoL_Bus_Util = 0.053943 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.002910 
queue_avg = 1.589393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1309542 n_act=5838 n_pre=5822 n_ref_event=463904 n_req=51704 n_rd=38500 n_rd_L2_A=0 n_write=0 n_wr_bk=16749 bw_util=0.08029
n_activity=285330 dram_eff=0.3873
bk0: 2194a 1351287i bk1: 2988a 1343518i bk2: 2022a 1355432i bk3: 2634a 1348283i bk4: 2228a 1349972i bk5: 3006a 1342037i bk6: 2234a 1352775i bk7: 3020a 1346084i bk8: 2328a 1349414i bk9: 3372a 1340853i bk10: 1802a 1353350i bk11: 2588a 1346386i bk12: 1702a 1354842i bk13: 2466a 1346465i bk14: 1596a 1357518i bk15: 2320a 1351215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887378
Row_Buffer_Locality_read = 0.942442
Row_Buffer_Locality_write = 0.726825
Bank_Level_Parallism = 2.048420
Bank_Level_Parallism_Col = 1.993634
Bank_Level_Parallism_Ready = 1.166783
write_to_read_ratio_blp_rw_average = 0.489696
GrpLevelPara = 1.524755 

BW Util details:
bwutil = 0.080289 
total_CMD = 1376247 
util_bw = 110498 
Wasted_Col = 85156 
Wasted_Row = 40990 
Idle = 1139603 

BW Util Bottlenecks: 
RCDc_limit = 21009 
RCDWRc_limit = 17241 
WTRc_limit = 14457 
RTWc_limit = 55110 
CCDLc_limit = 44181 
rwq = 0 
CCDLc_limit_alone = 30001 
WTRc_limit_alone = 13018 
RTWc_limit_alone = 42369 

Commands details: 
total_CMD = 1376247 
n_nop = 1309542 
Read = 38500 
Write = 0 
L2_Alloc = 0 
L2_WB = 16749 
n_act = 5838 
n_pre = 5822 
n_ref = 463904 
n_req = 51704 
total_req = 55249 

Dual Bus Interface Util: 
issued_total_row = 11660 
issued_total_col = 55249 
Row_Bus_Util =  0.008472 
CoL_Bus_Util = 0.040145 
Either_Row_CoL_Bus_Util = 0.048469 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.003058 
queue_avg = 1.335610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1376247 n_nop=1303384 n_act=5767 n_pre=5751 n_ref_event=0 n_req=57415 n_rd=42338 n_rd_L2_A=0 n_write=0 n_wr_bk=19222 bw_util=0.08946
n_activity=291323 dram_eff=0.4226
bk0: 2586a 1345501i bk1: 2952a 1341863i bk2: 2370a 1349019i bk3: 2684a 1346419i bk4: 2702a 1341853i bk5: 3080a 1339497i bk6: 2720a 1344562i bk7: 3060a 1344329i bk8: 3056a 1339492i bk9: 3418a 1338641i bk10: 2254a 1346146i bk11: 2568a 1344690i bk12: 2092a 1347248i bk13: 2472a 1347746i bk14: 1974a 1351377i bk15: 2350a 1350646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899817
Row_Buffer_Locality_read = 0.949029
Row_Buffer_Locality_write = 0.761624
Bank_Level_Parallism = 2.288883
Bank_Level_Parallism_Col = 2.223253
Bank_Level_Parallism_Ready = 1.207079
write_to_read_ratio_blp_rw_average = 0.521835
GrpLevelPara = 1.700836 

BW Util details:
bwutil = 0.089461 
total_CMD = 1376247 
util_bw = 123120 
Wasted_Col = 87633 
Wasted_Row = 34734 
Idle = 1130760 

BW Util Bottlenecks: 
RCDc_limit = 19711 
RCDWRc_limit = 15688 
WTRc_limit = 17256 
RTWc_limit = 69980 
CCDLc_limit = 44725 
rwq = 0 
CCDLc_limit_alone = 31168 
WTRc_limit_alone = 15746 
RTWc_limit_alone = 57933 

Commands details: 
total_CMD = 1376247 
n_nop = 1303384 
Read = 42338 
Write = 0 
L2_Alloc = 0 
L2_WB = 19222 
n_act = 5767 
n_pre = 5751 
n_ref = 0 
n_req = 57415 
total_req = 61560 

Dual Bus Interface Util: 
issued_total_row = 11518 
issued_total_col = 61560 
Row_Bus_Util =  0.008369 
CoL_Bus_Util = 0.044730 
Either_Row_CoL_Bus_Util = 0.052943 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.002951 
queue_avg = 1.499466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115860, Miss = 21294, Miss_rate = 0.184, Pending_hits = 8005, Reservation_fails = 6146
L2_cache_bank[1]: Access = 134850, Miss = 28936, Miss_rate = 0.215, Pending_hits = 9998, Reservation_fails = 8157
L2_cache_bank[2]: Access = 128258, Miss = 25698, Miss_rate = 0.200, Pending_hits = 8899, Reservation_fails = 6649
L2_cache_bank[3]: Access = 119776, Miss = 29258, Miss_rate = 0.244, Pending_hits = 10019, Reservation_fails = 9582
L2_cache_bank[4]: Access = 134358, Miss = 29060, Miss_rate = 0.216, Pending_hits = 9763, Reservation_fails = 6866
L2_cache_bank[5]: Access = 115784, Miss = 21148, Miss_rate = 0.183, Pending_hits = 8101, Reservation_fails = 7750
L2_cache_bank[6]: Access = 119020, Miss = 29392, Miss_rate = 0.247, Pending_hits = 9644, Reservation_fails = 6586
L2_cache_bank[7]: Access = 129094, Miss = 25590, Miss_rate = 0.198, Pending_hits = 9123, Reservation_fails = 6973
L2_cache_bank[8]: Access = 114646, Miss = 21220, Miss_rate = 0.185, Pending_hits = 7746, Reservation_fails = 5481
L2_cache_bank[9]: Access = 134416, Miss = 28878, Miss_rate = 0.215, Pending_hits = 9885, Reservation_fails = 7760
L2_cache_bank[10]: Access = 128540, Miss = 25582, Miss_rate = 0.199, Pending_hits = 8838, Reservation_fails = 6004
L2_cache_bank[11]: Access = 118564, Miss = 29142, Miss_rate = 0.246, Pending_hits = 9554, Reservation_fails = 6310
L2_total_cache_accesses = 1493166
L2_total_cache_misses = 315198
L2_total_cache_miss_rate = 0.2111
L2_total_cache_pending_hits = 109575
L2_total_cache_reservation_fails = 84264
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 271876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28846
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58354
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19825
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3511
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 371
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33113
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1113
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3511
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 368480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81514
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 744
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33113
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1493166
icnt_total_pkts_simt_to_mem=567972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 1931307
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2060938
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000252649
	minimum = 0 (at node 0)
	maximum = 0.00158555 (at node 7)
Accepted packet rate average = 0.000252649
	minimum = 0 (at node 0)
	maximum = 0.00523599 (at node 7)
Injected flit rate average = 0.000273134
	minimum = 0 (at node 0)
	maximum = 0.00213864 (at node 7)
Accepted flit rate average= 0.000273134
	minimum = 0 (at node 0)
	maximum = 0.00523599 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3352 (34 samples)
	minimum = 5 (34 samples)
	maximum = 209.853 (34 samples)
Network latency average = 19.1625 (34 samples)
	minimum = 5 (34 samples)
	maximum = 206.559 (34 samples)
Flit latency average = 18.3842 (34 samples)
	minimum = 5 (34 samples)
	maximum = 206 (34 samples)
Fragmentation average = 0.000988398 (34 samples)
	minimum = 0 (34 samples)
	maximum = 48.2647 (34 samples)
Injected packet rate average = 0.0748773 (34 samples)
	minimum = 0.0285794 (34 samples)
	maximum = 0.19809 (34 samples)
Accepted packet rate average = 0.0748773 (34 samples)
	minimum = 0.0257237 (34 samples)
	maximum = 0.11205 (34 samples)
Injected flit rate average = 0.0799055 (34 samples)
	minimum = 0.0370881 (34 samples)
	maximum = 0.198269 (34 samples)
Accepted flit rate average = 0.0799055 (34 samples)
	minimum = 0.034877 (34 samples)
	maximum = 0.11205 (34 samples)
Injected packet size average = 1.06715 (34 samples)
Accepted packet size average = 1.06715 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 39 sec (4119 sec)
gpgpu_simulation_rate = 45040 (inst/sec)
gpgpu_simulation_rate = 253 (cycle/sec)
gpgpu_silicon_slowdown = 2766798x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (20,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 28390
gpu_sim_insn = 393600
gpu_ipc =      13.8640
gpu_tot_sim_cycle = 1071022
gpu_tot_sim_insn = 185915808
gpu_tot_ipc =     173.5873
gpu_tot_issued_cta = 7864
gpu_occupancy = 2.7780% 
gpu_tot_occupancy = 33.8772% 
max_total_param_size = 0
gpu_stall_dramfull = 102146
gpu_stall_icnt2sh    = 242521
partiton_level_parallism =       0.0940
partiton_level_parallism_total  =       0.4116
partiton_level_parallism_util =       1.0925
partiton_level_parallism_util_total  =       1.7950
L2_BW  =       7.4451 GB/Sec
L2_BW_total  =      31.4263 GB/Sec
gpu_total_sim_rate=44445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3044020
	L1I_total_cache_misses = 43401
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 31208
L1D_cache:
	L1D_cache_core[0]: Access = 33773, Miss = 20282, Miss_rate = 0.601, Pending_hits = 1994, Reservation_fails = 10787
	L1D_cache_core[1]: Access = 33660, Miss = 20201, Miss_rate = 0.600, Pending_hits = 2211, Reservation_fails = 10591
	L1D_cache_core[2]: Access = 33724, Miss = 20184, Miss_rate = 0.599, Pending_hits = 2065, Reservation_fails = 11409
	L1D_cache_core[3]: Access = 33307, Miss = 20251, Miss_rate = 0.608, Pending_hits = 2143, Reservation_fails = 13141
	L1D_cache_core[4]: Access = 33915, Miss = 19855, Miss_rate = 0.585, Pending_hits = 2319, Reservation_fails = 9435
	L1D_cache_core[5]: Access = 33995, Miss = 20506, Miss_rate = 0.603, Pending_hits = 2112, Reservation_fails = 9836
	L1D_cache_core[6]: Access = 34028, Miss = 20459, Miss_rate = 0.601, Pending_hits = 2102, Reservation_fails = 11401
	L1D_cache_core[7]: Access = 33962, Miss = 20128, Miss_rate = 0.593, Pending_hits = 2106, Reservation_fails = 8137
	L1D_cache_core[8]: Access = 34442, Miss = 20421, Miss_rate = 0.593, Pending_hits = 2231, Reservation_fails = 8577
	L1D_cache_core[9]: Access = 33769, Miss = 19922, Miss_rate = 0.590, Pending_hits = 2334, Reservation_fails = 11879
	L1D_cache_core[10]: Access = 33641, Miss = 20498, Miss_rate = 0.609, Pending_hits = 2170, Reservation_fails = 13489
	L1D_cache_core[11]: Access = 34186, Miss = 20451, Miss_rate = 0.598, Pending_hits = 2130, Reservation_fails = 10347
	L1D_cache_core[12]: Access = 33866, Miss = 20441, Miss_rate = 0.604, Pending_hits = 2263, Reservation_fails = 12882
	L1D_cache_core[13]: Access = 33706, Miss = 20512, Miss_rate = 0.609, Pending_hits = 2032, Reservation_fails = 12164
	L1D_cache_core[14]: Access = 33516, Miss = 19878, Miss_rate = 0.593, Pending_hits = 2031, Reservation_fails = 11086
	L1D_total_cache_accesses = 507490
	L1D_total_cache_misses = 303989
	L1D_total_cache_miss_rate = 0.5990
	L1D_total_cache_pending_hits = 32243
	L1D_total_cache_reservation_fails = 165161
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 183930
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3622
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24795
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401492
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7130
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5560
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4642
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50880
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17605
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 408622

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 28078
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3711
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5560
ctas_completed 7864, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27186, 17001, 9765, 9765, 9765, 9765, 9765, 9765, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9393, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 9114, 
gpgpu_n_tot_thrd_icount = 192596736
gpgpu_n_tot_w_icount = 6018648
gpgpu_n_stall_shd_mem = 331818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295445
gpgpu_n_mem_write_global = 130402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6033408
gpgpu_n_store_insn = 2086432
gpgpu_n_shmem_insn = 67685344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5855232
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 15754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241472
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1186878	W0_Idle:7796369	W0_Scoreboard:7052865	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5622486
single_issue_nums: WS0:3060786	WS1:2957862	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2363560 {8:295445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9388944 {72:130402,}
traffic_breakdown_coretomem[INST_ACC_R] = 119976 {8:14997,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47271200 {40:1181780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2086432 {8:260804,}
traffic_breakdown_memtocore[INST_ACC_R] = 2399520 {40:59988,}
maxmflatency = 1358 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 267 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 62 
mrq_lat_table:90960 	20851 	18552 	30258 	70114 	60808 	28458 	6900 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	798967 	559631 	80858 	3158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14065 	746 	160 	384560 	19893 	16475 	4214 	729 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	153814 	201070 	196914 	241340 	503315 	146149 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	835 	351 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.016949  9.283721  8.820598  9.703504  7.836842  9.250000  8.447293  9.809524  7.926768  9.228915  7.594427  9.409091  8.646388  9.383754  9.400000 10.529801 
dram[1]:  9.195122  9.615202 10.501650  9.466666  8.775362  8.551724  8.843373 10.490049  8.357575  9.099030  8.350924  9.404255  9.283387  8.830287 10.063433 11.026846 
dram[2]:  9.042987  7.625669  9.741936  8.310345  9.377011  8.214876  9.792453  7.997283  9.267206  7.956853  9.052238  7.649180  9.164384  8.764479 10.473856  9.033898 
dram[3]:  9.334102  9.164865  9.546391 10.434211  8.641394  8.577465 10.760815  8.965686  8.822975  8.599174  9.961853  8.190860  8.623409  9.247557  9.939759  9.739130 
dram[4]:  7.801105  9.260564  9.043919  9.454068  7.825397  9.136161  8.381356  9.767773  7.669951  9.069307  7.771704  9.025576  8.782102  9.475921  9.222222 10.566225 
dram[5]: 10.687306 10.191601 11.272414 10.324786  9.256858  9.284754  9.855263 10.925926  8.637114  9.597917  9.028818  9.581267  9.326860 11.083612 10.874016 11.973881 
average row locality = 328786/35734 = 9.200929
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       797      1224       814      1220       937      1410       915      1392      1004      1562       782      1192       708      1128       674      1058 
dram[1]:      1025      1268      1062      1264      1215      1460      1220      1446      1373      1620      1059      1221       947      1160       890      1096 
dram[2]:      1224       806      1230       808      1402       939      1406       905      1557      1009      1231       739      1132       707      1067       664 
dram[3]:      1264      1027      1272      1054      1456      1223      1454      1212      1616      1381      1264      1017      1159       944      1104       883 
dram[4]:       795      1224       816      1222       927      1405       912      1394       998      1557       772      1188       702      1127       674      1059 
dram[5]:      1092      1194      1129      1194      1289      1384      1295      1366      1438      1544      1101      1157      1000      1093       954      1027 
total dram writes = 108328
bank skew: 1620/664 = 2.44
chip skew: 19330/16772 = 1.15
average mf latency per bank:
dram[0]:       5504      3936      5459      4088      4883      3380      5033      3599      4334      3354      4136      4037      4073      3871      3967      3669
dram[1]:       4255      2554      4275      2687      4169      2385      4551      2548      3980      2370      4254      2816      3905      2891      3808      2320
dram[2]:       3908      4914      3970      5227      3329      4578      3331      4945      3152      4103      3610      4266      3460      3965      3490      4006
dram[3]:       2631      3977      2681      4141      2415      3733      2501      4034      2387      3373      2751      3835      2931      3512      2433      3384
dram[4]:       5682      3733      5563      3899      4948      3149      5043      3306      4228      3060      4031      3514      4082      3268      4154      3257
dram[5]:       3917      2698      3914      2865      3731      2516      4118      2723      3745      2466      3901      2973      3646      3012      3402      2493
maximum mf latency per bank:
dram[0]:        645      1335       964      1342      1105       833      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       732       769       628       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1341       996       764      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       651       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1358      1106       831      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       624       773       755       798       671       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1346800 n_act=5805 n_pre=5789 n_ref_event=0 n_req=51928 n_rd=38678 n_rd_L2_A=0 n_write=0 n_wr_bk=16817 bw_util=0.07851
n_activity=287074 dram_eff=0.3866
bk0: 2212a 1388399i bk1: 3040a 1381252i bk2: 2002a 1392217i bk3: 2634a 1386022i bk4: 2242a 1388192i bk5: 3018a 1380505i bk6: 2230a 1390019i bk7: 3020a 1383675i bk8: 2348a 1387034i bk9: 3386a 1378582i bk10: 1830a 1390061i bk11: 2574a 1384930i bk12: 1716a 1393058i bk13: 2472a 1384200i bk14: 1620a 1394263i bk15: 2334a 1388342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888422
Row_Buffer_Locality_read = 0.942991
Row_Buffer_Locality_write = 0.729132
Bank_Level_Parallism = 2.031661
Bank_Level_Parallism_Col = 1.989051
Bank_Level_Parallism_Ready = 1.169441
write_to_read_ratio_blp_rw_average = 0.491732
GrpLevelPara = 1.527989 

BW Util details:
bwutil = 0.078509 
total_CMD = 1413721 
util_bw = 110990 
Wasted_Col = 85023 
Wasted_Row = 41844 
Idle = 1175864 

BW Util Bottlenecks: 
RCDc_limit = 21038 
RCDWRc_limit = 17166 
WTRc_limit = 13795 
RTWc_limit = 54871 
CCDLc_limit = 44395 
rwq = 0 
CCDLc_limit_alone = 30393 
WTRc_limit_alone = 12342 
RTWc_limit_alone = 42322 

Commands details: 
total_CMD = 1413721 
n_nop = 1346800 
Read = 38678 
Write = 0 
L2_Alloc = 0 
L2_WB = 16817 
n_act = 5805 
n_pre = 5789 
n_ref = 0 
n_req = 51928 
total_req = 55495 

Dual Bus Interface Util: 
issued_total_row = 11594 
issued_total_col = 55495 
Row_Bus_Util =  0.008201 
CoL_Bus_Util = 0.039255 
Either_Row_CoL_Bus_Util = 0.047337 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.002510 
queue_avg = 1.303405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1339503 n_act=6242 n_pre=6226 n_ref_event=0 n_req=57790 n_rd=42638 n_rd_L2_A=0 n_write=0 n_wr_bk=19326 bw_util=0.08766
n_activity=300809 dram_eff=0.412
bk0: 2600a 1381382i bk1: 3058a 1378975i bk2: 2350a 1387322i bk3: 2682a 1383520i bk4: 2698a 1380285i bk5: 3082a 1375346i bk6: 2720a 1382367i bk7: 3068a 1381715i bk8: 3072a 1378005i bk9: 3424a 1376211i bk10: 2334a 1384176i bk11: 2562a 1382310i bk12: 2116a 1386015i bk13: 2476a 1381634i bk14: 1994a 1390133i bk15: 2402a 1386902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892231
Row_Buffer_Locality_read = 0.943876
Row_Buffer_Locality_write = 0.746898
Bank_Level_Parallism = 2.212836
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.210648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.087661 
total_CMD = 1413721 
util_bw = 123928 
Wasted_Col = 88822 
Wasted_Row = 41900 
Idle = 1159071 

BW Util Bottlenecks: 
RCDc_limit = 22012 
RCDWRc_limit = 17268 
WTRc_limit = 16336 
RTWc_limit = 62728 
CCDLc_limit = 46184 
rwq = 0 
CCDLc_limit_alone = 31369 
WTRc_limit_alone = 14709 
RTWc_limit_alone = 49540 

Commands details: 
total_CMD = 1413721 
n_nop = 1339503 
Read = 42638 
Write = 0 
L2_Alloc = 0 
L2_WB = 19326 
n_act = 6242 
n_pre = 6226 
n_ref = 0 
n_req = 57790 
total_req = 61964 

Dual Bus Interface Util: 
issued_total_row = 12468 
issued_total_col = 61964 
Row_Bus_Util =  0.008819 
CoL_Bus_Util = 0.043830 
Either_Row_CoL_Bus_Util = 0.052498 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.002883 
queue_avg = 1.560932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1346703 n_act=5872 n_pre=5856 n_ref_event=0 n_req=51917 n_rd=38662 n_rd_L2_A=0 n_write=0 n_wr_bk=16826 bw_util=0.0785
n_activity=288796 dram_eff=0.3843
bk0: 3046a 1381123i bk1: 2218a 1388729i bk2: 2652a 1385920i bk3: 2000a 1391936i bk4: 2996a 1381387i bk5: 2244a 1388009i bk6: 3044a 1383590i bk7: 2214a 1389941i bk8: 3372a 1378599i bk9: 2342a 1387584i bk10: 2666a 1384570i bk11: 1742a 1392186i bk12: 2464a 1384052i bk13: 1712a 1392977i bk14: 2354a 1387588i bk15: 1596a 1394414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887166
Row_Buffer_Locality_read = 0.942243
Row_Buffer_Locality_write = 0.726518
Bank_Level_Parallism = 2.013258
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.173963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078499 
total_CMD = 1413721 
util_bw = 110976 
Wasted_Col = 85521 
Wasted_Row = 42493 
Idle = 1174731 

BW Util Bottlenecks: 
RCDc_limit = 21278 
RCDWRc_limit = 17256 
WTRc_limit = 13608 
RTWc_limit = 53431 
CCDLc_limit = 44036 
rwq = 0 
CCDLc_limit_alone = 30189 
WTRc_limit_alone = 12261 
RTWc_limit_alone = 40931 

Commands details: 
total_CMD = 1413721 
n_nop = 1346703 
Read = 38662 
Write = 0 
L2_Alloc = 0 
L2_WB = 16826 
n_act = 5872 
n_pre = 5856 
n_ref = 0 
n_req = 51917 
total_req = 55488 

Dual Bus Interface Util: 
issued_total_row = 11728 
issued_total_col = 55488 
Row_Bus_Util =  0.008296 
CoL_Bus_Util = 0.039250 
Either_Row_CoL_Bus_Util = 0.047405 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.002954 
queue_avg = 1.257908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1339361 n_act=6288 n_pre=6272 n_ref_event=0 n_req=57842 n_rd=42686 n_rd_L2_A=0 n_write=0 n_wr_bk=19330 bw_util=0.08773
n_activity=300875 dram_eff=0.4122
bk0: 3064a 1378202i bk1: 2596a 1381674i bk2: 2690a 1383258i bk3: 2344a 1387629i bk4: 3086a 1377109i bk5: 2712a 1380098i bk6: 3076a 1381714i bk7: 2712a 1382689i bk8: 3426a 1375735i bk9: 3090a 1376869i bk10: 2650a 1382897i bk11: 2248a 1383325i bk12: 2484a 1380510i bk13: 2108a 1386978i bk14: 2412a 1385785i bk15: 1988a 1390565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891549
Row_Buffer_Locality_read = 0.943799
Row_Buffer_Locality_write = 0.744392
Bank_Level_Parallism = 2.214395
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.207341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.087734 
total_CMD = 1413721 
util_bw = 124032 
Wasted_Col = 88646 
Wasted_Row = 42272 
Idle = 1158771 

BW Util Bottlenecks: 
RCDc_limit = 22180 
RCDWRc_limit = 17208 
WTRc_limit = 15667 
RTWc_limit = 63383 
CCDLc_limit = 45878 
rwq = 0 
CCDLc_limit_alone = 31212 
WTRc_limit_alone = 14161 
RTWc_limit_alone = 50223 

Commands details: 
total_CMD = 1413721 
n_nop = 1339361 
Read = 42686 
Write = 0 
L2_Alloc = 0 
L2_WB = 19330 
n_act = 6288 
n_pre = 6272 
n_ref = 0 
n_req = 57842 
total_req = 62016 

Dual Bus Interface Util: 
issued_total_row = 12560 
issued_total_col = 62016 
Row_Bus_Util =  0.008884 
CoL_Bus_Util = 0.043867 
Either_Row_CoL_Bus_Util = 0.052599 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.002905 
queue_avg = 1.547464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54746
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1346935 n_act=5841 n_pre=5825 n_ref_event=463904 n_req=51779 n_rd=38552 n_rd_L2_A=0 n_write=0 n_wr_bk=16772 bw_util=0.07827
n_activity=285905 dram_eff=0.387
bk0: 2198a 1388755i bk1: 2992a 1380960i bk2: 2022a 1392902i bk3: 2634a 1385754i bk4: 2228a 1387445i bk5: 3006a 1379511i bk6: 2234a 1390249i bk7: 3020a 1383558i bk8: 2328a 1386888i bk9: 3372a 1378327i bk10: 1802a 1390746i bk11: 2588a 1383741i bk12: 1702a 1392299i bk13: 2466a 1383941i bk14: 1616a 1394946i bk15: 2344a 1388635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887483
Row_Buffer_Locality_read = 0.942441
Row_Buffer_Locality_write = 0.727300
Bank_Level_Parallism = 2.047358
Bank_Level_Parallism_Col = 1.992577
Bank_Level_Parallism_Ready = 1.166577
write_to_read_ratio_blp_rw_average = 0.489922
GrpLevelPara = 1.524045 

BW Util details:
bwutil = 0.078267 
total_CMD = 1413721 
util_bw = 110648 
Wasted_Col = 85329 
Wasted_Row = 41020 
Idle = 1176724 

BW Util Bottlenecks: 
RCDc_limit = 21045 
RCDWRc_limit = 17241 
WTRc_limit = 14457 
RTWc_limit = 55251 
CCDLc_limit = 44253 
rwq = 0 
CCDLc_limit_alone = 30033 
WTRc_limit_alone = 13018 
RTWc_limit_alone = 42470 

Commands details: 
total_CMD = 1413721 
n_nop = 1346935 
Read = 38552 
Write = 0 
L2_Alloc = 0 
L2_WB = 16772 
n_act = 5841 
n_pre = 5825 
n_ref = 463904 
n_req = 51779 
total_req = 55324 

Dual Bus Interface Util: 
issued_total_row = 11666 
issued_total_col = 55324 
Row_Bus_Util =  0.008252 
CoL_Bus_Util = 0.039134 
Either_Row_CoL_Bus_Util = 0.047241 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.003055 
queue_avg = 1.300374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1413721 n_nop=1340737 n_act=5770 n_pre=5754 n_ref_event=0 n_req=57530 n_rd=42418 n_rd_L2_A=0 n_write=0 n_wr_bk=19257 bw_util=0.08725
n_activity=292188 dram_eff=0.4222
bk0: 2590a 1382969i bk1: 2964a 1379296i bk2: 2370a 1386489i bk3: 2684a 1383890i bk4: 2702a 1379325i bk5: 3080a 1376970i bk6: 2720a 1382035i bk7: 3060a 1381802i bk8: 3056a 1376965i bk9: 3418a 1376115i bk10: 2254a 1383444i bk11: 2568a 1382068i bk12: 2092a 1384706i bk13: 2472a 1385184i bk14: 1994a 1388805i bk15: 2394a 1388047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899965
Row_Buffer_Locality_read = 0.949055
Row_Buffer_Locality_write = 0.762176
Bank_Level_Parallism = 2.286820
Bank_Level_Parallism_Col = 2.221141
Bank_Level_Parallism_Ready = 1.206696
write_to_read_ratio_blp_rw_average = 0.522196
GrpLevelPara = 1.699457 

BW Util details:
bwutil = 0.087252 
total_CMD = 1413721 
util_bw = 123350 
Wasted_Col = 87899 
Wasted_Row = 34764 
Idle = 1167708 

BW Util Bottlenecks: 
RCDc_limit = 19747 
RCDWRc_limit = 15688 
WTRc_limit = 17257 
RTWc_limit = 70201 
CCDLc_limit = 44821 
rwq = 0 
CCDLc_limit_alone = 31216 
WTRc_limit_alone = 15747 
RTWc_limit_alone = 58106 

Commands details: 
total_CMD = 1413721 
n_nop = 1340737 
Read = 42418 
Write = 0 
L2_Alloc = 0 
L2_WB = 19257 
n_act = 5770 
n_pre = 5754 
n_ref = 0 
n_req = 57530 
total_req = 61675 

Dual Bus Interface Util: 
issued_total_row = 11524 
issued_total_col = 61675 
Row_Bus_Util =  0.008152 
CoL_Bus_Util = 0.043626 
Either_Row_CoL_Bus_Util = 0.051625 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.002946 
queue_avg = 1.459892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45989

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116400, Miss = 21332, Miss_rate = 0.183, Pending_hits = 8045, Reservation_fails = 6358
L2_cache_bank[1]: Access = 136446, Miss = 28974, Miss_rate = 0.212, Pending_hits = 10030, Reservation_fails = 8253
L2_cache_bank[2]: Access = 128738, Miss = 25736, Miss_rate = 0.200, Pending_hits = 8943, Reservation_fails = 6860
L2_cache_bank[3]: Access = 120512, Miss = 29338, Miss_rate = 0.243, Pending_hits = 10102, Reservation_fails = 9968
L2_cache_bank[4]: Access = 135780, Miss = 29098, Miss_rate = 0.214, Pending_hits = 9807, Reservation_fails = 7080
L2_cache_bank[5]: Access = 116280, Miss = 21186, Miss_rate = 0.182, Pending_hits = 8125, Reservation_fails = 7865
L2_cache_bank[6]: Access = 119620, Miss = 29464, Miss_rate = 0.246, Pending_hits = 9716, Reservation_fails = 6865
L2_cache_bank[7]: Access = 129590, Miss = 25628, Miss_rate = 0.198, Pending_hits = 9159, Reservation_fails = 7087
L2_cache_bank[8]: Access = 115126, Miss = 21254, Miss_rate = 0.185, Pending_hits = 7778, Reservation_fails = 5574
L2_cache_bank[9]: Access = 135854, Miss = 28916, Miss_rate = 0.213, Pending_hits = 9921, Reservation_fails = 7873
L2_cache_bank[10]: Access = 129076, Miss = 25616, Miss_rate = 0.198, Pending_hits = 8870, Reservation_fails = 6100
L2_cache_bank[11]: Access = 119180, Miss = 29218, Miss_rate = 0.245, Pending_hits = 9618, Reservation_fails = 6596
L2_total_cache_accesses = 1502602
L2_total_cache_misses = 315760
L2_total_cache_miss_rate = 0.2101
L2_total_cache_pending_hits = 110114
L2_total_cache_reservation_fails = 86479
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9125
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8472
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1084
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 99
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8927
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 297
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1084
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 166044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35210
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9952
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 246
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8927
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1502602
icnt_total_pkts_simt_to_mem=571261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35456
	minimum = 5
	maximum = 31
Network latency average = 5.34556
	minimum = 5
	maximum = 30
Slowest packet = 1942975
Flit latency average = 5.40872
	minimum = 5
	maximum = 29
Slowest flit = 2073312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157919
	minimum = 0.00549489 (at node 7)
	maximum = 0.056217 (at node 16)
Accepted packet rate average = 0.0157919
	minimum = 0.00457908 (at node 17)
	maximum = 0.0266291 (at node 8)
Injected flit rate average = 0.0166008
	minimum = 0.00658683 (at node 7)
	maximum = 0.056217 (at node 16)
Accepted flit rate average= 0.0166008
	minimum = 0.00528355 (at node 17)
	maximum = 0.0266291 (at node 8)
Injected packet length average = 1.05122
Accepted packet length average = 1.05122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9072 (35 samples)
	minimum = 5 (35 samples)
	maximum = 204.743 (35 samples)
Network latency average = 18.7677 (35 samples)
	minimum = 5 (35 samples)
	maximum = 201.514 (35 samples)
Flit latency average = 18.0135 (35 samples)
	minimum = 5 (35 samples)
	maximum = 200.943 (35 samples)
Fragmentation average = 0.000960158 (35 samples)
	minimum = 0 (35 samples)
	maximum = 46.8857 (35 samples)
Injected packet rate average = 0.0731892 (35 samples)
	minimum = 0.0279199 (35 samples)
	maximum = 0.194037 (35 samples)
Accepted packet rate average = 0.0731892 (35 samples)
	minimum = 0.0251196 (35 samples)
	maximum = 0.10961 (35 samples)
Injected flit rate average = 0.0780968 (35 samples)
	minimum = 0.0362166 (35 samples)
	maximum = 0.19421 (35 samples)
Accepted flit rate average = 0.0780968 (35 samples)
	minimum = 0.0340314 (35 samples)
	maximum = 0.10961 (35 samples)
Injected packet size average = 1.06705 (35 samples)
Accepted packet size average = 1.06705 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 43 sec (4183 sec)
gpgpu_simulation_rate = 44445 (inst/sec)
gpgpu_simulation_rate = 256 (cycle/sec)
gpgpu_silicon_slowdown = 2734375x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (20,20,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
kernel_stream_id = 61656
gpu_sim_cycle = 17914
gpu_sim_insn = 9523200
gpu_ipc =     531.6066
gpu_tot_sim_cycle = 1088936
gpu_tot_sim_insn = 195439008
gpu_tot_ipc =     179.4770
gpu_tot_issued_cta = 8264
gpu_occupancy = 76.5349% 
gpu_tot_occupancy = 34.8656% 
max_total_param_size = 0
gpu_stall_dramfull = 112361
gpu_stall_icnt2sh    = 262530
partiton_level_parallism =       1.2439
partiton_level_parallism_total  =       0.4253
partiton_level_parallism_util =       1.9066
partiton_level_parallism_util_total  =       1.8000
L2_BW  =      95.4470 GB/Sec
L2_BW_total  =      32.4795 GB/Sec
gpu_total_sim_rate=46007

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3194420
	L1I_total_cache_misses = 44977
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33512
L1D_cache:
	L1D_cache_core[0]: Access = 35565, Miss = 21470, Miss_rate = 0.604, Pending_hits = 2098, Reservation_fails = 12019
	L1D_cache_core[1]: Access = 35388, Miss = 21290, Miss_rate = 0.602, Pending_hits = 2345, Reservation_fails = 10802
	L1D_cache_core[2]: Access = 35516, Miss = 21342, Miss_rate = 0.601, Pending_hits = 2145, Reservation_fails = 11495
	L1D_cache_core[3]: Access = 34971, Miss = 21354, Miss_rate = 0.611, Pending_hits = 2217, Reservation_fails = 14090
	L1D_cache_core[4]: Access = 35579, Miss = 20945, Miss_rate = 0.589, Pending_hits = 2433, Reservation_fails = 10021
	L1D_cache_core[5]: Access = 35787, Miss = 21586, Miss_rate = 0.603, Pending_hits = 2275, Reservation_fails = 10129
	L1D_cache_core[6]: Access = 35628, Miss = 21467, Miss_rate = 0.603, Pending_hits = 2260, Reservation_fails = 11553
	L1D_cache_core[7]: Access = 35754, Miss = 21216, Miss_rate = 0.593, Pending_hits = 2206, Reservation_fails = 8981
	L1D_cache_core[8]: Access = 36234, Miss = 21589, Miss_rate = 0.596, Pending_hits = 2332, Reservation_fails = 9033
	L1D_cache_core[9]: Access = 35305, Miss = 20880, Miss_rate = 0.591, Pending_hits = 2459, Reservation_fails = 12575
	L1D_cache_core[10]: Access = 35305, Miss = 21563, Miss_rate = 0.611, Pending_hits = 2255, Reservation_fails = 14687
	L1D_cache_core[11]: Access = 35786, Miss = 21415, Miss_rate = 0.598, Pending_hits = 2239, Reservation_fails = 10638
	L1D_cache_core[12]: Access = 35530, Miss = 21502, Miss_rate = 0.605, Pending_hits = 2342, Reservation_fails = 13336
	L1D_cache_core[13]: Access = 35434, Miss = 21585, Miss_rate = 0.609, Pending_hits = 2131, Reservation_fails = 12602
	L1D_cache_core[14]: Access = 35308, Miss = 20989, Miss_rate = 0.594, Pending_hits = 2135, Reservation_fails = 11271
	L1D_total_cache_accesses = 533090
	L1D_total_cache_misses = 320193
	L1D_total_cache_miss_rate = 0.6006
	L1D_total_cache_pending_hits = 33872
	L1D_total_cache_reservation_fails = 173232
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193530
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12640
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66228
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1083055
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17749
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13592
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11469
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136016
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47157
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1100804

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 58358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 55
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13592
ctas_completed 8264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 17559, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 
gpgpu_n_tot_thrd_icount = 202119936
gpgpu_n_tot_w_icount = 6316248
gpgpu_n_stall_shd_mem = 345863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311253
gpgpu_n_mem_write_global = 136802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340608
gpgpu_n_store_insn = 2188832
gpgpu_n_shmem_insn = 71166944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162432
gpgpu_n_shmem_bkconflict = 74592
gpgpu_n_l1cache_bkconflict = 16999
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74592
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1247374	W0_Idle:7805675	W0_Scoreboard:7208597	W1:3792	W2:3552	W3:3312	W4:3072	W5:2832	W6:2592	W7:2352	W8:2112	W9:1872	W10:1632	W11:1392	W12:1152	W13:912	W14:672	W15:408	W16:364506	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3209586	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2490024 {8:311253,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9849744 {72:136802,}
traffic_breakdown_coretomem[INST_ACC_R] = 120576 {8:15072,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49800480 {40:1245012,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2188832 {8:273604,}
traffic_breakdown_memtocore[INST_ACC_R] = 2411520 {40:60288,}
maxmflatency = 1428 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 270 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:94486 	21438 	19037 	31086 	72176 	62550 	28774 	6935 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834706 	591484 	88136 	4320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14122 	760 	161 	403699 	21233 	17730 	4687 	733 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158024 	209060 	204633 	250302 	538718 	157897 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	845 	374 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.038356  9.269841  8.902913  9.600000  7.902314  9.217105  8.386301  9.759259  8.007425  9.236220  7.688073  9.470900  8.750943  9.459610  9.385593 10.496754 
dram[1]:  9.133508  9.636364 10.406349  9.519608  8.794811  8.643137  8.737819 10.497619  8.332677  9.186440  8.422976  9.560209  9.368932  9.023376  9.963768 10.941936 
dram[2]:  9.035320  7.627907  9.687500  8.400612  9.340045  8.274194  9.698630  7.955497  9.348000  8.037313  9.113300  7.728155  9.237058  8.877395 10.442307  9.028926 
dram[3]:  9.449888  8.974293  9.596059 10.276730  8.696253  8.561644 10.653012  8.812206  8.948624  8.567405 10.128686  8.250000  8.810126  9.339806  9.988270  9.651408 
dram[4]:  7.786667  9.298851  9.182119  9.457801  7.891473  9.067100  8.391781  9.674312  7.753623  9.150685  7.866667  9.027708  8.891891  9.554930  9.212500 10.532468 
dram[5]: 10.421053 10.302031 11.195364 10.410959  9.304136  9.364425  9.839286 11.012788  8.653924  9.701825  9.128205  9.718157  9.430868 11.295681 10.961241 12.003636 
average row locality = 338367/36663 = 9.229114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       829      1256       846      1252       969      1442       947      1424      1036      1594       799      1209       721      1142       695      1079 
dram[1]:      1057      1332      1094      1328      1247      1524      1252      1510      1405      1684      1076      1253       960      1188       911      1138 
dram[2]:      1256       838      1262       840      1434       971      1438       937      1589      1041      1248       754      1145       722      1088       685 
dram[3]:      1328      1059      1336      1086      1520      1255      1518      1244      1680      1413      1298      1032      1186       959      1146       904 
dram[4]:       827      1256       848      1254       959      1437       944      1426      1030      1589       789      1203       716      1142       695      1080 
dram[5]:      1140      1242      1177      1242      1337      1432      1343      1414      1486      1592      1128      1181      1019      1115       988      1055 
total dram writes = 111497
bank skew: 1684/685 = 2.46
chip skew: 19964/17195 = 1.16
average mf latency per bank:
dram[0]:       5383      4213      5343      4532      4798      3741      4932      3818      4267      3544      4109      4176      4046      4054      4246      4197
dram[1]:       4198      2627      4214      2776      4118      2424      4487      2583      3934      2391      4228      2850      3885      2898      4028      3196
dram[2]:       4177      4824      4421      5131      3732      4505      3570      4843      3376      4045      3756      4240      3544      3931      3887      4404
dram[3]:       2695      3929      2771      4095      2459      3693      2530      3983      2407      3342      2785      3824      2946      3490      3186      3693
dram[4]:       5557      4088      5449      4411      4863      3567      4940      3573      4161      3316      4004      3732      4051      3459      4440      4031
dram[5]:       3829      2766      3843      2986      3662      2587      4025      2757      3671      2486      3852      2998      3612      3026      3582      3372
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       849       769       769       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       685       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       668       773       798       798       693       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1368902 n_act=5938 n_pre=5922 n_ref_event=0 n_req=53207 n_rd=39534 n_rd_L2_A=0 n_write=0 n_wr_bk=17240 bw_util=0.079
n_activity=295586 dram_eff=0.3841
bk0: 2276a 1411446i bk1: 3104a 1404250i bk2: 2066a 1415347i bk3: 2698a 1409047i bk4: 2306a 1411288i bk5: 3082a 1403540i bk6: 2294a 1413072i bk7: 3084a 1406674i bk8: 2412a 1410176i bk9: 3450a 1401712i bk10: 1874a 1413410i bk11: 2618a 1408301i bk12: 1748a 1416316i bk13: 2504a 1407487i bk14: 1652a 1417399i bk15: 2366a 1411546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888605
Row_Buffer_Locality_read = 0.942859
Row_Buffer_Locality_write = 0.731734
Bank_Level_Parallism = 2.017762
Bank_Level_Parallism_Col = 1.977006
Bank_Level_Parallism_Ready = 1.166847
write_to_read_ratio_blp_rw_average = 0.491767
GrpLevelPara = 1.521603 

BW Util details:
bwutil = 0.078997 
total_CMD = 1437367 
util_bw = 113548 
Wasted_Col = 87490 
Wasted_Row = 43203 
Idle = 1193126 

BW Util Bottlenecks: 
RCDc_limit = 21594 
RCDWRc_limit = 17611 
WTRc_limit = 14082 
RTWc_limit = 56154 
CCDLc_limit = 45416 
rwq = 0 
CCDLc_limit_alone = 31088 
WTRc_limit_alone = 12599 
RTWc_limit_alone = 43309 

Commands details: 
total_CMD = 1437367 
n_nop = 1368902 
Read = 39534 
Write = 0 
L2_Alloc = 0 
L2_WB = 17240 
n_act = 5938 
n_pre = 5922 
n_ref = 0 
n_req = 53207 
total_req = 56774 

Dual Bus Interface Util: 
issued_total_row = 11860 
issued_total_col = 56774 
Row_Bus_Util =  0.008251 
CoL_Bus_Util = 0.039499 
Either_Row_CoL_Bus_Util = 0.047632 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.002468 
queue_avg = 1.301476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1360866 n_act=6428 n_pre=6412 n_ref_event=0 n_req=59703 n_rd=43918 n_rd_L2_A=0 n_write=0 n_wr_bk=19959 bw_util=0.08888
n_activity=311823 dram_eff=0.4097
bk0: 2664a 1404285i bk1: 3186a 1401145i bk2: 2414a 1410277i bk3: 2810a 1405803i bk4: 2762a 1403353i bk5: 3210a 1397911i bk6: 2784a 1405239i bk7: 3196a 1404281i bk8: 3136a 1400967i bk9: 3552a 1398846i bk10: 2378a 1407490i bk11: 2646a 1405236i bk12: 2148a 1409090i bk13: 2540a 1404648i bk14: 2026a 1413321i bk15: 2466a 1409795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892568
Row_Buffer_Locality_read = 0.943691
Row_Buffer_Locality_write = 0.750333
Bank_Level_Parallism = 2.198067
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.206325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088881 
total_CMD = 1437367 
util_bw = 127754 
Wasted_Col = 92021 
Wasted_Row = 43480 
Idle = 1174112 

BW Util Bottlenecks: 
RCDc_limit = 22784 
RCDWRc_limit = 17807 
WTRc_limit = 16868 
RTWc_limit = 64699 
CCDLc_limit = 47680 
rwq = 0 
CCDLc_limit_alone = 32375 
WTRc_limit_alone = 15182 
RTWc_limit_alone = 51080 

Commands details: 
total_CMD = 1437367 
n_nop = 1360866 
Read = 43918 
Write = 0 
L2_Alloc = 0 
L2_WB = 19959 
n_act = 6428 
n_pre = 6412 
n_ref = 0 
n_req = 59703 
total_req = 63877 

Dual Bus Interface Util: 
issued_total_row = 12840 
issued_total_col = 63877 
Row_Bus_Util =  0.008933 
CoL_Bus_Util = 0.044440 
Either_Row_CoL_Bus_Util = 0.053223 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.002823 
queue_avg = 1.569669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1368811 n_act=6003 n_pre=5987 n_ref_event=0 n_req=53195 n_rd=39518 n_rd_L2_A=0 n_write=0 n_wr_bk=17248 bw_util=0.07899
n_activity=297330 dram_eff=0.3818
bk0: 3110a 1404174i bk1: 2286a 1411715i bk2: 2716a 1409045i bk3: 2064a 1415077i bk4: 3060a 1404428i bk5: 2308a 1411143i bk6: 3108a 1406517i bk7: 2278a 1412918i bk8: 3436a 1401829i bk9: 2406a 1410685i bk10: 2710a 1407992i bk11: 1782a 1415575i bk12: 2496a 1407327i bk13: 1744a 1416281i bk14: 2386a 1410765i bk15: 1628a 1417615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887414
Row_Buffer_Locality_read = 0.942153
Row_Buffer_Locality_write = 0.729253
Bank_Level_Parallism = 1.999156
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.171535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.078986 
total_CMD = 1437367 
util_bw = 113532 
Wasted_Col = 87957 
Wasted_Row = 43875 
Idle = 1192003 

BW Util Bottlenecks: 
RCDc_limit = 21845 
RCDWRc_limit = 17709 
WTRc_limit = 13985 
RTWc_limit = 54543 
CCDLc_limit = 45046 
rwq = 0 
CCDLc_limit_alone = 30880 
WTRc_limit_alone = 12599 
RTWc_limit_alone = 41763 

Commands details: 
total_CMD = 1437367 
n_nop = 1368811 
Read = 39518 
Write = 0 
L2_Alloc = 0 
L2_WB = 17248 
n_act = 6003 
n_pre = 5987 
n_ref = 0 
n_req = 53195 
total_req = 56766 

Dual Bus Interface Util: 
issued_total_row = 11990 
issued_total_col = 56766 
Row_Bus_Util =  0.008342 
CoL_Bus_Util = 0.039493 
Either_Row_CoL_Bus_Util = 0.047696 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.002917 
queue_avg = 1.255857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1360704 n_act=6483 n_pre=6467 n_ref_event=0 n_req=59760 n_rd=43970 n_rd_L2_A=0 n_write=0 n_wr_bk=19964 bw_util=0.08896
n_activity=311991 dram_eff=0.4098
bk0: 3192a 1400528i bk1: 2664a 1404371i bk2: 2818a 1405617i bk3: 2408a 1410476i bk4: 3214a 1399543i bk5: 2776a 1402989i bk6: 3204a 1404188i bk7: 2776a 1405442i bk8: 3554a 1398319i bk9: 3154a 1399866i bk10: 2738a 1405921i bk11: 2288a 1406570i bk12: 2548a 1403449i bk13: 2140a 1410056i bk14: 2476a 1408623i bk15: 2020a 1413818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891767
Row_Buffer_Locality_read = 0.943484
Row_Buffer_Locality_write = 0.747752
Bank_Level_Parallism = 2.200932
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.203542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.088960 
total_CMD = 1437367 
util_bw = 127868 
Wasted_Col = 91924 
Wasted_Row = 43887 
Idle = 1173688 

BW Util Bottlenecks: 
RCDc_limit = 23032 
RCDWRc_limit = 17771 
WTRc_limit = 16173 
RTWc_limit = 65563 
CCDLc_limit = 47307 
rwq = 0 
CCDLc_limit_alone = 32169 
WTRc_limit_alone = 14625 
RTWc_limit_alone = 51973 

Commands details: 
total_CMD = 1437367 
n_nop = 1360704 
Read = 43970 
Write = 0 
L2_Alloc = 0 
L2_WB = 19964 
n_act = 6483 
n_pre = 6467 
n_ref = 0 
n_req = 59760 
total_req = 63934 

Dual Bus Interface Util: 
issued_total_row = 12950 
issued_total_col = 63934 
Row_Bus_Util =  0.009010 
CoL_Bus_Util = 0.044480 
Either_Row_CoL_Bus_Util = 0.053336 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.002883 
queue_avg = 1.555350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1369051 n_act=5967 n_pre=5951 n_ref_event=463904 n_req=53058 n_rd=39408 n_rd_L2_A=0 n_write=0 n_wr_bk=17195 bw_util=0.07876
n_activity=294298 dram_eff=0.3847
bk0: 2262a 1411770i bk1: 3060a 1404013i bk2: 2086a 1416154i bk3: 2698a 1408707i bk4: 2292a 1410552i bk5: 3070a 1402539i bk6: 2298a 1413368i bk7: 3084a 1406496i bk8: 2392a 1409975i bk9: 3436a 1401590i bk10: 1846a 1414146i bk11: 2628a 1407032i bk12: 1734a 1415584i bk13: 2498a 1407221i bk14: 1648a 1418141i bk15: 2376a 1411848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887821
Row_Buffer_Locality_read = 0.942397
Row_Buffer_Locality_write = 0.730256
Bank_Level_Parallism = 2.033444
Bank_Level_Parallism_Col = 1.980526
Bank_Level_Parallism_Ready = 1.163899
write_to_read_ratio_blp_rw_average = 0.490231
GrpLevelPara = 1.517504 

BW Util details:
bwutil = 0.078759 
total_CMD = 1437367 
util_bw = 113206 
Wasted_Col = 87731 
Wasted_Row = 42268 
Idle = 1194162 

BW Util Bottlenecks: 
RCDc_limit = 21606 
RCDWRc_limit = 17661 
WTRc_limit = 14710 
RTWc_limit = 56588 
CCDLc_limit = 45321 
rwq = 0 
CCDLc_limit_alone = 30751 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43471 

Commands details: 
total_CMD = 1437367 
n_nop = 1369051 
Read = 39408 
Write = 0 
L2_Alloc = 0 
L2_WB = 17195 
n_act = 5967 
n_pre = 5951 
n_ref = 463904 
n_req = 53058 
total_req = 56603 

Dual Bus Interface Util: 
issued_total_row = 11918 
issued_total_col = 56603 
Row_Bus_Util =  0.008292 
CoL_Bus_Util = 0.039380 
Either_Row_CoL_Bus_Util = 0.047529 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.003001 
queue_avg = 1.297347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1437367 n_nop=1362153 n_act=5928 n_pre=5912 n_ref_event=0 n_req=59444 n_rd=43698 n_rd_L2_A=0 n_write=0 n_wr_bk=19891 bw_util=0.08848
n_activity=303048 dram_eff=0.4197
bk0: 2654a 1405512i bk1: 3092a 1401944i bk2: 2434a 1409140i bk3: 2812a 1406510i bk4: 2766a 1402211i bk5: 3208a 1399579i bk6: 2784a 1404849i bk7: 3188a 1404529i bk8: 3120a 1399836i bk9: 3546a 1398785i bk10: 2298a 1406515i bk11: 2652a 1405171i bk12: 2124a 1407929i bk13: 2536a 1408188i bk14: 2026a 1411715i bk15: 2458a 1411125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900528
Row_Buffer_Locality_read = 0.948991
Row_Buffer_Locality_write = 0.766036
Bank_Level_Parallism = 2.271269
Bank_Level_Parallism_Col = 2.207993
Bank_Level_Parallism_Ready = 1.202955
write_to_read_ratio_blp_rw_average = 0.521966
GrpLevelPara = 1.695205 

BW Util details:
bwutil = 0.088480 
total_CMD = 1437367 
util_bw = 127178 
Wasted_Col = 91146 
Wasted_Row = 36058 
Idle = 1182985 

BW Util Bottlenecks: 
RCDc_limit = 20421 
RCDWRc_limit = 16175 
WTRc_limit = 17887 
RTWc_limit = 72545 
CCDLc_limit = 45978 
rwq = 0 
CCDLc_limit_alone = 32133 
WTRc_limit_alone = 16359 
RTWc_limit_alone = 60228 

Commands details: 
total_CMD = 1437367 
n_nop = 1362153 
Read = 43698 
Write = 0 
L2_Alloc = 0 
L2_WB = 19891 
n_act = 5928 
n_pre = 5912 
n_ref = 0 
n_req = 59444 
total_req = 63589 

Dual Bus Interface Util: 
issued_total_row = 11840 
issued_total_col = 63589 
Row_Bus_Util =  0.008237 
CoL_Bus_Util = 0.044240 
Either_Row_CoL_Bus_Util = 0.052328 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.002859 
queue_avg = 1.463109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120268, Miss = 21974, Miss_rate = 0.183, Pending_hits = 8190, Reservation_fails = 6364
L2_cache_bank[1]: Access = 146070, Miss = 29616, Miss_rate = 0.203, Pending_hits = 10204, Reservation_fails = 8255
L2_cache_bank[2]: Access = 132606, Miss = 26378, Miss_rate = 0.199, Pending_hits = 9117, Reservation_fails = 6861
L2_cache_bank[3]: Access = 128264, Miss = 30616, Miss_rate = 0.239, Pending_hits = 10457, Reservation_fails = 9976
L2_cache_bank[4]: Access = 145488, Miss = 29740, Miss_rate = 0.204, Pending_hits = 9984, Reservation_fails = 7081
L2_cache_bank[5]: Access = 120508, Miss = 21826, Miss_rate = 0.181, Pending_hits = 8279, Reservation_fails = 7967
L2_cache_bank[6]: Access = 127176, Miss = 30748, Miss_rate = 0.242, Pending_hits = 10114, Reservation_fails = 6869
L2_cache_bank[7]: Access = 133826, Miss = 26268, Miss_rate = 0.196, Pending_hits = 9342, Reservation_fails = 7090
L2_cache_bank[8]: Access = 118990, Miss = 21896, Miss_rate = 0.184, Pending_hits = 7908, Reservation_fails = 5578
L2_cache_bank[9]: Access = 145822, Miss = 29556, Miss_rate = 0.203, Pending_hits = 10094, Reservation_fails = 7954
L2_cache_bank[10]: Access = 132956, Miss = 26258, Miss_rate = 0.197, Pending_hits = 9045, Reservation_fails = 6103
L2_cache_bank[11]: Access = 126960, Miss = 30496, Miss_rate = 0.240, Pending_hits = 9977, Reservation_fails = 6609
L2_total_cache_accesses = 1578934
L2_total_cache_misses = 325372
L2_total_cache_miss_rate = 0.2061
L2_total_cache_pending_hits = 112711
L2_total_cache_reservation_fails = 86707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 326135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 55887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31419
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20089
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3535
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33292
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1122
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3535
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 793
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33292
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1578934
icnt_total_pkts_simt_to_mem=599944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.2871
	minimum = 5
	maximum = 344
Network latency average = 57.5264
	minimum = 5
	maximum = 340
Slowest packet = 2031651
Flit latency average = 54.524
	minimum = 5
	maximum = 340
Slowest flit = 2167405
Fragmentation average = 0.00614511
	minimum = 0
	maximum = 278
Injected packet rate average = 0.203886
	minimum = 0.0749693 (at node 9)
	maximum = 0.556436 (at node 24)
Accepted packet rate average = 0.203886
	minimum = 0.0658703 (at node 23)
	maximum = 0.308362 (at node 2)
Injected flit rate average = 0.217118
	minimum = 0.096405 (at node 9)
	maximum = 0.556436 (at node 24)
Accepted flit rate average= 0.217118
	minimum = 0.0897622 (at node 23)
	maximum = 0.308362 (at node 2)
Injected packet length average = 1.0649
Accepted packet length average = 1.0649
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0844 (36 samples)
	minimum = 5 (36 samples)
	maximum = 208.611 (36 samples)
Network latency average = 19.8443 (36 samples)
	minimum = 5 (36 samples)
	maximum = 205.361 (36 samples)
Flit latency average = 19.0277 (36 samples)
	minimum = 5 (36 samples)
	maximum = 204.806 (36 samples)
Fragmentation average = 0.00110418 (36 samples)
	minimum = 0 (36 samples)
	maximum = 53.3056 (36 samples)
Injected packet rate average = 0.0768196 (36 samples)
	minimum = 0.0292268 (36 samples)
	maximum = 0.204103 (36 samples)
Accepted packet rate average = 0.0768196 (36 samples)
	minimum = 0.0262515 (36 samples)
	maximum = 0.11513 (36 samples)
Injected flit rate average = 0.0819585 (36 samples)
	minimum = 0.0378885 (36 samples)
	maximum = 0.204272 (36 samples)
Accepted flit rate average = 0.0819585 (36 samples)
	minimum = 0.0355795 (36 samples)
	maximum = 0.11513 (36 samples)
Injected packet size average = 1.0669 (36 samples)
Accepted packet size average = 1.0669 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 48 sec (4248 sec)
gpgpu_simulation_rate = 46007 (inst/sec)
gpgpu_simulation_rate = 256 (cycle/sec)
gpgpu_silicon_slowdown = 2734375x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
kernel_stream_id = 62021
gpu_sim_cycle = 28995
gpu_sim_insn = 19880
gpu_ipc =       0.6856
gpu_tot_sim_cycle = 1117931
gpu_tot_sim_insn = 195458888
gpu_tot_ipc =     174.8398
gpu_tot_issued_cta = 8265
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.7816% 
max_total_param_size = 0
gpu_stall_dramfull = 112361
gpu_stall_icnt2sh    = 262530
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4143
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7999
L2_BW  =       0.1097 GB/Sec
L2_BW_total  =      31.6400 GB/Sec
gpu_total_sim_rate=45339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3196092
	L1I_total_cache_misses = 44989
	L1I_total_cache_miss_rate = 0.0141
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33512
L1D_cache:
	L1D_cache_core[0]: Access = 35565, Miss = 21470, Miss_rate = 0.604, Pending_hits = 2098, Reservation_fails = 12019
	L1D_cache_core[1]: Access = 35388, Miss = 21290, Miss_rate = 0.602, Pending_hits = 2345, Reservation_fails = 10802
	L1D_cache_core[2]: Access = 35516, Miss = 21342, Miss_rate = 0.601, Pending_hits = 2145, Reservation_fails = 11495
	L1D_cache_core[3]: Access = 34971, Miss = 21354, Miss_rate = 0.611, Pending_hits = 2217, Reservation_fails = 14090
	L1D_cache_core[4]: Access = 35579, Miss = 20945, Miss_rate = 0.589, Pending_hits = 2433, Reservation_fails = 10021
	L1D_cache_core[5]: Access = 35787, Miss = 21586, Miss_rate = 0.603, Pending_hits = 2275, Reservation_fails = 10129
	L1D_cache_core[6]: Access = 35628, Miss = 21467, Miss_rate = 0.603, Pending_hits = 2260, Reservation_fails = 11553
	L1D_cache_core[7]: Access = 35754, Miss = 21216, Miss_rate = 0.593, Pending_hits = 2206, Reservation_fails = 8981
	L1D_cache_core[8]: Access = 36234, Miss = 21589, Miss_rate = 0.596, Pending_hits = 2332, Reservation_fails = 9033
	L1D_cache_core[9]: Access = 35305, Miss = 20880, Miss_rate = 0.591, Pending_hits = 2459, Reservation_fails = 12575
	L1D_cache_core[10]: Access = 35305, Miss = 21563, Miss_rate = 0.611, Pending_hits = 2255, Reservation_fails = 14687
	L1D_cache_core[11]: Access = 35786, Miss = 21415, Miss_rate = 0.598, Pending_hits = 2239, Reservation_fails = 10638
	L1D_cache_core[12]: Access = 35530, Miss = 21502, Miss_rate = 0.605, Pending_hits = 2342, Reservation_fails = 13336
	L1D_cache_core[13]: Access = 35434, Miss = 21585, Miss_rate = 0.609, Pending_hits = 2131, Reservation_fails = 12602
	L1D_cache_core[14]: Access = 35339, Miss = 21005, Miss_rate = 0.594, Pending_hits = 2135, Reservation_fails = 11271
	L1D_total_cache_accesses = 533121
	L1D_total_cache_misses = 320209
	L1D_total_cache_miss_rate = 0.6006
	L1D_total_cache_pending_hits = 33872
	L1D_total_cache_reservation_fails = 173232
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 193536
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 8265, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
27744, 17559, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 
gpgpu_n_tot_thrd_icount = 202214304
gpgpu_n_tot_w_icount = 6319197
gpgpu_n_stall_shd_mem = 346367
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 311269
gpgpu_n_mem_write_global = 136817
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6340864
gpgpu_n_store_insn = 2189072
gpgpu_n_shmem_insn = 71171640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6162528
gpgpu_n_shmem_bkconflict = 75096
gpgpu_n_l1cache_bkconflict = 16999
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75096
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1247374	W0_Idle:7838810	W0_Scoreboard:7230501	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:364817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920086
single_issue_nums: WS0:3212535	WS1:3106662	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2490152 {8:311269,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9850824 {72:136817,}
traffic_breakdown_coretomem[INST_ACC_R] = 120672 {8:15084,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49803040 {40:1245076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2189072 {8:273634,}
traffic_breakdown_memtocore[INST_ACC_R] = 2413440 {40:60336,}
maxmflatency = 1428 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:94556 	21454 	19037 	31086 	72185 	62550 	28774 	6935 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834800 	591484 	88136 	4320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14134 	760 	161 	403730 	21233 	17730 	4687 	733 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158118 	209060 	204633 	250302 	538718 	157897 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	858 	374 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.038356  9.269841  8.902913  9.600000  7.902314  9.217105  8.386301  9.759259  8.007425  9.236220  7.688073  9.470900  8.750943  9.459610  9.385593 10.496754 
dram[1]:  9.133508  9.681818 10.406349  9.519608  8.794811  8.643137  8.737819 10.497619  8.332677  9.186440  8.422976  9.560209  9.368932  9.036364  9.963768 10.941936 
dram[2]:  9.035320  7.627907  9.687500  8.400612  9.340045  8.274194  9.698630  7.955497  9.348000  8.037313  9.113300  7.728155  9.237058  8.877395 10.442307  9.028926 
dram[3]:  9.491111  8.974293  9.596059 10.276730  8.696253  8.561644 10.653012  8.812206  8.948624  8.567405 10.128686  8.250000  8.827848  9.339806  9.988270  9.651408 
dram[4]:  7.776596  9.298851  9.182119  9.457801  7.891473  9.067100  8.391781  9.674312  7.753623  9.150685  7.866667  9.027708  8.895753  9.554930  9.212500 10.532468 
dram[5]: 10.402332 10.352792 11.195364 10.410959  9.304136  9.364425  9.839286 11.012788  8.653924  9.701825  9.128205  9.718157  9.446945 11.299004 10.961241 12.003636 
average row locality = 338462/36666 = 9.230949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       829      1256       846      1252       969      1442       947      1424      1036      1594       799      1209       721      1142       695      1079 
dram[1]:      1057      1332      1094      1328      1247      1524      1252      1510      1405      1684      1076      1253       960      1193       911      1138 
dram[2]:      1256       838      1262       840      1434       971      1438       937      1589      1041      1248       754      1145       722      1088       685 
dram[3]:      1328      1059      1336      1086      1520      1255      1518      1244      1680      1413      1298      1032      1193       959      1146       904 
dram[4]:       827      1256       848      1254       959      1437       944      1426      1030      1589       789      1203       717      1142       695      1080 
dram[5]:      1140      1242      1177      1242      1337      1432      1343      1414      1486      1592      1128      1181      1024      1116       988      1055 
total dram writes = 111516
bank skew: 1684/685 = 2.46
chip skew: 19971/17196 = 1.16
average mf latency per bank:
dram[0]:       5383      4213      5343      4532      4798      3741      4932      3818      4267      3544      4109      4176      4046      4054      4246      4197
dram[1]:       4198      2631      4214      2776      4118      2424      4487      2583      3934      2391      4228      2850      3885      2886      4028      3196
dram[2]:       4177      4824      4421      5131      3732      4505      3570      4843      3376      4045      3756      4240      3544      3931      3887      4404
dram[3]:       2700      3929      2771      4095      2459      3693      2530      3983      2407      3342      2785      3824      2929      3490      3186      3693
dram[4]:       5557      4088      5449      4411      4863      3567      4940      3573      4161      3316      4004      3732      4045      3459      4440      4031
dram[5]:       3829      2771      3843      2986      3662      2587      4025      2757      3671      2486      3852      2998      3595      3024      3582      3372
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       849       769       769       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       685       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       668       773       798       798       693       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1407175 n_act=5938 n_pre=5922 n_ref_event=0 n_req=53207 n_rd=39534 n_rd_L2_A=0 n_write=0 n_wr_bk=17240 bw_util=0.07695
n_activity=295586 dram_eff=0.3841
bk0: 2276a 1449719i bk1: 3104a 1442523i bk2: 2066a 1453620i bk3: 2698a 1447320i bk4: 2306a 1449561i bk5: 3082a 1441813i bk6: 2294a 1451345i bk7: 3084a 1444947i bk8: 2412a 1448449i bk9: 3450a 1439985i bk10: 1874a 1451683i bk11: 2618a 1446574i bk12: 1748a 1454589i bk13: 2504a 1445760i bk14: 1652a 1455672i bk15: 2366a 1449819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888605
Row_Buffer_Locality_read = 0.942859
Row_Buffer_Locality_write = 0.731734
Bank_Level_Parallism = 2.017762
Bank_Level_Parallism_Col = 1.977006
Bank_Level_Parallism_Ready = 1.166847
write_to_read_ratio_blp_rw_average = 0.491767
GrpLevelPara = 1.521603 

BW Util details:
bwutil = 0.076948 
total_CMD = 1475640 
util_bw = 113548 
Wasted_Col = 87490 
Wasted_Row = 43203 
Idle = 1231399 

BW Util Bottlenecks: 
RCDc_limit = 21594 
RCDWRc_limit = 17611 
WTRc_limit = 14082 
RTWc_limit = 56154 
CCDLc_limit = 45416 
rwq = 0 
CCDLc_limit_alone = 31088 
WTRc_limit_alone = 12599 
RTWc_limit_alone = 43309 

Commands details: 
total_CMD = 1475640 
n_nop = 1407175 
Read = 39534 
Write = 0 
L2_Alloc = 0 
L2_WB = 17240 
n_act = 5938 
n_pre = 5922 
n_ref = 0 
n_req = 53207 
total_req = 56774 

Dual Bus Interface Util: 
issued_total_row = 11860 
issued_total_col = 56774 
Row_Bus_Util =  0.008037 
CoL_Bus_Util = 0.038474 
Either_Row_CoL_Bus_Util = 0.046397 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.002468 
queue_avg = 1.267720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1399114 n_act=6428 n_pre=6412 n_ref_event=0 n_req=59728 n_rd=43938 n_rd_L2_A=0 n_write=0 n_wr_bk=19964 bw_util=0.08661
n_activity=311983 dram_eff=0.4097
bk0: 2664a 1442558i bk1: 3206a 1439396i bk2: 2414a 1448550i bk3: 2810a 1444076i bk4: 2762a 1441626i bk5: 3210a 1436184i bk6: 2784a 1443512i bk7: 3196a 1442554i bk8: 3136a 1439240i bk9: 3552a 1437119i bk10: 2378a 1445763i bk11: 2646a 1443509i bk12: 2148a 1447363i bk13: 2540a 1442823i bk14: 2026a 1451594i bk15: 2466a 1448068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892613
Row_Buffer_Locality_read = 0.943716
Row_Buffer_Locality_write = 0.750412
Bank_Level_Parallism = 2.197711
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.206245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086609 
total_CMD = 1475640 
util_bw = 127804 
Wasted_Col = 92086 
Wasted_Row = 43480 
Idle = 1212270 

BW Util Bottlenecks: 
RCDc_limit = 22784 
RCDWRc_limit = 17807 
WTRc_limit = 16868 
RTWc_limit = 64764 
CCDLc_limit = 47712 
rwq = 0 
CCDLc_limit_alone = 32387 
WTRc_limit_alone = 15182 
RTWc_limit_alone = 51125 

Commands details: 
total_CMD = 1475640 
n_nop = 1399114 
Read = 43938 
Write = 0 
L2_Alloc = 0 
L2_WB = 19964 
n_act = 6428 
n_pre = 6412 
n_ref = 0 
n_req = 59728 
total_req = 63902 

Dual Bus Interface Util: 
issued_total_row = 12840 
issued_total_col = 63902 
Row_Bus_Util =  0.008701 
CoL_Bus_Util = 0.043305 
Either_Row_CoL_Bus_Util = 0.051860 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.002823 
queue_avg = 1.528964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1407084 n_act=6003 n_pre=5987 n_ref_event=0 n_req=53195 n_rd=39518 n_rd_L2_A=0 n_write=0 n_wr_bk=17248 bw_util=0.07694
n_activity=297330 dram_eff=0.3818
bk0: 3110a 1442447i bk1: 2286a 1449988i bk2: 2716a 1447318i bk3: 2064a 1453350i bk4: 3060a 1442701i bk5: 2308a 1449416i bk6: 3108a 1444790i bk7: 2278a 1451191i bk8: 3436a 1440102i bk9: 2406a 1448958i bk10: 2710a 1446265i bk11: 1782a 1453848i bk12: 2496a 1445600i bk13: 1744a 1454554i bk14: 2386a 1449038i bk15: 1628a 1455888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887414
Row_Buffer_Locality_read = 0.942153
Row_Buffer_Locality_write = 0.729253
Bank_Level_Parallism = 1.999156
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.171535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076937 
total_CMD = 1475640 
util_bw = 113532 
Wasted_Col = 87957 
Wasted_Row = 43875 
Idle = 1230276 

BW Util Bottlenecks: 
RCDc_limit = 21845 
RCDWRc_limit = 17709 
WTRc_limit = 13985 
RTWc_limit = 54543 
CCDLc_limit = 45046 
rwq = 0 
CCDLc_limit_alone = 30880 
WTRc_limit_alone = 12599 
RTWc_limit_alone = 41763 

Commands details: 
total_CMD = 1475640 
n_nop = 1407084 
Read = 39518 
Write = 0 
L2_Alloc = 0 
L2_WB = 17248 
n_act = 6003 
n_pre = 5987 
n_ref = 0 
n_req = 53195 
total_req = 56766 

Dual Bus Interface Util: 
issued_total_row = 11990 
issued_total_col = 56766 
Row_Bus_Util =  0.008125 
CoL_Bus_Util = 0.038469 
Either_Row_CoL_Bus_Util = 0.046458 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.002917 
queue_avg = 1.223285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1398940 n_act=6484 n_pre=6468 n_ref_event=0 n_req=59795 n_rd=43998 n_rd_L2_A=0 n_write=0 n_wr_bk=19971 bw_util=0.0867
n_activity=312235 dram_eff=0.4097
bk0: 3220a 1438743i bk1: 2664a 1442642i bk2: 2818a 1443889i bk3: 2408a 1448748i bk4: 3214a 1437815i bk5: 2776a 1441261i bk6: 3204a 1442460i bk7: 2776a 1443714i bk8: 3554a 1436592i bk9: 3154a 1438139i bk10: 2738a 1444195i bk11: 2288a 1444844i bk12: 2548a 1441605i bk13: 2140a 1448330i bk14: 2476a 1446897i bk15: 2020a 1452092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891814
Row_Buffer_Locality_read = 0.943497
Row_Buffer_Locality_write = 0.747864
Bank_Level_Parallism = 2.200353
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.203431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.086700 
total_CMD = 1475640 
util_bw = 127938 
Wasted_Col = 92017 
Wasted_Row = 43897 
Idle = 1211788 

BW Util Bottlenecks: 
RCDc_limit = 23044 
RCDWRc_limit = 17771 
WTRc_limit = 16174 
RTWc_limit = 65641 
CCDLc_limit = 47350 
rwq = 0 
CCDLc_limit_alone = 32188 
WTRc_limit_alone = 14626 
RTWc_limit_alone = 52027 

Commands details: 
total_CMD = 1475640 
n_nop = 1398940 
Read = 43998 
Write = 0 
L2_Alloc = 0 
L2_WB = 19971 
n_act = 6484 
n_pre = 6468 
n_ref = 0 
n_req = 59795 
total_req = 63969 

Dual Bus Interface Util: 
issued_total_row = 12952 
issued_total_col = 63969 
Row_Bus_Util =  0.008777 
CoL_Bus_Util = 0.043350 
Either_Row_CoL_Bus_Util = 0.051977 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.002881 
queue_avg = 1.515065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51506
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1407317 n_act=5968 n_pre=5952 n_ref_event=463904 n_req=53063 n_rd=39412 n_rd_L2_A=0 n_write=0 n_wr_bk=17196 bw_util=0.07672
n_activity=294350 dram_eff=0.3846
bk0: 2266a 1450013i bk1: 3060a 1442284i bk2: 2086a 1454426i bk3: 2698a 1446979i bk4: 2292a 1448825i bk5: 3070a 1440812i bk6: 2298a 1451641i bk7: 3084a 1444769i bk8: 2392a 1448248i bk9: 3436a 1439863i bk10: 1846a 1452419i bk11: 2628a 1445305i bk12: 1734a 1453857i bk13: 2498a 1445494i bk14: 1648a 1456415i bk15: 2376a 1450122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887813
Row_Buffer_Locality_read = 0.942378
Row_Buffer_Locality_write = 0.730276
Bank_Level_Parallism = 2.033301
Bank_Level_Parallism_Col = 1.980412
Bank_Level_Parallism_Ready = 1.163885
write_to_read_ratio_blp_rw_average = 0.490180
GrpLevelPara = 1.517444 

BW Util details:
bwutil = 0.076723 
total_CMD = 1475640 
util_bw = 113216 
Wasted_Col = 87746 
Wasted_Row = 42278 
Idle = 1232400 

BW Util Bottlenecks: 
RCDc_limit = 21618 
RCDWRc_limit = 17661 
WTRc_limit = 14710 
RTWc_limit = 56588 
CCDLc_limit = 45324 
rwq = 0 
CCDLc_limit_alone = 30754 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43471 

Commands details: 
total_CMD = 1475640 
n_nop = 1407317 
Read = 39412 
Write = 0 
L2_Alloc = 0 
L2_WB = 17196 
n_act = 5968 
n_pre = 5952 
n_ref = 463904 
n_req = 53063 
total_req = 56608 

Dual Bus Interface Util: 
issued_total_row = 11920 
issued_total_col = 56608 
Row_Bus_Util =  0.008078 
CoL_Bus_Util = 0.038362 
Either_Row_CoL_Bus_Util = 0.046301 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.003000 
queue_avg = 1.263747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1475640 n_nop=1400394 n_act=5929 n_pre=5913 n_ref_event=0 n_req=59474 n_rd=43722 n_rd_L2_A=0 n_write=0 n_wr_bk=19897 bw_util=0.08623
n_activity=303260 dram_eff=0.4196
bk0: 2658a 1443755i bk1: 3112a 1440193i bk2: 2434a 1447412i bk3: 2812a 1444782i bk4: 2766a 1440483i bk5: 3208a 1437851i bk6: 2784a 1443122i bk7: 3188a 1442802i bk8: 3120a 1438109i bk9: 3546a 1437058i bk10: 2298a 1444788i bk11: 2652a 1443444i bk12: 2124a 1446105i bk13: 2536a 1446462i bk14: 2026a 1449989i bk15: 2458a 1449399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900562
Row_Buffer_Locality_read = 0.948996
Row_Buffer_Locality_write = 0.766125
Bank_Level_Parallism = 2.270698
Bank_Level_Parallism_Col = 2.207416
Bank_Level_Parallism_Ready = 1.202861
write_to_read_ratio_blp_rw_average = 0.522050
GrpLevelPara = 1.694949 

BW Util details:
bwutil = 0.086226 
total_CMD = 1475640 
util_bw = 127238 
Wasted_Col = 91226 
Wasted_Row = 36068 
Idle = 1221108 

BW Util Bottlenecks: 
RCDc_limit = 20433 
RCDWRc_limit = 16175 
WTRc_limit = 17888 
RTWc_limit = 72610 
CCDLc_limit = 45993 
rwq = 0 
CCDLc_limit_alone = 32148 
WTRc_limit_alone = 16360 
RTWc_limit_alone = 60293 

Commands details: 
total_CMD = 1475640 
n_nop = 1400394 
Read = 43722 
Write = 0 
L2_Alloc = 0 
L2_WB = 19897 
n_act = 5929 
n_pre = 5913 
n_ref = 0 
n_req = 59474 
total_req = 63619 

Dual Bus Interface Util: 
issued_total_row = 11842 
issued_total_col = 63619 
Row_Bus_Util =  0.008025 
CoL_Bus_Util = 0.043113 
Either_Row_CoL_Bus_Util = 0.050992 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.002857 
queue_avg = 1.425215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120276, Miss = 21974, Miss_rate = 0.183, Pending_hits = 8190, Reservation_fails = 6364
L2_cache_bank[1]: Access = 146070, Miss = 29616, Miss_rate = 0.203, Pending_hits = 10204, Reservation_fails = 8255
L2_cache_bank[2]: Access = 132614, Miss = 26378, Miss_rate = 0.199, Pending_hits = 9117, Reservation_fails = 6861
L2_cache_bank[3]: Access = 128294, Miss = 30636, Miss_rate = 0.239, Pending_hits = 10457, Reservation_fails = 9976
L2_cache_bank[4]: Access = 145496, Miss = 29740, Miss_rate = 0.204, Pending_hits = 9984, Reservation_fails = 7081
L2_cache_bank[5]: Access = 120508, Miss = 21826, Miss_rate = 0.181, Pending_hits = 8279, Reservation_fails = 7967
L2_cache_bank[6]: Access = 127218, Miss = 30776, Miss_rate = 0.242, Pending_hits = 10114, Reservation_fails = 6869
L2_cache_bank[7]: Access = 133826, Miss = 26268, Miss_rate = 0.196, Pending_hits = 9342, Reservation_fails = 7090
L2_cache_bank[8]: Access = 118998, Miss = 21900, Miss_rate = 0.184, Pending_hits = 7908, Reservation_fails = 5578
L2_cache_bank[9]: Access = 145822, Miss = 29556, Miss_rate = 0.203, Pending_hits = 10094, Reservation_fails = 7954
L2_cache_bank[10]: Access = 132964, Miss = 26262, Miss_rate = 0.198, Pending_hits = 9045, Reservation_fails = 6103
L2_cache_bank[11]: Access = 126990, Miss = 30516, Miss_rate = 0.240, Pending_hits = 9977, Reservation_fails = 6609
L2_total_cache_accesses = 1579076
L2_total_cache_misses = 325448
L2_total_cache_miss_rate = 0.2061
L2_total_cache_pending_hits = 112711
L2_total_cache_reservation_fails = 86707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1579076
icnt_total_pkts_simt_to_mem=600002
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2042212
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2178878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000236311
	minimum = 0 (at node 0)
	maximum = 0.00148301 (at node 14)
Accepted packet rate average = 0.000236311
	minimum = 0 (at node 0)
	maximum = 0.0048974 (at node 14)
Injected flit rate average = 0.000255472
	minimum = 0 (at node 0)
	maximum = 0.00200034 (at node 14)
Accepted flit rate average= 0.000255472
	minimum = 0 (at node 0)
	maximum = 0.0048974 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6579 (37 samples)
	minimum = 5 (37 samples)
	maximum = 203.297 (37 samples)
Network latency average = 19.4453 (37 samples)
	minimum = 5 (37 samples)
	maximum = 199.973 (37 samples)
Flit latency average = 18.6485 (37 samples)
	minimum = 5 (37 samples)
	maximum = 199.405 (37 samples)
Fragmentation average = 0.00107434 (37 samples)
	minimum = 0 (37 samples)
	maximum = 51.8649 (37 samples)
Injected packet rate average = 0.0747498 (37 samples)
	minimum = 0.0284369 (37 samples)
	maximum = 0.198627 (37 samples)
Accepted packet rate average = 0.0747498 (37 samples)
	minimum = 0.025542 (37 samples)
	maximum = 0.112151 (37 samples)
Injected flit rate average = 0.0797503 (37 samples)
	minimum = 0.0368645 (37 samples)
	maximum = 0.198805 (37 samples)
Accepted flit rate average = 0.0797503 (37 samples)
	minimum = 0.0346179 (37 samples)
	maximum = 0.112151 (37 samples)
Injected packet size average = 1.0669 (37 samples)
Accepted packet size average = 1.0669 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 51 sec (4311 sec)
gpgpu_simulation_rate = 45339 (inst/sec)
gpgpu_simulation_rate = 259 (cycle/sec)
gpgpu_silicon_slowdown = 2702702x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (19,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
kernel_stream_id = 61656
gpu_sim_cycle = 29571
gpu_sim_insn = 373920
gpu_ipc =      12.6448
gpu_tot_sim_cycle = 1147502
gpu_tot_sim_insn = 195832808
gpu_tot_ipc =     170.6601
gpu_tot_issued_cta = 8284
gpu_occupancy = 2.6311% 
gpu_tot_occupancy = 33.6058% 
max_total_param_size = 0
gpu_stall_dramfull = 112407
gpu_stall_icnt2sh    = 262530
partiton_level_parallism =       0.0876
partiton_level_parallism_total  =       0.4059
partiton_level_parallism_util =       1.0650
partiton_level_parallism_util_total  =       1.7930
L2_BW  =       6.9554 GB/Sec
L2_BW_total  =      31.0038 GB/Sec
gpu_total_sim_rate=44720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3207682
	L1I_total_cache_misses = 46407
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33512
L1D_cache:
	L1D_cache_core[0]: Access = 35723, Miss = 21534, Miss_rate = 0.603, Pending_hits = 2106, Reservation_fails = 12019
	L1D_cache_core[1]: Access = 35546, Miss = 21378, Miss_rate = 0.601, Pending_hits = 2353, Reservation_fails = 10802
	L1D_cache_core[2]: Access = 35674, Miss = 21430, Miss_rate = 0.601, Pending_hits = 2161, Reservation_fails = 11495
	L1D_cache_core[3]: Access = 35129, Miss = 21434, Miss_rate = 0.610, Pending_hits = 2225, Reservation_fails = 14090
	L1D_cache_core[4]: Access = 35658, Miss = 20993, Miss_rate = 0.589, Pending_hits = 2433, Reservation_fails = 10021
	L1D_cache_core[5]: Access = 35866, Miss = 21634, Miss_rate = 0.603, Pending_hits = 2275, Reservation_fails = 10129
	L1D_cache_core[6]: Access = 35707, Miss = 21515, Miss_rate = 0.603, Pending_hits = 2260, Reservation_fails = 11553
	L1D_cache_core[7]: Access = 35833, Miss = 21264, Miss_rate = 0.593, Pending_hits = 2206, Reservation_fails = 8981
	L1D_cache_core[8]: Access = 36313, Miss = 21637, Miss_rate = 0.596, Pending_hits = 2332, Reservation_fails = 9033
	L1D_cache_core[9]: Access = 35384, Miss = 20928, Miss_rate = 0.591, Pending_hits = 2459, Reservation_fails = 12575
	L1D_cache_core[10]: Access = 35384, Miss = 21611, Miss_rate = 0.611, Pending_hits = 2255, Reservation_fails = 14687
	L1D_cache_core[11]: Access = 35865, Miss = 21463, Miss_rate = 0.598, Pending_hits = 2239, Reservation_fails = 10638
	L1D_cache_core[12]: Access = 35609, Miss = 21550, Miss_rate = 0.605, Pending_hits = 2342, Reservation_fails = 13336
	L1D_cache_core[13]: Access = 35513, Miss = 21633, Miss_rate = 0.609, Pending_hits = 2131, Reservation_fails = 12602
	L1D_cache_core[14]: Access = 35418, Miss = 21053, Miss_rate = 0.594, Pending_hits = 2135, Reservation_fails = 11271
	L1D_total_cache_accesses = 534622
	L1D_total_cache_misses = 321057
	L1D_total_cache_miss_rate = 0.6005
	L1D_total_cache_pending_hits = 33912
	L1D_total_cache_reservation_fails = 173232
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 193707
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12680
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66399
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1093227
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19167
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13592
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11718
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136928
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47746
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1112394

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 58358
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6974
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 55
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13592
ctas_completed 8284, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
28950, 18765, 10323, 10323, 10323, 10323, 10323, 10323, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9951, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9672, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 9579, 
gpgpu_n_tot_thrd_icount = 202947552
gpgpu_n_tot_w_icount = 6342111
gpgpu_n_stall_shd_mem = 350623
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 312101
gpgpu_n_mem_write_global = 137406
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6355456
gpgpu_n_store_insn = 2198496
gpgpu_n_shmem_insn = 71292632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6166176
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 16999
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16999
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1250106	W0_Idle:8397301	W0_Scoreboard:7505590	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5920599
single_issue_nums: WS0:3230625	WS1:3111486	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2496808 {8:312101,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9893232 {72:137406,}
traffic_breakdown_coretomem[INST_ACC_R] = 130024 {8:16253,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49936160 {40:1248404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2198496 {8:274812,}
traffic_breakdown_memtocore[INST_ACC_R] = 2600480 {40:65012,}
maxmflatency = 1428 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 269 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:95620 	21685 	19051 	31102 	72325 	62555 	28774 	6935 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	839127 	591663 	88136 	4320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15261 	791 	172 	405151 	21233 	17730 	4687 	733 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	162415 	209269 	204633 	250302 	538718 	157897 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	896 	374 	21 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.076294  9.260674  8.902913  9.600000  7.902314  9.217105  8.386301  9.759259  8.007425  9.236220  7.688073  9.470900  8.788679  9.493036  9.385593 10.496754 
dram[1]:  9.164062  9.695556 10.406349  9.479518  8.794811  8.603481  8.737819 10.478773  8.332677  9.238722  8.422976  9.659686  9.401295  9.179221  9.963768 10.964630 
dram[2]:  9.061539  7.652956  9.687500  8.400612  9.340045  8.274194  9.698630  7.955497  9.348000  8.037313  9.113300  7.728155  9.264305  8.915709 10.442307  9.028926 
dram[3]:  9.524017  8.992328  9.613139 10.276730  8.689453  8.561644 10.609524  8.812206  8.968978  8.567405 10.227882  8.250000  8.956962  9.372169 10.055718  9.651408 
dram[4]:  7.791557  9.313501  9.182119  9.457801  7.891473  9.067100  8.391781  9.674312  7.753623  9.150685  7.866667  9.027708  8.938224  9.583098  9.212500 10.532468 
dram[5]: 10.389049 10.412500 11.184818 10.397297  9.300971  9.433840  9.821883 11.066326  8.648594  9.766734  9.142450  9.804878  9.491961 11.465117 10.949807 12.058182 
average row locality = 339932/36762 = 9.246831
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       831      1257       846      1252       969      1442       947      1424      1036      1594       799      1209       731      1154       695      1079 
dram[1]:      1059      1351      1094      1338      1247      1532      1252      1512      1405      1689      1076      1259       970      1216       911      1148 
dram[2]:      1258       839      1262       840      1434       971      1438       937      1589      1041      1248       754      1155       732      1088       685 
dram[3]:      1347      1060      1347      1086      1528      1255      1521      1244      1686      1413      1303      1032      1212       969      1157       904 
dram[4]:       828      1257       848      1254       959      1437       944      1426      1030      1589       789      1203       728      1152       695      1080 
dram[5]:      1149      1252      1185      1245      1345      1432      1346      1414      1492      1592      1133      1181      1038      1134       996      1058 
total dram writes = 111870
bank skew: 1689/685 = 2.47
chip skew: 20064/17219 = 1.17
average mf latency per bank:
dram[0]:       5394      4229      5343      4532      4798      3741      4932      3818      4267      3544      4109      4176      3990      4012      4246      4197
dram[1]:       4209      2658      4214      2769      4118      2424      4487      2591      3934      2394      4228      2846      3845      2840      4028      3175
dram[2]:       4186      4842      4421      5131      3732      4505      3570      4843      3376      4045      3756      4240      3514      3878      3887      4404
dram[3]:       2730      3944      2761      4095      2456      3693      2536      3983      2408      3342      2783      3824      2891      3454      3162      3693
dram[4]:       5576      4101      5449      4411      4863      3567      4940      3573      4161      3316      4004      3732      3984      3429      4440      4031
dram[5]:       3820      2813      3817      2993      3640      2599      4016      2768      3656      2496      3835      3008      3546      2984      3553      3370
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719       697       808       849       769       769       811       738      1079       858      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:        718       700       744       685       685       768       656       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       668       773       798       798       693       788       689      1011       835      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1446111 n_act=5944 n_pre=5928 n_ref_event=0 n_req=53292 n_rd=39594 n_rd_L2_A=0 n_write=0 n_wr_bk=17265 bw_util=0.07508
n_activity=296320 dram_eff=0.3838
bk0: 2304a 1488678i bk1: 3136a 1481422i bk2: 2066a 1492645i bk3: 2698a 1486348i bk4: 2306a 1488590i bk5: 3082a 1480843i bk6: 2294a 1490376i bk7: 3084a 1483979i bk8: 2412a 1487482i bk9: 3450a 1479018i bk10: 1874a 1490717i bk11: 2618a 1485609i bk12: 1748a 1493505i bk13: 2504a 1484683i bk14: 1652a 1494708i bk15: 2366a 1488856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888670
Row_Buffer_Locality_read = 0.942845
Row_Buffer_Locality_write = 0.732078
Bank_Level_Parallism = 2.016455
Bank_Level_Parallism_Col = 1.975808
Bank_Level_Parallism_Ready = 1.166617
write_to_read_ratio_blp_rw_average = 0.491970
GrpLevelPara = 1.520785 

BW Util details:
bwutil = 0.075078 
total_CMD = 1514673 
util_bw = 113718 
Wasted_Col = 87698 
Wasted_Row = 43267 
Idle = 1269990 

BW Util Bottlenecks: 
RCDc_limit = 21642 
RCDWRc_limit = 17625 
WTRc_limit = 14082 
RTWc_limit = 56301 
CCDLc_limit = 45500 
rwq = 0 
CCDLc_limit_alone = 31128 
WTRc_limit_alone = 12599 
RTWc_limit_alone = 43412 

Commands details: 
total_CMD = 1514673 
n_nop = 1446111 
Read = 39594 
Write = 0 
L2_Alloc = 0 
L2_WB = 17265 
n_act = 5944 
n_pre = 5928 
n_ref = 0 
n_req = 53292 
total_req = 56859 

Dual Bus Interface Util: 
issued_total_row = 11872 
issued_total_col = 56859 
Row_Bus_Util =  0.007838 
CoL_Bus_Util = 0.037539 
Either_Row_CoL_Bus_Util = 0.045265 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.002465 
queue_avg = 1.235255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1437668 n_act=6460 n_pre=6444 n_ref_event=0 n_req=60143 n_rd=44258 n_rd_L2_A=0 n_write=0 n_wr_bk=20059 bw_util=0.08493
n_activity=315259 dram_eff=0.408
bk0: 2692a 1481529i bk1: 3290a 1477805i bk2: 2414a 1487581i bk3: 2850a 1482801i bk4: 2762a 1480645i bk5: 3242a 1474910i bk6: 2784a 1482521i bk7: 3228a 1481446i bk8: 3136a 1478255i bk9: 3584a 1476067i bk10: 2378a 1484792i bk11: 2678a 1482411i bk12: 2148a 1486236i bk13: 2572a 1481552i bk14: 2026a 1490637i bk15: 2474a 1486963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892822
Row_Buffer_Locality_read = 0.943807
Row_Buffer_Locality_write = 0.750771
Bank_Level_Parallism = 2.190871
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.204987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.084925 
total_CMD = 1514673 
util_bw = 128634 
Wasted_Col = 93128 
Wasted_Row = 43741 
Idle = 1249170 

BW Util Bottlenecks: 
RCDc_limit = 22945 
RCDWRc_limit = 17929 
WTRc_limit = 16902 
RTWc_limit = 65542 
CCDLc_limit = 48131 
rwq = 0 
CCDLc_limit_alone = 32589 
WTRc_limit_alone = 15210 
RTWc_limit_alone = 51692 

Commands details: 
total_CMD = 1514673 
n_nop = 1437668 
Read = 44258 
Write = 0 
L2_Alloc = 0 
L2_WB = 20059 
n_act = 6460 
n_pre = 6444 
n_ref = 0 
n_req = 60143 
total_req = 64317 

Dual Bus Interface Util: 
issued_total_row = 12904 
issued_total_col = 64317 
Row_Bus_Util =  0.008519 
CoL_Bus_Util = 0.042463 
Either_Row_CoL_Bus_Util = 0.050839 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.002805 
queue_avg = 1.490555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1446034 n_act=6007 n_pre=5991 n_ref_event=0 n_req=53270 n_rd=39570 n_rd_L2_A=0 n_write=0 n_wr_bk=17271 bw_util=0.07505
n_activity=297961 dram_eff=0.3815
bk0: 3138a 1481405i bk1: 2310a 1488946i bk2: 2716a 1486347i bk3: 2064a 1492380i bk4: 3060a 1481731i bk5: 2308a 1488447i bk6: 3108a 1483821i bk7: 2278a 1490224i bk8: 3436a 1479135i bk9: 2406a 1487991i bk10: 2710a 1485298i bk11: 1782a 1492883i bk12: 2496a 1484505i bk13: 1744a 1493489i bk14: 2386a 1488073i bk15: 1628a 1494924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887498
Row_Buffer_Locality_read = 0.942178
Row_Buffer_Locality_write = 0.729562
Bank_Level_Parallism = 1.998165
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.171328
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075054 
total_CMD = 1514673 
util_bw = 113682 
Wasted_Col = 88136 
Wasted_Row = 43919 
Idle = 1268936 

BW Util Bottlenecks: 
RCDc_limit = 21869 
RCDWRc_limit = 17723 
WTRc_limit = 13986 
RTWc_limit = 54691 
CCDLc_limit = 45124 
rwq = 0 
CCDLc_limit_alone = 30914 
WTRc_limit_alone = 12600 
RTWc_limit_alone = 41867 

Commands details: 
total_CMD = 1514673 
n_nop = 1446034 
Read = 39570 
Write = 0 
L2_Alloc = 0 
L2_WB = 17271 
n_act = 6007 
n_pre = 5991 
n_ref = 0 
n_req = 53270 
total_req = 56841 

Dual Bus Interface Util: 
issued_total_row = 11998 
issued_total_col = 56841 
Row_Bus_Util =  0.007921 
CoL_Bus_Util = 0.037527 
Either_Row_CoL_Bus_Util = 0.045316 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.002914 
queue_avg = 1.191867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1437512 n_act=6512 n_pre=6496 n_ref_event=0 n_req=60200 n_rd=44310 n_rd_L2_A=0 n_write=0 n_wr_bk=20064 bw_util=0.085
n_activity=315327 dram_eff=0.4083
bk0: 3292a 1477277i bk1: 2688a 1481601i bk2: 2862a 1482568i bk3: 2408a 1487776i bk4: 3246a 1476551i bk5: 2776a 1480287i bk6: 3236a 1481337i bk7: 2776a 1482734i bk8: 3586a 1475486i bk9: 3154a 1477163i bk10: 2770a 1483109i bk11: 2288a 1483873i bk12: 2580a 1480328i bk13: 2140a 1487270i bk14: 2488a 1485772i bk15: 2020a 1491136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892076
Row_Buffer_Locality_read = 0.943647
Row_Buffer_Locality_write = 0.748269
Bank_Level_Parallism = 2.194120
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.202485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085001 
total_CMD = 1514673 
util_bw = 128748 
Wasted_Col = 93018 
Wasted_Row = 44111 
Idle = 1248796 

BW Util Bottlenecks: 
RCDc_limit = 23172 
RCDWRc_limit = 17885 
WTRc_limit = 16229 
RTWc_limit = 66416 
CCDLc_limit = 47789 
rwq = 0 
CCDLc_limit_alone = 32395 
WTRc_limit_alone = 14675 
RTWc_limit_alone = 52576 

Commands details: 
total_CMD = 1514673 
n_nop = 1437512 
Read = 44310 
Write = 0 
L2_Alloc = 0 
L2_WB = 20064 
n_act = 6512 
n_pre = 6496 
n_ref = 0 
n_req = 60200 
total_req = 64374 

Dual Bus Interface Util: 
issued_total_row = 13008 
issued_total_col = 64374 
Row_Bus_Util =  0.008588 
CoL_Bus_Util = 0.042500 
Either_Row_CoL_Bus_Util = 0.050942 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.002864 
queue_avg = 1.476876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1446265 n_act=5973 n_pre=5957 n_ref_event=463904 n_req=53138 n_rd=39464 n_rd_L2_A=0 n_write=0 n_wr_bk=17219 bw_util=0.07485
n_activity=294998 dram_eff=0.3843
bk0: 2294a 1488945i bk1: 3084a 1481241i bk2: 2086a 1493453i bk3: 2698a 1486008i bk4: 2292a 1487854i bk5: 3070a 1479843i bk6: 2298a 1490673i bk7: 3084a 1483802i bk8: 2392a 1487281i bk9: 3436a 1478896i bk10: 1846a 1491452i bk11: 2628a 1484338i bk12: 1734a 1492791i bk13: 2498a 1484417i bk14: 1648a 1495451i bk15: 2376a 1489160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887877
Row_Buffer_Locality_read = 0.942378
Row_Buffer_Locality_write = 0.730584
Bank_Level_Parallism = 2.032162
Bank_Level_Parallism_Col = 1.979387
Bank_Level_Parallism_Ready = 1.163687
write_to_read_ratio_blp_rw_average = 0.490407
GrpLevelPara = 1.516753 

BW Util details:
bwutil = 0.074845 
total_CMD = 1514673 
util_bw = 113366 
Wasted_Col = 87925 
Wasted_Row = 42332 
Idle = 1271050 

BW Util Bottlenecks: 
RCDc_limit = 21654 
RCDWRc_limit = 17675 
WTRc_limit = 14710 
RTWc_limit = 56721 
CCDLc_limit = 45397 
rwq = 0 
CCDLc_limit_alone = 30788 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43565 

Commands details: 
total_CMD = 1514673 
n_nop = 1446265 
Read = 39464 
Write = 0 
L2_Alloc = 0 
L2_WB = 17219 
n_act = 5973 
n_pre = 5957 
n_ref = 463904 
n_req = 53138 
total_req = 56683 

Dual Bus Interface Util: 
issued_total_row = 11930 
issued_total_col = 56683 
Row_Bus_Util =  0.007876 
CoL_Bus_Util = 0.037423 
Either_Row_CoL_Bus_Util = 0.045164 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.002997 
queue_avg = 1.231338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1514673 n_nop=1438970 n_act=5950 n_pre=5934 n_ref_event=0 n_req=59889 n_rd=44042 n_rd_L2_A=0 n_write=0 n_wr_bk=19992 bw_util=0.08455
n_activity=306199 dram_eff=0.4183
bk0: 2686a 1482481i bk1: 3188a 1478843i bk2: 2434a 1486278i bk3: 2856a 1483603i bk4: 2766a 1479292i bk5: 3240a 1476813i bk6: 2784a 1482061i bk7: 3220a 1481767i bk8: 3120a 1477092i bk9: 3578a 1476048i bk10: 2298a 1483730i bk11: 2684a 1482441i bk12: 2124a 1485003i bk13: 2568a 1485192i bk14: 2026a 1488856i bk15: 2470a 1488323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900900
Row_Buffer_Locality_read = 0.949162
Row_Buffer_Locality_write = 0.766770
Bank_Level_Parallism = 2.264809
Bank_Level_Parallism_Col = 2.201124
Bank_Level_Parallism_Ready = 1.201835
write_to_read_ratio_blp_rw_average = 0.523514
GrpLevelPara = 1.691622 

BW Util details:
bwutil = 0.084552 
total_CMD = 1514673 
util_bw = 128068 
Wasted_Col = 92272 
Wasted_Row = 36192 
Idle = 1258141 

BW Util Bottlenecks: 
RCDc_limit = 20529 
RCDWRc_limit = 16245 
WTRc_limit = 17924 
RTWc_limit = 73591 
CCDLc_limit = 46287 
rwq = 0 
CCDLc_limit_alone = 32357 
WTRc_limit_alone = 16395 
RTWc_limit_alone = 61190 

Commands details: 
total_CMD = 1514673 
n_nop = 1438970 
Read = 44042 
Write = 0 
L2_Alloc = 0 
L2_WB = 19992 
n_act = 5950 
n_pre = 5934 
n_ref = 0 
n_req = 59889 
total_req = 64034 

Dual Bus Interface Util: 
issued_total_row = 11884 
issued_total_col = 64034 
Row_Bus_Util =  0.007846 
CoL_Bus_Util = 0.042276 
Either_Row_CoL_Bus_Util = 0.049980 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.002840 
queue_avg = 1.389128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120816, Miss = 22012, Miss_rate = 0.182, Pending_hits = 8222, Reservation_fails = 6460
L2_cache_bank[1]: Access = 146686, Miss = 29658, Miss_rate = 0.202, Pending_hits = 10240, Reservation_fails = 8357
L2_cache_bank[2]: Access = 133094, Miss = 26416, Miss_rate = 0.198, Pending_hits = 9157, Reservation_fails = 6956
L2_cache_bank[3]: Access = 129886, Miss = 30948, Miss_rate = 0.238, Pending_hits = 10529, Reservation_fails = 10431
L2_cache_bank[4]: Access = 145976, Miss = 29778, Miss_rate = 0.204, Pending_hits = 10028, Reservation_fails = 7289
L2_cache_bank[5]: Access = 120988, Miss = 21860, Miss_rate = 0.181, Pending_hits = 8307, Reservation_fails = 8082
L2_cache_bank[6]: Access = 128742, Miss = 31084, Miss_rate = 0.241, Pending_hits = 10170, Reservation_fails = 7129
L2_cache_bank[7]: Access = 134306, Miss = 26302, Miss_rate = 0.196, Pending_hits = 9374, Reservation_fails = 7205
L2_cache_bank[8]: Access = 119494, Miss = 21938, Miss_rate = 0.184, Pending_hits = 7932, Reservation_fails = 5681
L2_cache_bank[9]: Access = 146302, Miss = 29590, Miss_rate = 0.202, Pending_hits = 10126, Reservation_fails = 8068
L2_cache_bank[10]: Access = 133516, Miss = 26300, Miss_rate = 0.197, Pending_hits = 9081, Reservation_fails = 6204
L2_cache_bank[11]: Access = 128452, Miss = 30828, Miss_rate = 0.240, Pending_hits = 10021, Reservation_fails = 6819
L2_total_cache_accesses = 1588258
L2_total_cache_misses = 326714
L2_total_cache_miss_rate = 0.2057
L2_total_cache_pending_hits = 113187
L2_total_cache_reservation_fails = 88681
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31659
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24437
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3771
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 397
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35266
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1191
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3771
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 435040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95492
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 793
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1571
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35266
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1588258
icnt_total_pkts_simt_to_mem=603181
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18544
	minimum = 5
	maximum = 25
Network latency average = 5.17856
	minimum = 5
	maximum = 25
Slowest packet = 2052665
Flit latency average = 5.17288
	minimum = 5
	maximum = 25
Slowest flit = 2189746
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147442
	minimum = 0.00527544 (at node 14)
	maximum = 0.0538365 (at node 18)
Accepted packet rate average = 0.0147442
	minimum = 0.0043962 (at node 17)
	maximum = 0.0255656 (at node 1)
Injected flit rate average = 0.0154819
	minimum = 0.00632376 (at node 14)
	maximum = 0.0538365 (at node 18)
Accepted flit rate average= 0.0154819
	minimum = 0.00507254 (at node 17)
	maximum = 0.0255656 (at node 1)
Injected packet length average = 1.05003
Accepted packet length average = 1.05003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2507 (38 samples)
	minimum = 5 (38 samples)
	maximum = 198.605 (38 samples)
Network latency average = 19.0699 (38 samples)
	minimum = 5 (38 samples)
	maximum = 195.368 (38 samples)
Flit latency average = 18.2939 (38 samples)
	minimum = 5 (38 samples)
	maximum = 194.816 (38 samples)
Fragmentation average = 0.00104607 (38 samples)
	minimum = 0 (38 samples)
	maximum = 50.5 (38 samples)
Injected packet rate average = 0.0731707 (38 samples)
	minimum = 0.0278274 (38 samples)
	maximum = 0.194817 (38 samples)
Accepted packet rate average = 0.0731707 (38 samples)
	minimum = 0.0249856 (38 samples)
	maximum = 0.109873 (38 samples)
Injected flit rate average = 0.0780591 (38 samples)
	minimum = 0.0360608 (38 samples)
	maximum = 0.19499 (38 samples)
Accepted flit rate average = 0.0780591 (38 samples)
	minimum = 0.0338404 (38 samples)
	maximum = 0.109873 (38 samples)
Injected packet size average = 1.06681 (38 samples)
Accepted packet size average = 1.06681 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 59 sec (4379 sec)
gpgpu_simulation_rate = 44720 (inst/sec)
gpgpu_simulation_rate = 262 (cycle/sec)
gpgpu_silicon_slowdown = 2671755x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (19,19,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
kernel_stream_id = 61656
gpu_sim_cycle = 17988
gpu_sim_insn = 8594688
gpu_ipc =     477.8012
gpu_tot_sim_cycle = 1165490
gpu_tot_sim_insn = 204427496
gpu_tot_ipc =     175.4005
gpu_tot_issued_cta = 8645
gpu_occupancy = 77.2298% 
gpu_tot_occupancy = 34.5521% 
max_total_param_size = 0
gpu_stall_dramfull = 129944
gpu_stall_icnt2sh    = 275568
partiton_level_parallism =       1.1056
partiton_level_parallism_total  =       0.4167
partiton_level_parallism_util =       1.8399
partiton_level_parallism_util_total  =       1.7949
L2_BW  =      84.6737 GB/Sec
L2_BW_total  =      31.8322 GB/Sec
gpu_total_sim_rate=45990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3343418
	L1I_total_cache_misses = 47971
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35620
L1D_cache:
	L1D_cache_core[0]: Access = 37323, Miss = 22439, Miss_rate = 0.601, Pending_hits = 2311, Reservation_fails = 12564
	L1D_cache_core[1]: Access = 37146, Miss = 22420, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 12024
	L1D_cache_core[2]: Access = 37210, Miss = 22398, Miss_rate = 0.602, Pending_hits = 2246, Reservation_fails = 12720
	L1D_cache_core[3]: Access = 36665, Miss = 22483, Miss_rate = 0.613, Pending_hits = 2288, Reservation_fails = 15166
	L1D_cache_core[4]: Access = 37194, Miss = 21853, Miss_rate = 0.588, Pending_hits = 2558, Reservation_fails = 10655
	L1D_cache_core[5]: Access = 37530, Miss = 22652, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 10489
	L1D_cache_core[6]: Access = 37307, Miss = 22523, Miss_rate = 0.604, Pending_hits = 2352, Reservation_fails = 12272
	L1D_cache_core[7]: Access = 37305, Miss = 22143, Miss_rate = 0.594, Pending_hits = 2346, Reservation_fails = 9919
	L1D_cache_core[8]: Access = 37721, Miss = 22576, Miss_rate = 0.598, Pending_hits = 2365, Reservation_fails = 9687
	L1D_cache_core[9]: Access = 36984, Miss = 21930, Miss_rate = 0.593, Pending_hits = 2583, Reservation_fails = 12745
	L1D_cache_core[10]: Access = 36920, Miss = 22588, Miss_rate = 0.612, Pending_hits = 2343, Reservation_fails = 15663
	L1D_cache_core[11]: Access = 37465, Miss = 22541, Miss_rate = 0.602, Pending_hits = 2316, Reservation_fails = 11354
	L1D_cache_core[12]: Access = 37017, Miss = 22447, Miss_rate = 0.606, Pending_hits = 2438, Reservation_fails = 14460
	L1D_cache_core[13]: Access = 37049, Miss = 22584, Miss_rate = 0.610, Pending_hits = 2242, Reservation_fails = 14115
	L1D_cache_core[14]: Access = 36890, Miss = 21985, Miss_rate = 0.596, Pending_hits = 2225, Reservation_fails = 13647
	L1D_total_cache_accesses = 557726
	L1D_total_cache_misses = 335562
	L1D_total_cache_miss_rate = 0.6017
	L1D_total_cache_pending_hits = 35615
	L1D_total_cache_reservation_fails = 187480
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202371
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 122796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14383
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75063
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1227399
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20731
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15700
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13207
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 154256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 75063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 53522
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1248130

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 68585
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15700
ctas_completed 8645, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29415, 19230, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 211542240
gpgpu_n_tot_w_icount = 6610695
gpgpu_n_stall_shd_mem = 362887
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326137
gpgpu_n_mem_write_global = 143182
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632704
gpgpu_n_store_insn = 2290912
gpgpu_n_shmem_insn = 74434776
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443424
gpgpu_n_shmem_bkconflict = 79352
gpgpu_n_l1cache_bkconflict = 17711
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17711
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1306158	W0_Idle:8407133	W0_Scoreboard:7692064	W1:4108	W2:3848	W3:3588	W4:3328	W5:3068	W6:2808	W7:2548	W8:2288	W9:2028	W10:1768	W11:1508	W12:1248	W13:988	W14:728	W15:442	W16:387218	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3364917	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2609096 {8:326137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10309104 {72:143182,}
traffic_breakdown_coretomem[INST_ACC_R] = 130624 {8:16328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52181920 {40:1304548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2290912 {8:286364,}
traffic_breakdown_memtocore[INST_ACC_R] = 2612480 {40:65312,}
maxmflatency = 1505 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:98865 	22238 	19484 	31833 	74094 	63676 	29043 	6950 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	870156 	613234 	101822 	5730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15319 	808 	172 	419176 	22715 	19869 	6659 	927 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	167162 	218895 	212420 	258237 	570871 	163345 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	903 	398 	24 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.023809  9.218061  8.981072  9.648855  7.984887  9.185898  8.463807  9.800000  8.084951  9.207692  7.732733  9.531414  8.950943  9.610028  9.489540 10.565916 
dram[1]:  9.129771  9.655844 10.381538  9.636792  8.854167  8.550186  8.837528 10.504566  8.357142  9.268739  8.537663  9.658975  9.540453  9.301299 10.046595 11.009523 
dram[2]:  8.995708  7.627500  9.734694  8.386431  9.345733  8.222798  9.739910  8.038462  9.280155  8.114635  9.128641  7.801917  9.381472  9.080460 10.511111  9.134694 
dram[3]:  9.456475  8.930348  9.631455 10.163142  8.600000  8.584822 10.604598  8.912037  8.971682  8.587771 10.236220  8.305264  9.081013  9.511327 10.121739  9.735191 
dram[4]:  7.775773  9.250000  9.136943  9.508772  7.934509  9.117022  8.401596  9.716216  7.871428  9.089524  7.959248  9.072319  9.100386  9.704226  9.316873 10.601286 
dram[5]: 10.387006 10.420148 11.195513 10.546419  9.349169  9.340957  9.910000 11.261307  8.773360  9.781065  9.168067  9.864000  9.633441 11.617940 11.068966 11.922261 
average row locality = 348068/37497 = 9.282556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       856      1281       878      1284      1001      1474       979      1456      1068      1626       816      1226       742      1164       716      1100 
dram[1]:      1084      1389      1126      1394      1279      1588      1284      1574      1437      1748      1093      1284       981      1231       932      1174 
dram[2]:      1283       865      1294       872      1466      1003      1470       969      1621      1073      1265       768      1166       743      1109       706 
dram[3]:      1383      1086      1403      1118      1584      1287      1582      1276      1744      1445      1332      1046      1229       980      1184       925 
dram[4]:       852      1283       880      1286       991      1469       976      1458      1062      1621       806      1217       738      1163       716      1101 
dram[5]:      1181      1280      1225      1290      1385      1480      1386      1462      1534      1640      1153      1210      1050      1148      1017      1084 
total dram writes = 114686
bank skew: 1748/706 = 2.48
chip skew: 20604/17619 = 1.17
average mf latency per bank:
dram[0]:       5580      4451      5231      4473      4715      3710      4841      3780      4201      3515      4083      4151      3974      4005      4164      4147
dram[1]:       4393      4081      4159      3307      4065      3015      4429      3002      3893      2692      4203      3117      3833      3104      3972      3463
dram[2]:       4347      5045      4364      5023      3695      4428      3537      4754      3348      3986      3737      4221      3508      3863      3843      4315
dram[3]:       3681      4132      3133      4044      2895      3650      2809      3940      2601      3315      2956      3814      3054      3447      3330      3644
dram[4]:       5840      4240      5328      4352      4772      3535      4847      3540      4099      3289      3980      3719      3974      3424      4352      3984
dram[5]:       4046      4118      3772      3519      3602      3165      3966      3187      3610      2771      3825      3270      3553      3235      3526      3629
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1113       769      1442       811      1454      1079       964      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       798      1498       788      1505      1011       904      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1468426 n_act=6052 n_pre=6036 n_ref_event=0 n_req=54506 n_rd=40406 n_rd_L2_A=0 n_write=0 n_wr_bk=17667 bw_util=0.0755
n_activity=303908 dram_eff=0.3822
bk0: 2348a 1511761i bk1: 3176a 1504530i bk2: 2130a 1515871i bk3: 2762a 1509586i bk4: 2370a 1511694i bk5: 3146a 1503898i bk6: 2358a 1513672i bk7: 3148a 1507164i bk8: 2476a 1510732i bk9: 3514a 1502129i bk10: 1918a 1513881i bk11: 2662a 1509030i bk12: 1780a 1516925i bk13: 2536a 1508389i bk14: 1684a 1518023i bk15: 2398a 1512299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889168
Row_Buffer_Locality_read = 0.942954
Row_Buffer_Locality_write = 0.735035
Bank_Level_Parallism = 2.008736
Bank_Level_Parallism_Col = 1.969202
Bank_Level_Parallism_Ready = 1.164610
write_to_read_ratio_blp_rw_average = 0.492316
GrpLevelPara = 1.516367 

BW Util details:
bwutil = 0.075497 
total_CMD = 1538416 
util_bw = 116146 
Wasted_Col = 89794 
Wasted_Row = 44280 
Idle = 1288196 

BW Util Bottlenecks: 
RCDc_limit = 22068 
RCDWRc_limit = 17996 
WTRc_limit = 14345 
RTWc_limit = 57608 
CCDLc_limit = 46481 
rwq = 0 
CCDLc_limit_alone = 31761 
WTRc_limit_alone = 12844 
RTWc_limit_alone = 44389 

Commands details: 
total_CMD = 1538416 
n_nop = 1468426 
Read = 40406 
Write = 0 
L2_Alloc = 0 
L2_WB = 17667 
n_act = 6052 
n_pre = 6036 
n_ref = 0 
n_req = 54506 
total_req = 58073 

Dual Bus Interface Util: 
issued_total_row = 12088 
issued_total_col = 58073 
Row_Bus_Util =  0.007857 
CoL_Bus_Util = 0.037749 
Either_Row_CoL_Bus_Util = 0.045495 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.002443 
queue_avg = 1.231708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1459646 n_act=6591 n_pre=6575 n_ref_event=0 n_req=61650 n_rd=45226 n_rd_L2_A=0 n_write=0 n_wr_bk=20598 bw_util=0.08557
n_activity=324224 dram_eff=0.406
bk0: 2736a 1504756i bk1: 3350a 1500748i bk2: 2478a 1510600i bk3: 2946a 1505789i bk4: 2826a 1503736i bk5: 3338a 1497547i bk6: 2848a 1505764i bk7: 3324a 1504200i bk8: 3200a 1501367i bk9: 3680a 1498964i bk10: 2422a 1508199i bk11: 2730a 1505741i bk12: 2180a 1509915i bk13: 2604a 1504957i bk14: 2058a 1514076i bk15: 2506a 1510285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893317
Row_Buffer_Locality_read = 0.943860
Row_Buffer_Locality_write = 0.754140
Bank_Level_Parallism = 2.178323
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.202444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085574 
total_CMD = 1538416 
util_bw = 131648 
Wasted_Col = 95728 
Wasted_Row = 44824 
Idle = 1266216 

BW Util Bottlenecks: 
RCDc_limit = 23459 
RCDWRc_limit = 18346 
WTRc_limit = 17422 
RTWc_limit = 67018 
CCDLc_limit = 49330 
rwq = 0 
CCDLc_limit_alone = 33384 
WTRc_limit_alone = 15686 
RTWc_limit_alone = 52808 

Commands details: 
total_CMD = 1538416 
n_nop = 1459646 
Read = 45226 
Write = 0 
L2_Alloc = 0 
L2_WB = 20598 
n_act = 6591 
n_pre = 6575 
n_ref = 0 
n_req = 61650 
total_req = 65824 

Dual Bus Interface Util: 
issued_total_row = 13166 
issued_total_col = 65824 
Row_Bus_Util =  0.008558 
CoL_Bus_Util = 0.042787 
Either_Row_CoL_Bus_Util = 0.051202 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.002793 
queue_avg = 1.488508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48851
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1468320 n_act=6127 n_pre=6111 n_ref_event=0 n_req=54488 n_rd=40386 n_rd_L2_A=0 n_write=0 n_wr_bk=17673 bw_util=0.07548
n_activity=305706 dram_eff=0.3798
bk0: 3182a 1504579i bk1: 2358a 1512100i bk2: 2780a 1509621i bk3: 2128a 1515380i bk4: 3124a 1504851i bk5: 2372a 1511323i bk6: 3172a 1507033i bk7: 2342a 1513501i bk8: 3500a 1502167i bk9: 2470a 1511231i bk10: 2754a 1508575i bk11: 1822a 1516148i bk12: 2528a 1508143i bk13: 1776a 1516970i bk14: 2418a 1511521i bk15: 1660a 1518278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887810
Row_Buffer_Locality_read = 0.942158
Row_Buffer_Locality_write = 0.732166
Bank_Level_Parallism = 1.990797
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.170445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075479 
total_CMD = 1538416 
util_bw = 116118 
Wasted_Col = 90328 
Wasted_Row = 44985 
Idle = 1286985 

BW Util Bottlenecks: 
RCDc_limit = 22362 
RCDWRc_limit = 18118 
WTRc_limit = 14352 
RTWc_limit = 55832 
CCDLc_limit = 45984 
rwq = 0 
CCDLc_limit_alone = 31514 
WTRc_limit_alone = 12938 
RTWc_limit_alone = 42776 

Commands details: 
total_CMD = 1538416 
n_nop = 1468320 
Read = 40386 
Write = 0 
L2_Alloc = 0 
L2_WB = 17673 
n_act = 6127 
n_pre = 6111 
n_ref = 0 
n_req = 54488 
total_req = 58059 

Dual Bus Interface Util: 
issued_total_row = 12238 
issued_total_col = 58059 
Row_Bus_Util =  0.007955 
CoL_Bus_Util = 0.037739 
Either_Row_CoL_Bus_Util = 0.045564 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002867 
queue_avg = 1.189560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1459441 n_act=6664 n_pre=6648 n_ref_event=0 n_req=61712 n_rd=45282 n_rd_L2_A=0 n_write=0 n_wr_bk=20604 bw_util=0.08565
n_activity=324819 dram_eff=0.4057
bk0: 3348a 1500358i bk1: 2736a 1504855i bk2: 2958a 1505322i bk3: 2472a 1510713i bk4: 3342a 1499153i bk5: 2840a 1503377i bk6: 3332a 1504110i bk7: 2840a 1506000i bk8: 3682a 1498192i bk9: 3218a 1500219i bk10: 2826a 1506275i bk11: 2328a 1507113i bk12: 2612a 1503891i bk13: 2172a 1510948i bk14: 2524a 1509115i bk15: 2052a 1514662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892258
Row_Buffer_Locality_read = 0.943421
Row_Buffer_Locality_write = 0.751248
Bank_Level_Parallism = 2.179175
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.200036
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.085654 
total_CMD = 1538416 
util_bw = 131772 
Wasted_Col = 95787 
Wasted_Row = 45494 
Idle = 1265363 

BW Util Bottlenecks: 
RCDc_limit = 23817 
RCDWRc_limit = 18344 
WTRc_limit = 16770 
RTWc_limit = 67892 
CCDLc_limit = 48935 
rwq = 0 
CCDLc_limit_alone = 33203 
WTRc_limit_alone = 15175 
RTWc_limit_alone = 53755 

Commands details: 
total_CMD = 1538416 
n_nop = 1459441 
Read = 45282 
Write = 0 
L2_Alloc = 0 
L2_WB = 20604 
n_act = 6664 
n_pre = 6648 
n_ref = 0 
n_req = 61712 
total_req = 65886 

Dual Bus Interface Util: 
issued_total_row = 13312 
issued_total_col = 65886 
Row_Bus_Util =  0.008653 
CoL_Bus_Util = 0.042827 
Either_Row_CoL_Bus_Util = 0.051335 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.002824 
queue_avg = 1.474679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1468575 n_act=6084 n_pre=6068 n_ref_event=463904 n_req=54350 n_rd=40276 n_rd_L2_A=0 n_write=0 n_wr_bk=17619 bw_util=0.07527
n_activity=302499 dram_eff=0.3828
bk0: 2334a 1512004i bk1: 3132a 1504279i bk2: 2150a 1516473i bk3: 2762a 1509262i bk4: 2356a 1511037i bk5: 3134a 1503017i bk6: 2362a 1513849i bk7: 3148a 1506935i bk8: 2456a 1510575i bk9: 3500a 1501954i bk10: 1890a 1514735i bk11: 2668a 1507685i bk12: 1766a 1516271i bk13: 2530a 1508087i bk14: 1680a 1518798i bk15: 2408a 1512609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888335
Row_Buffer_Locality_read = 0.942447
Row_Buffer_Locality_write = 0.733480
Bank_Level_Parallism = 2.025200
Bank_Level_Parallism_Col = 1.973567
Bank_Level_Parallism_Ready = 1.161861
write_to_read_ratio_blp_rw_average = 0.491189
GrpLevelPara = 1.513970 

BW Util details:
bwutil = 0.075266 
total_CMD = 1538416 
util_bw = 115790 
Wasted_Col = 89978 
Wasted_Row = 43320 
Idle = 1289328 

BW Util Bottlenecks: 
RCDc_limit = 22108 
RCDWRc_limit = 18032 
WTRc_limit = 14972 
RTWc_limit = 58102 
CCDLc_limit = 46349 
rwq = 0 
CCDLc_limit_alone = 31398 
WTRc_limit_alone = 13493 
RTWc_limit_alone = 44630 

Commands details: 
total_CMD = 1538416 
n_nop = 1468575 
Read = 40276 
Write = 0 
L2_Alloc = 0 
L2_WB = 17619 
n_act = 6084 
n_pre = 6068 
n_ref = 463904 
n_req = 54350 
total_req = 57895 

Dual Bus Interface Util: 
issued_total_row = 12152 
issued_total_col = 57895 
Row_Bus_Util =  0.007899 
CoL_Bus_Util = 0.037633 
Either_Row_CoL_Bus_Util = 0.045398 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002950 
queue_avg = 1.228109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538416 n_nop=1461016 n_act=6063 n_pre=6047 n_ref_event=0 n_req=61362 n_rd=44982 n_rd_L2_A=0 n_write=0 n_wr_bk=20525 bw_util=0.08516
n_activity=314765 dram_eff=0.4162
bk0: 2726a 1505682i bk1: 3236a 1501943i bk2: 2498a 1509253i bk3: 2940a 1506462i bk4: 2830a 1502234i bk5: 3336a 1499499i bk6: 2848a 1505120i bk7: 3316a 1504601i bk8: 3184a 1500362i bk9: 3674a 1498819i bk10: 2342a 1507056i bk11: 2736a 1505550i bk12: 2156a 1508650i bk13: 2600a 1508813i bk14: 2058a 1512210i bk15: 2502a 1511728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901437
Row_Buffer_Locality_read = 0.949224
Row_Buffer_Locality_write = 0.770208
Bank_Level_Parallism = 2.256275
Bank_Level_Parallism_Col = 2.193576
Bank_Level_Parallism_Ready = 1.199800
write_to_read_ratio_blp_rw_average = 0.523833
GrpLevelPara = 1.689965 

BW Util details:
bwutil = 0.085162 
total_CMD = 1538416 
util_bw = 131014 
Wasted_Col = 94656 
Wasted_Row = 36982 
Idle = 1275764 

BW Util Bottlenecks: 
RCDc_limit = 20950 
RCDWRc_limit = 16576 
WTRc_limit = 18518 
RTWc_limit = 75480 
CCDLc_limit = 47199 
rwq = 0 
CCDLc_limit_alone = 33002 
WTRc_limit_alone = 16960 
RTWc_limit_alone = 62841 

Commands details: 
total_CMD = 1538416 
n_nop = 1461016 
Read = 44982 
Write = 0 
L2_Alloc = 0 
L2_WB = 20525 
n_act = 6063 
n_pre = 6047 
n_ref = 0 
n_req = 61362 
total_req = 65507 

Dual Bus Interface Util: 
issued_total_row = 12110 
issued_total_col = 65507 
Row_Bus_Util =  0.007872 
CoL_Bus_Util = 0.042581 
Either_Row_CoL_Bus_Util = 0.050311 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.002804 
queue_avg = 1.383624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38362

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124384, Miss = 22624, Miss_rate = 0.182, Pending_hits = 8405, Reservation_fails = 6462
L2_cache_bank[1]: Access = 150598, Miss = 30264, Miss_rate = 0.201, Pending_hits = 10306, Reservation_fails = 8361
L2_cache_bank[2]: Access = 136730, Miss = 27028, Miss_rate = 0.198, Pending_hits = 9317, Reservation_fails = 6961
L2_cache_bank[3]: Access = 141428, Miss = 31912, Miss_rate = 0.226, Pending_hits = 10815, Reservation_fails = 10447
L2_cache_bank[4]: Access = 149660, Miss = 30390, Miss_rate = 0.203, Pending_hits = 10100, Reservation_fails = 7292
L2_cache_bank[5]: Access = 124644, Miss = 22470, Miss_rate = 0.180, Pending_hits = 8507, Reservation_fails = 8201
L2_cache_bank[6]: Access = 140304, Miss = 32054, Miss_rate = 0.228, Pending_hits = 10484, Reservation_fails = 7265
L2_cache_bank[7]: Access = 138034, Miss = 26912, Miss_rate = 0.195, Pending_hits = 9558, Reservation_fails = 7209
L2_cache_bank[8]: Access = 123266, Miss = 22544, Miss_rate = 0.183, Pending_hits = 8124, Reservation_fails = 5682
L2_cache_bank[9]: Access = 150014, Miss = 30200, Miss_rate = 0.201, Pending_hits = 10196, Reservation_fails = 8096
L2_cache_bank[10]: Access = 137368, Miss = 26906, Miss_rate = 0.196, Pending_hits = 9227, Reservation_fails = 6205
L2_cache_bank[11]: Access = 139824, Miss = 31770, Miss_rate = 0.227, Pending_hits = 10242, Reservation_fails = 6833
L2_total_cache_accesses = 1656254
L2_total_cache_misses = 335074
L2_total_cache_miss_rate = 0.2023
L2_total_cache_pending_hits = 115281
L2_total_cache_reservation_fails = 89014
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 376973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33721
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24693
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3803
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 400
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35410
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1200
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3803
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 491184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107044
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 819
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1734
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35410
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1656254
icnt_total_pkts_simt_to_mem=628844
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.6223
	minimum = 5
	maximum = 515
Network latency average = 55.2744
	minimum = 5
	maximum = 515
Slowest packet = 2076025
Flit latency average = 53.3828
	minimum = 5
	maximum = 515
Slowest flit = 2214495
Fragmentation average = 0.00878441
	minimum = 0
	maximum = 402
Injected packet rate average = 0.18095
	minimum = 0.0671559 (at node 7)
	maximum = 0.642762 (at node 21)
Accepted packet rate average = 0.18095
	minimum = 0.0609295 (at node 15)
	maximum = 0.281743 (at node 11)
Injected flit rate average = 0.192843
	minimum = 0.0874472 (at node 12)
	maximum = 0.642762 (at node 21)
Accepted flit rate average= 0.192843
	minimum = 0.0836113 (at node 15)
	maximum = 0.281743 (at node 11)
Injected packet length average = 1.06572
Accepted packet length average = 1.06572
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2603 (39 samples)
	minimum = 5 (39 samples)
	maximum = 206.718 (39 samples)
Network latency average = 19.9982 (39 samples)
	minimum = 5 (39 samples)
	maximum = 203.564 (39 samples)
Flit latency average = 19.1936 (39 samples)
	minimum = 5 (39 samples)
	maximum = 203.026 (39 samples)
Fragmentation average = 0.00124449 (39 samples)
	minimum = 0 (39 samples)
	maximum = 59.5128 (39 samples)
Injected packet rate average = 0.0759343 (39 samples)
	minimum = 0.0288358 (39 samples)
	maximum = 0.206303 (39 samples)
Accepted packet rate average = 0.0759343 (39 samples)
	minimum = 0.0259072 (39 samples)
	maximum = 0.11428 (39 samples)
Injected flit rate average = 0.0810022 (39 samples)
	minimum = 0.0373784 (39 samples)
	maximum = 0.206472 (39 samples)
Accepted flit rate average = 0.0810022 (39 samples)
	minimum = 0.0351166 (39 samples)
	maximum = 0.11428 (39 samples)
Injected packet size average = 1.06674 (39 samples)
Accepted packet size average = 1.06674 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 5 sec (4445 sec)
gpgpu_simulation_rate = 45990 (inst/sec)
gpgpu_simulation_rate = 262 (cycle/sec)
gpgpu_silicon_slowdown = 2671755x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
kernel_stream_id = 61656
gpu_sim_cycle = 28995
gpu_sim_insn = 19880
gpu_ipc =       0.6856
gpu_tot_sim_cycle = 1194485
gpu_tot_sim_insn = 204447376
gpu_tot_ipc =     171.1594
gpu_tot_issued_cta = 8646
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.4739% 
max_total_param_size = 0
gpu_stall_dramfull = 129944
gpu_stall_icnt2sh    = 275568
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.4066
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7948
L2_BW  =       0.1097 GB/Sec
L2_BW_total  =      31.0621 GB/Sec
gpu_total_sim_rate=45352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3345090
	L1I_total_cache_misses = 47983
	L1I_total_cache_miss_rate = 0.0143
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35620
L1D_cache:
	L1D_cache_core[0]: Access = 37323, Miss = 22439, Miss_rate = 0.601, Pending_hits = 2311, Reservation_fails = 12564
	L1D_cache_core[1]: Access = 37146, Miss = 22420, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 12024
	L1D_cache_core[2]: Access = 37210, Miss = 22398, Miss_rate = 0.602, Pending_hits = 2246, Reservation_fails = 12720
	L1D_cache_core[3]: Access = 36665, Miss = 22483, Miss_rate = 0.613, Pending_hits = 2288, Reservation_fails = 15166
	L1D_cache_core[4]: Access = 37194, Miss = 21853, Miss_rate = 0.588, Pending_hits = 2558, Reservation_fails = 10655
	L1D_cache_core[5]: Access = 37530, Miss = 22652, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 10489
	L1D_cache_core[6]: Access = 37307, Miss = 22523, Miss_rate = 0.604, Pending_hits = 2352, Reservation_fails = 12272
	L1D_cache_core[7]: Access = 37336, Miss = 22159, Miss_rate = 0.594, Pending_hits = 2346, Reservation_fails = 9919
	L1D_cache_core[8]: Access = 37721, Miss = 22576, Miss_rate = 0.598, Pending_hits = 2365, Reservation_fails = 9687
	L1D_cache_core[9]: Access = 36984, Miss = 21930, Miss_rate = 0.593, Pending_hits = 2583, Reservation_fails = 12745
	L1D_cache_core[10]: Access = 36920, Miss = 22588, Miss_rate = 0.612, Pending_hits = 2343, Reservation_fails = 15663
	L1D_cache_core[11]: Access = 37465, Miss = 22541, Miss_rate = 0.602, Pending_hits = 2316, Reservation_fails = 11354
	L1D_cache_core[12]: Access = 37017, Miss = 22447, Miss_rate = 0.606, Pending_hits = 2438, Reservation_fails = 14460
	L1D_cache_core[13]: Access = 37049, Miss = 22584, Miss_rate = 0.610, Pending_hits = 2242, Reservation_fails = 14115
	L1D_cache_core[14]: Access = 36890, Miss = 21985, Miss_rate = 0.596, Pending_hits = 2225, Reservation_fails = 13647
	L1D_total_cache_accesses = 557757
	L1D_total_cache_misses = 335578
	L1D_total_cache_miss_rate = 0.6017
	L1D_total_cache_pending_hits = 35615
	L1D_total_cache_reservation_fails = 187480
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 202377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 122812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14383
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75069
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1229059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20743
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15700
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13207
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 154272
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 75069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 53537
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1249802

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 68585
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15700
ctas_completed 8646, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
29415, 19230, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 211636608
gpgpu_n_tot_w_icount = 6613644
gpgpu_n_stall_shd_mem = 363391
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326153
gpgpu_n_mem_write_global = 143197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6632960
gpgpu_n_store_insn = 2291152
gpgpu_n_shmem_insn = 74439472
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6443520
gpgpu_n_shmem_bkconflict = 79856
gpgpu_n_l1cache_bkconflict = 17711
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17711
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1306158	W0_Idle:8440268	W0_Scoreboard:7713968	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:387529	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189183
single_issue_nums: WS0:3367866	WS1:3245778	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2609224 {8:326153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10310184 {72:143197,}
traffic_breakdown_coretomem[INST_ACC_R] = 130720 {8:16340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52184480 {40:1304612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2291152 {8:286394,}
traffic_breakdown_memtocore[INST_ACC_R] = 2614400 {40:65360,}
maxmflatency = 1505 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 273 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:98935 	22254 	19484 	31833 	74103 	63676 	29043 	6950 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	870250 	613234 	101822 	5730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15331 	808 	172 	419207 	22715 	19869 	6659 	927 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	167256 	218895 	212420 	258237 	570871 	163345 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	916 	398 	24 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.023809  9.218061  8.981072  9.648855  7.984887  9.185898  8.463807  9.800000  8.084951  9.207692  7.732733  9.531414  8.950943  9.610028  9.489540 10.565916 
dram[1]:  9.129771  9.681818 10.381538  9.655661  8.854167  8.550186  8.837528 10.504566  8.357142  9.268739  8.537663  9.658975  9.540453  9.309091 10.046595 11.015873 
dram[2]:  8.995708  7.627500  9.734694  8.386431  9.345733  8.222798  9.739910  8.038462  9.280155  8.114635  9.128641  7.801917  9.381472  9.080460 10.511111  9.134694 
dram[3]:  9.461864  8.930348  9.659624 10.163142  8.600000  8.584822 10.604598  8.912037  8.971682  8.587771 10.236220  8.305264  9.088608  9.511327 10.130435  9.735191 
dram[4]:  7.766067  9.250000  9.136943  9.508772  7.934509  9.117022  8.401596  9.716216  7.871428  9.089524  7.959248  9.072319  9.104247  9.704226  9.316873 10.601286 
dram[5]: 10.369014 10.449632 11.195513 10.578249  9.349169  9.340957  9.910000 11.261307  8.773360  9.781065  9.168067  9.864000  9.636656 11.627907 11.068966 11.932862 
average row locality = 348163/37500 = 9.284347
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       856      1281       878      1284      1001      1474       979      1456      1068      1626       816      1226       742      1164       716      1100 
dram[1]:      1084      1389      1126      1394      1279      1588      1284      1574      1437      1748      1093      1284       981      1234       932      1176 
dram[2]:      1283       865      1294       872      1466      1003      1470       969      1621      1073      1265       768      1166       743      1109       706 
dram[3]:      1383      1086      1403      1118      1584      1287      1582      1276      1744      1445      1332      1046      1232       980      1187       925 
dram[4]:       852      1283       880      1286       991      1469       976      1458      1062      1621       806      1217       739      1163       716      1101 
dram[5]:      1181      1280      1225      1290      1385      1480      1386      1462      1534      1640      1153      1210      1051      1151      1017      1087 
total dram writes = 114705
bank skew: 1748/706 = 2.48
chip skew: 20610/17620 = 1.17
average mf latency per bank:
dram[0]:       5580      4451      5231      4473      4715      3710      4841      3780      4201      3515      4083      4151      3974      4005      4164      4147
dram[1]:       4393      4083      4159      3309      4065      3015      4429      3002      3893      2692      4203      3117      3833      3096      3972      3457
dram[2]:       4347      5045      4364      5023      3695      4428      3537      4754      3348      3986      3737      4221      3508      3863      3843      4315
dram[3]:       3683      4132      3136      4044      2895      3650      2809      3940      2601      3315      2956      3814      3046      3447      3321      3644
dram[4]:       5840      4240      5328      4352      4772      3535      4847      3540      4099      3289      3980      3719      3969      3424      4352      3984
dram[5]:       4046      4121      3772      3522      3602      3165      3966      3187      3610      2771      3825      3270      3550      3227      3526      3619
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1113       769      1442       811      1454      1079       964      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       798      1498       788      1505      1011       904      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1506699 n_act=6052 n_pre=6036 n_ref_event=0 n_req=54506 n_rd=40406 n_rd_L2_A=0 n_write=0 n_wr_bk=17667 bw_util=0.07366
n_activity=303908 dram_eff=0.3822
bk0: 2348a 1550034i bk1: 3176a 1542803i bk2: 2130a 1554144i bk3: 2762a 1547859i bk4: 2370a 1549967i bk5: 3146a 1542171i bk6: 2358a 1551945i bk7: 3148a 1545437i bk8: 2476a 1549005i bk9: 3514a 1540402i bk10: 1918a 1552154i bk11: 2662a 1547303i bk12: 1780a 1555198i bk13: 2536a 1546662i bk14: 1684a 1556296i bk15: 2398a 1550572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889168
Row_Buffer_Locality_read = 0.942954
Row_Buffer_Locality_write = 0.735035
Bank_Level_Parallism = 2.008736
Bank_Level_Parallism_Col = 1.969202
Bank_Level_Parallism_Ready = 1.164610
write_to_read_ratio_blp_rw_average = 0.492316
GrpLevelPara = 1.516367 

BW Util details:
bwutil = 0.073664 
total_CMD = 1576689 
util_bw = 116146 
Wasted_Col = 89794 
Wasted_Row = 44280 
Idle = 1326469 

BW Util Bottlenecks: 
RCDc_limit = 22068 
RCDWRc_limit = 17996 
WTRc_limit = 14345 
RTWc_limit = 57608 
CCDLc_limit = 46481 
rwq = 0 
CCDLc_limit_alone = 31761 
WTRc_limit_alone = 12844 
RTWc_limit_alone = 44389 

Commands details: 
total_CMD = 1576689 
n_nop = 1506699 
Read = 40406 
Write = 0 
L2_Alloc = 0 
L2_WB = 17667 
n_act = 6052 
n_pre = 6036 
n_ref = 0 
n_req = 54506 
total_req = 58073 

Dual Bus Interface Util: 
issued_total_row = 12088 
issued_total_col = 58073 
Row_Bus_Util =  0.007667 
CoL_Bus_Util = 0.036832 
Either_Row_CoL_Bus_Util = 0.044390 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.002443 
queue_avg = 1.201809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1497894 n_act=6591 n_pre=6575 n_ref_event=0 n_req=61675 n_rd=45246 n_rd_L2_A=0 n_write=0 n_wr_bk=20603 bw_util=0.08353
n_activity=324384 dram_eff=0.406
bk0: 2736a 1543029i bk1: 3362a 1539008i bk2: 2478a 1548873i bk3: 2954a 1544053i bk4: 2826a 1542009i bk5: 3338a 1535820i bk6: 2848a 1544037i bk7: 3324a 1542473i bk8: 3200a 1539640i bk9: 3680a 1537237i bk10: 2422a 1546472i bk11: 2730a 1544014i bk12: 2180a 1548188i bk13: 2604a 1543171i bk14: 2058a 1552349i bk15: 2506a 1548519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893360
Row_Buffer_Locality_read = 0.943885
Row_Buffer_Locality_write = 0.754215
Bank_Level_Parallism = 2.177985
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.202368
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083528 
total_CMD = 1576689 
util_bw = 131698 
Wasted_Col = 95793 
Wasted_Row = 44824 
Idle = 1304374 

BW Util Bottlenecks: 
RCDc_limit = 23459 
RCDWRc_limit = 18346 
WTRc_limit = 17422 
RTWc_limit = 67083 
CCDLc_limit = 49362 
rwq = 0 
CCDLc_limit_alone = 33396 
WTRc_limit_alone = 15686 
RTWc_limit_alone = 52853 

Commands details: 
total_CMD = 1576689 
n_nop = 1497894 
Read = 45246 
Write = 0 
L2_Alloc = 0 
L2_WB = 20603 
n_act = 6591 
n_pre = 6575 
n_ref = 0 
n_req = 61675 
total_req = 65849 

Dual Bus Interface Util: 
issued_total_row = 13166 
issued_total_col = 65849 
Row_Bus_Util =  0.008350 
CoL_Bus_Util = 0.041764 
Either_Row_CoL_Bus_Util = 0.049975 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.002792 
queue_avg = 1.452380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1506593 n_act=6127 n_pre=6111 n_ref_event=0 n_req=54488 n_rd=40386 n_rd_L2_A=0 n_write=0 n_wr_bk=17673 bw_util=0.07365
n_activity=305706 dram_eff=0.3798
bk0: 3182a 1542852i bk1: 2358a 1550373i bk2: 2780a 1547894i bk3: 2128a 1553653i bk4: 3124a 1543124i bk5: 2372a 1549596i bk6: 3172a 1545306i bk7: 2342a 1551774i bk8: 3500a 1540440i bk9: 2470a 1549504i bk10: 2754a 1546848i bk11: 1822a 1554421i bk12: 2528a 1546416i bk13: 1776a 1555243i bk14: 2418a 1549794i bk15: 1660a 1556551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887810
Row_Buffer_Locality_read = 0.942158
Row_Buffer_Locality_write = 0.732166
Bank_Level_Parallism = 1.990797
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.170445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073647 
total_CMD = 1576689 
util_bw = 116118 
Wasted_Col = 90328 
Wasted_Row = 44985 
Idle = 1325258 

BW Util Bottlenecks: 
RCDc_limit = 22362 
RCDWRc_limit = 18118 
WTRc_limit = 14352 
RTWc_limit = 55832 
CCDLc_limit = 45984 
rwq = 0 
CCDLc_limit_alone = 31514 
WTRc_limit_alone = 12938 
RTWc_limit_alone = 42776 

Commands details: 
total_CMD = 1576689 
n_nop = 1506593 
Read = 40386 
Write = 0 
L2_Alloc = 0 
L2_WB = 17673 
n_act = 6127 
n_pre = 6111 
n_ref = 0 
n_req = 54488 
total_req = 58059 

Dual Bus Interface Util: 
issued_total_row = 12238 
issued_total_col = 58059 
Row_Bus_Util =  0.007762 
CoL_Bus_Util = 0.036823 
Either_Row_CoL_Bus_Util = 0.044458 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.002867 
queue_avg = 1.160684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1497682 n_act=6665 n_pre=6649 n_ref_event=0 n_req=61742 n_rd=45306 n_rd_L2_A=0 n_write=0 n_wr_bk=20610 bw_util=0.08361
n_activity=325031 dram_eff=0.4056
bk0: 3360a 1538592i bk1: 2736a 1543126i bk2: 2970a 1543581i bk3: 2472a 1548985i bk4: 3342a 1537425i bk5: 2840a 1541649i bk6: 3332a 1542382i bk7: 2840a 1544272i bk8: 3682a 1536465i bk9: 3218a 1538492i bk10: 2826a 1544549i bk11: 2328a 1545387i bk12: 2612a 1542126i bk13: 2172a 1549222i bk14: 2524a 1547330i bk15: 2052a 1552936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892294
Row_Buffer_Locality_read = 0.943429
Row_Buffer_Locality_write = 0.751339
Bank_Level_Parallism = 2.178693
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.199946
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.083613 
total_CMD = 1576689 
util_bw = 131832 
Wasted_Col = 95867 
Wasted_Row = 45504 
Idle = 1303486 

BW Util Bottlenecks: 
RCDc_limit = 23829 
RCDWRc_limit = 18344 
WTRc_limit = 16771 
RTWc_limit = 67957 
CCDLc_limit = 48970 
rwq = 0 
CCDLc_limit_alone = 33218 
WTRc_limit_alone = 15176 
RTWc_limit_alone = 53800 

Commands details: 
total_CMD = 1576689 
n_nop = 1497682 
Read = 45306 
Write = 0 
L2_Alloc = 0 
L2_WB = 20610 
n_act = 6665 
n_pre = 6649 
n_ref = 0 
n_req = 61742 
total_req = 65916 

Dual Bus Interface Util: 
issued_total_row = 13314 
issued_total_col = 65916 
Row_Bus_Util =  0.008444 
CoL_Bus_Util = 0.041807 
Either_Row_CoL_Bus_Util = 0.050109 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.002823 
queue_avg = 1.438932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1506841 n_act=6085 n_pre=6069 n_ref_event=463904 n_req=54355 n_rd=40280 n_rd_L2_A=0 n_write=0 n_wr_bk=17620 bw_util=0.07345
n_activity=302551 dram_eff=0.3827
bk0: 2338a 1550247i bk1: 3132a 1542550i bk2: 2150a 1554745i bk3: 2762a 1547534i bk4: 2356a 1549310i bk5: 3134a 1541290i bk6: 2362a 1552122i bk7: 3148a 1545208i bk8: 2456a 1548848i bk9: 3500a 1540227i bk10: 1890a 1553008i bk11: 2668a 1545958i bk12: 1766a 1554544i bk13: 2530a 1546360i bk14: 1680a 1557072i bk15: 2408a 1550883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888327
Row_Buffer_Locality_read = 0.942428
Row_Buffer_Locality_write = 0.733499
Bank_Level_Parallism = 2.025061
Bank_Level_Parallism_Col = 1.973457
Bank_Level_Parallism_Ready = 1.161847
write_to_read_ratio_blp_rw_average = 0.491138
GrpLevelPara = 1.513912 

BW Util details:
bwutil = 0.073445 
total_CMD = 1576689 
util_bw = 115800 
Wasted_Col = 89993 
Wasted_Row = 43330 
Idle = 1327566 

BW Util Bottlenecks: 
RCDc_limit = 22120 
RCDWRc_limit = 18032 
WTRc_limit = 14972 
RTWc_limit = 58102 
CCDLc_limit = 46352 
rwq = 0 
CCDLc_limit_alone = 31401 
WTRc_limit_alone = 13493 
RTWc_limit_alone = 44630 

Commands details: 
total_CMD = 1576689 
n_nop = 1506841 
Read = 40280 
Write = 0 
L2_Alloc = 0 
L2_WB = 17620 
n_act = 6085 
n_pre = 6069 
n_ref = 463904 
n_req = 54355 
total_req = 57900 

Dual Bus Interface Util: 
issued_total_row = 12154 
issued_total_col = 57900 
Row_Bus_Util =  0.007709 
CoL_Bus_Util = 0.036723 
Either_Row_CoL_Bus_Util = 0.044300 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002949 
queue_avg = 1.198343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1576689 n_nop=1499252 n_act=6064 n_pre=6048 n_ref_event=0 n_req=61397 n_rd=45010 n_rd_L2_A=0 n_write=0 n_wr_bk=20532 bw_util=0.08314
n_activity=315009 dram_eff=0.4161
bk0: 2730a 1543925i bk1: 3248a 1540201i bk2: 2498a 1547526i bk3: 2952a 1544720i bk4: 2830a 1540507i bk5: 3336a 1537772i bk6: 2848a 1543393i bk7: 3316a 1542874i bk8: 3184a 1538635i bk9: 3674a 1537092i bk10: 2342a 1545329i bk11: 2736a 1543823i bk12: 2156a 1546923i bk13: 2600a 1547028i bk14: 2058a 1550483i bk15: 2502a 1549941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901477
Row_Buffer_Locality_read = 0.949234
Row_Buffer_Locality_write = 0.770306
Bank_Level_Parallism = 2.255657
Bank_Level_Parallism_Col = 2.192946
Bank_Level_Parallism_Ready = 1.199694
write_to_read_ratio_blp_rw_average = 0.523937
GrpLevelPara = 1.689477 

BW Util details:
bwutil = 0.083139 
total_CMD = 1576689 
util_bw = 131084 
Wasted_Col = 94749 
Wasted_Row = 36992 
Idle = 1313864 

BW Util Bottlenecks: 
RCDc_limit = 20962 
RCDWRc_limit = 16576 
WTRc_limit = 18519 
RTWc_limit = 75558 
CCDLc_limit = 47242 
rwq = 0 
CCDLc_limit_alone = 33021 
WTRc_limit_alone = 16961 
RTWc_limit_alone = 62895 

Commands details: 
total_CMD = 1576689 
n_nop = 1499252 
Read = 45010 
Write = 0 
L2_Alloc = 0 
L2_WB = 20532 
n_act = 6064 
n_pre = 6048 
n_ref = 0 
n_req = 61397 
total_req = 65542 

Dual Bus Interface Util: 
issued_total_row = 12112 
issued_total_col = 65542 
Row_Bus_Util =  0.007682 
CoL_Bus_Util = 0.041569 
Either_Row_CoL_Bus_Util = 0.049114 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.002802 
queue_avg = 1.350090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124392, Miss = 22624, Miss_rate = 0.182, Pending_hits = 8405, Reservation_fails = 6462
L2_cache_bank[1]: Access = 150598, Miss = 30264, Miss_rate = 0.201, Pending_hits = 10306, Reservation_fails = 8361
L2_cache_bank[2]: Access = 136738, Miss = 27028, Miss_rate = 0.198, Pending_hits = 9317, Reservation_fails = 6961
L2_cache_bank[3]: Access = 141458, Miss = 31932, Miss_rate = 0.226, Pending_hits = 10815, Reservation_fails = 10447
L2_cache_bank[4]: Access = 149668, Miss = 30390, Miss_rate = 0.203, Pending_hits = 10100, Reservation_fails = 7292
L2_cache_bank[5]: Access = 124644, Miss = 22470, Miss_rate = 0.180, Pending_hits = 8507, Reservation_fails = 8201
L2_cache_bank[6]: Access = 140342, Miss = 32078, Miss_rate = 0.229, Pending_hits = 10484, Reservation_fails = 7265
L2_cache_bank[7]: Access = 138034, Miss = 26912, Miss_rate = 0.195, Pending_hits = 9558, Reservation_fails = 7209
L2_cache_bank[8]: Access = 123274, Miss = 22548, Miss_rate = 0.183, Pending_hits = 8124, Reservation_fails = 5682
L2_cache_bank[9]: Access = 150014, Miss = 30200, Miss_rate = 0.201, Pending_hits = 10196, Reservation_fails = 8096
L2_cache_bank[10]: Access = 137376, Miss = 26910, Miss_rate = 0.196, Pending_hits = 9227, Reservation_fails = 6205
L2_cache_bank[11]: Access = 139858, Miss = 31794, Miss_rate = 0.227, Pending_hits = 10242, Reservation_fails = 6833
L2_total_cache_accesses = 1656396
L2_total_cache_misses = 335150
L2_total_cache_miss_rate = 0.2023
L2_total_cache_pending_hits = 115281
L2_total_cache_reservation_fails = 89014
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 376973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33721
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24729
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3803
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 403
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35410
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1209
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3803
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 491248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107074
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 819
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1734
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 35410
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1656396
icnt_total_pkts_simt_to_mem=628902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2142052
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2285098
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000236311
	minimum = 0 (at node 0)
	maximum = 0.00148301 (at node 7)
Accepted packet rate average = 0.000236311
	minimum = 0 (at node 0)
	maximum = 0.0048974 (at node 7)
Injected flit rate average = 0.000255472
	minimum = 0 (at node 0)
	maximum = 0.00200034 (at node 7)
Accepted flit rate average= 0.000255472
	minimum = 0 (at node 0)
	maximum = 0.0048974 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8613 (40 samples)
	minimum = 5 (40 samples)
	maximum = 201.85 (40 samples)
Network latency average = 19.6253 (40 samples)
	minimum = 5 (40 samples)
	maximum = 198.625 (40 samples)
Flit latency average = 18.8388 (40 samples)
	minimum = 5 (40 samples)
	maximum = 198.075 (40 samples)
Fragmentation average = 0.00121338 (40 samples)
	minimum = 0 (40 samples)
	maximum = 58.025 (40 samples)
Injected packet rate average = 0.0740418 (40 samples)
	minimum = 0.0281149 (40 samples)
	maximum = 0.201182 (40 samples)
Accepted packet rate average = 0.0740418 (40 samples)
	minimum = 0.0252595 (40 samples)
	maximum = 0.111545 (40 samples)
Injected flit rate average = 0.0789836 (40 samples)
	minimum = 0.0364439 (40 samples)
	maximum = 0.20136 (40 samples)
Accepted flit rate average = 0.0789836 (40 samples)
	minimum = 0.0342387 (40 samples)
	maximum = 0.111545 (40 samples)
Injected packet size average = 1.06674 (40 samples)
Accepted packet size average = 1.06674 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 8 sec (4508 sec)
gpgpu_simulation_rate = 45352 (inst/sec)
gpgpu_simulation_rate = 264 (cycle/sec)
gpgpu_silicon_slowdown = 2651515x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (18,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
kernel_stream_id = 61656
gpu_sim_cycle = 30030
gpu_sim_insn = 354240
gpu_ipc =      11.7962
gpu_tot_sim_cycle = 1224515
gpu_tot_sim_insn = 204801616
gpu_tot_ipc =     167.2512
gpu_tot_issued_cta = 8664
gpu_occupancy = 2.4951% 
gpu_tot_occupancy = 33.3616% 
max_total_param_size = 0
gpu_stall_dramfull = 129944
gpu_stall_icnt2sh    = 275568
partiton_level_parallism =       0.0847
partiton_level_parallism_total  =       0.3987
partiton_level_parallism_util =       1.0730
partiton_level_parallism_util_total  =       1.7885
L2_BW  =       6.7551 GB/Sec
L2_BW_total  =      30.4660 GB/Sec
gpu_total_sim_rate=44745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3356070
	L1I_total_cache_misses = 49341
	L1I_total_cache_miss_rate = 0.0147
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 35620
L1D_cache:
	L1D_cache_core[0]: Access = 37402, Miss = 22487, Miss_rate = 0.601, Pending_hits = 2311, Reservation_fails = 12564
	L1D_cache_core[1]: Access = 37225, Miss = 22468, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 12024
	L1D_cache_core[2]: Access = 37289, Miss = 22446, Miss_rate = 0.602, Pending_hits = 2246, Reservation_fails = 12720
	L1D_cache_core[3]: Access = 36744, Miss = 22531, Miss_rate = 0.613, Pending_hits = 2288, Reservation_fails = 15166
	L1D_cache_core[4]: Access = 37273, Miss = 21901, Miss_rate = 0.588, Pending_hits = 2558, Reservation_fails = 10655
	L1D_cache_core[5]: Access = 37609, Miss = 22700, Miss_rate = 0.604, Pending_hits = 2501, Reservation_fails = 10489
	L1D_cache_core[6]: Access = 37386, Miss = 22571, Miss_rate = 0.604, Pending_hits = 2352, Reservation_fails = 12272
	L1D_cache_core[7]: Access = 37415, Miss = 22207, Miss_rate = 0.594, Pending_hits = 2346, Reservation_fails = 9919
	L1D_cache_core[8]: Access = 37879, Miss = 22664, Miss_rate = 0.598, Pending_hits = 2373, Reservation_fails = 9687
	L1D_cache_core[9]: Access = 37142, Miss = 22018, Miss_rate = 0.593, Pending_hits = 2599, Reservation_fails = 12745
	L1D_cache_core[10]: Access = 37078, Miss = 22668, Miss_rate = 0.611, Pending_hits = 2352, Reservation_fails = 15663
	L1D_cache_core[11]: Access = 37544, Miss = 22589, Miss_rate = 0.602, Pending_hits = 2316, Reservation_fails = 11354
	L1D_cache_core[12]: Access = 37096, Miss = 22495, Miss_rate = 0.606, Pending_hits = 2438, Reservation_fails = 14460
	L1D_cache_core[13]: Access = 37128, Miss = 22632, Miss_rate = 0.610, Pending_hits = 2242, Reservation_fails = 14115
	L1D_cache_core[14]: Access = 36969, Miss = 22033, Miss_rate = 0.596, Pending_hits = 2225, Reservation_fails = 13647
	L1D_total_cache_accesses = 559179
	L1D_total_cache_misses = 336410
	L1D_total_cache_miss_rate = 0.6016
	L1D_total_cache_pending_hits = 35648
	L1D_total_cache_reservation_fails = 187480
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 202539
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14416
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75231
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1238681
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22101
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15700
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13396
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 75231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 54095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1260782

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 68585
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15700
ctas_completed 8664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
30621, 19230, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10137, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 10044, 
gpgpu_n_tot_thrd_icount = 212331264
gpgpu_n_tot_w_icount = 6635352
gpgpu_n_stall_shd_mem = 367423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 326969
gpgpu_n_mem_write_global = 143755
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6646784
gpgpu_n_store_insn = 2300080
gpgpu_n_shmem_insn = 74554096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6446976
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 17711
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17711
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 265824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1308370	W0_Idle:9020123	W0_Scoreboard:7977669	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6189669
single_issue_nums: WS0:3385956	WS1:3249396	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2615752 {8:326969,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10350360 {72:143755,}
traffic_breakdown_coretomem[INST_ACC_R] = 140072 {8:17509,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52315040 {40:1307876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2300080 {8:287510,}
traffic_breakdown_memtocore[INST_ACC_R] = 2801440 {40:70036,}
maxmflatency = 1505 
max_icnt2mem_latency = 1068 
maxmrqlatency = 833 
max_icnt2sh_latency = 265 
averagemflatency = 272 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:99900 	22467 	19490 	31864 	74263 	63696 	29043 	6950 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	874423 	613441 	101822 	5730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16458 	845 	177 	420581 	22715 	19869 	6659 	927 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	171378 	219153 	212420 	258237 	570871 	163345 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	953 	400 	24 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.055409  9.192560  9.018928  9.679389  7.984887  9.185898  8.463807  9.800000  8.084951  9.207692  7.732733  9.531414  8.977359  9.626741  9.514645 10.585209 
dram[1]:  9.157360  9.588608 10.418462  9.650350  8.854167  8.508257  8.837528 10.486425  8.357142  9.315694  8.537663  9.751918  9.563107  9.428572 10.068100 11.085714 
dram[2]:  9.019272  7.648379  9.765306  8.410029  9.345733  8.222798  9.739910  8.038462  9.280155  8.114635  9.128641  7.801917  9.400545  9.107280 10.530159  9.151020 
dram[3]:  9.360825  8.947891  9.656612 10.156627  8.555350  8.584822 10.563637  8.912037  9.015901  8.587771 10.327225  8.305264  9.205063  9.533980 10.205797  9.749129 
dram[4]:  7.757033  9.265034  9.175159  9.528822  7.934509  9.117022  8.401596  9.716216  7.871428  9.089524  7.959248  9.072319  9.123552  9.723944  9.341564 10.614148 
dram[5]: 10.337989 10.337320 11.207667 10.552356  9.338862  9.346392  9.905237 11.202971  8.759921  9.844181  9.164804  9.952000  9.681672 11.750831 11.118774 11.992933 
average row locality = 349558/37608 = 9.294778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       856      1281       878      1284      1001      1474       979      1456      1068      1626       816      1226       749      1170       722      1106 
dram[1]:      1084      1405      1126      1396      1279      1593      1284      1576      1437      1751      1093      1298       988      1248       938      1190 
dram[2]:      1283       865      1294       872      1466      1003      1470       969      1621      1073      1265       768      1173       750      1115       710 
dram[3]:      1401      1086      1406      1118      1588      1287      1585      1276      1746      1445      1345      1046      1246       987      1201       929 
dram[4]:       852      1283       880      1286       991      1469       976      1458      1062      1621       806      1217       744      1170       722      1105 
dram[5]:      1189      1292      1228      1293      1390      1480      1394      1462      1536      1640      1161      1211      1065      1156      1030      1092 
total dram writes = 115028
bank skew: 1751/710 = 2.47
chip skew: 20692/17642 = 1.17
average mf latency per bank:
dram[0]:       5593      4457      5244      4483      4715      3710      4841      3780      4201      3515      4083      4151      3937      3984      4129      4124
dram[1]:       4403      4070      4169      3338      4065      3017      4429      3009      3893      2697      4203      3093      3806      3070      3947      3423
dram[2]:       4356      5059      4373      5032      3695      4428      3537      4754      3348      3986      3737      4221      3487      3827      3822      4291
dram[3]:       3665      4143      3167      4051      2899      3650      2814      3940      2608      3315      2936      3814      3020      3423      3289      3629
dram[4]:       5849      4249      5342      4359      4772      3535      4847      3540      4099      3289      3980      3719      3942      3404      4316      3970
dram[5]:       4026      4121      3774      3555      3589      3177      3943      3199      3605      2781      3798      3277      3503      3221      3482      3610
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1113       769      1442       811      1454      1079       964      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910       844      1018      1017      1098      1026      1083       892       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       798      1498       788      1505      1011       904      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1546245 n_act=6056 n_pre=6040 n_ref_event=0 n_req=54591 n_rd=40466 n_rd_L2_A=0 n_write=0 n_wr_bk=17692 bw_util=0.07196
n_activity=304578 dram_eff=0.3819
bk0: 2368a 1589626i bk1: 3192a 1582346i bk2: 2142a 1593762i bk3: 2774a 1587483i bk4: 2370a 1589603i bk5: 3146a 1581809i bk6: 2358a 1591583i bk7: 3148a 1585075i bk8: 2476a 1588643i bk9: 3514a 1580041i bk10: 1918a 1591793i bk11: 2662a 1586943i bk12: 1780a 1594758i bk13: 2536a 1586282i bk14: 1684a 1595877i bk15: 2398a 1590156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889267
Row_Buffer_Locality_read = 0.942940
Row_Buffer_Locality_write = 0.735504
Bank_Level_Parallism = 2.007505
Bank_Level_Parallism_Col = 1.967948
Bank_Level_Parallism_Ready = 1.164371
write_to_read_ratio_blp_rw_average = 0.492496
GrpLevelPara = 1.515472 

BW Util details:
bwutil = 0.071963 
total_CMD = 1616328 
util_bw = 116316 
Wasted_Col = 89997 
Wasted_Row = 44320 
Idle = 1365695 

BW Util Bottlenecks: 
RCDc_limit = 22116 
RCDWRc_limit = 17996 
WTRc_limit = 14346 
RTWc_limit = 57751 
CCDLc_limit = 46565 
rwq = 0 
CCDLc_limit_alone = 31801 
WTRc_limit_alone = 12845 
RTWc_limit_alone = 44488 

Commands details: 
total_CMD = 1616328 
n_nop = 1546245 
Read = 40466 
Write = 0 
L2_Alloc = 0 
L2_WB = 17692 
n_act = 6056 
n_pre = 6040 
n_ref = 0 
n_req = 54591 
total_req = 58158 

Dual Bus Interface Util: 
issued_total_row = 12096 
issued_total_col = 58158 
Row_Bus_Util =  0.007484 
CoL_Bus_Util = 0.035982 
Either_Row_CoL_Bus_Util = 0.043359 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.002440 
queue_avg = 1.172527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1537088 n_act=6622 n_pre=6606 n_ref_event=0 n_req=62058 n_rd=45546 n_rd_L2_A=0 n_write=0 n_wr_bk=20686 bw_util=0.08195
n_activity=327454 dram_eff=0.4045
bk0: 2756a 1582635i bk1: 3418a 1578053i bk2: 2490a 1588492i bk3: 2998a 1583513i bk4: 2826a 1581643i bk5: 3370a 1575215i bk6: 2848a 1583660i bk7: 3356a 1581949i bk8: 3200a 1579259i bk9: 3712a 1576810i bk10: 2422a 1586103i bk11: 2762a 1583437i bk12: 2180a 1587750i bk13: 2636a 1582616i bk14: 2058a 1591937i bk15: 2514a 1587935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893519
Row_Buffer_Locality_read = 0.943903
Row_Buffer_Locality_write = 0.754542
Bank_Level_Parallism = 2.171531
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.201282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081954 
total_CMD = 1616328 
util_bw = 132464 
Wasted_Col = 96752 
Wasted_Row = 45122 
Idle = 1341990 

BW Util Bottlenecks: 
RCDc_limit = 23647 
RCDWRc_limit = 18449 
WTRc_limit = 17436 
RTWc_limit = 67751 
CCDLc_limit = 49747 
rwq = 0 
CCDLc_limit_alone = 33591 
WTRc_limit_alone = 15700 
RTWc_limit_alone = 53331 

Commands details: 
total_CMD = 1616328 
n_nop = 1537088 
Read = 45546 
Write = 0 
L2_Alloc = 0 
L2_WB = 20686 
n_act = 6622 
n_pre = 6606 
n_ref = 0 
n_req = 62058 
total_req = 66232 

Dual Bus Interface Util: 
issued_total_row = 13228 
issued_total_col = 66232 
Row_Bus_Util =  0.008184 
CoL_Bus_Util = 0.040977 
Either_Row_CoL_Bus_Util = 0.049025 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.002776 
queue_avg = 1.417717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1546148 n_act=6129 n_pre=6113 n_ref_event=0 n_req=54568 n_rd=40442 n_rd_L2_A=0 n_write=0 n_wr_bk=17697 bw_util=0.07194
n_activity=306293 dram_eff=0.3796
bk0: 3202a 1582443i bk1: 2374a 1589966i bk2: 2792a 1587517i bk3: 2136a 1593280i bk4: 3124a 1582761i bk5: 2372a 1589234i bk6: 3172a 1584944i bk7: 2342a 1591413i bk8: 3500a 1580079i bk9: 2470a 1589143i bk10: 2754a 1586487i bk11: 1822a 1594061i bk12: 2528a 1585977i bk13: 1776a 1594824i bk14: 2418a 1589356i bk15: 1660a 1596150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887938
Row_Buffer_Locality_read = 0.942189
Row_Buffer_Locality_write = 0.732621
Bank_Level_Parallism = 1.989910
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.170229
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071940 
total_CMD = 1616328 
util_bw = 116278 
Wasted_Col = 90512 
Wasted_Row = 45005 
Idle = 1364533 

BW Util Bottlenecks: 
RCDc_limit = 22386 
RCDWRc_limit = 18118 
WTRc_limit = 14353 
RTWc_limit = 55999 
CCDLc_limit = 46070 
rwq = 0 
CCDLc_limit_alone = 31552 
WTRc_limit_alone = 12939 
RTWc_limit_alone = 42895 

Commands details: 
total_CMD = 1616328 
n_nop = 1546148 
Read = 40442 
Write = 0 
L2_Alloc = 0 
L2_WB = 17697 
n_act = 6129 
n_pre = 6113 
n_ref = 0 
n_req = 54568 
total_req = 58139 

Dual Bus Interface Util: 
issued_total_row = 12242 
issued_total_col = 58139 
Row_Bus_Util =  0.007574 
CoL_Bus_Util = 0.035970 
Either_Row_CoL_Bus_Util = 0.043419 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.002864 
queue_avg = 1.132322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1536875 n_act=6699 n_pre=6683 n_ref_event=0 n_req=62120 n_rd=45602 n_rd_L2_A=0 n_write=0 n_wr_bk=20692 bw_util=0.08203
n_activity=328140 dram_eff=0.4041
bk0: 3416a 1577593i bk1: 2752a 1582711i bk2: 3014a 1583022i bk3: 2480a 1588580i bk4: 3374a 1576816i bk5: 2840a 1581273i bk6: 3364a 1581826i bk7: 2840a 1583893i bk8: 3714a 1576030i bk9: 3218a 1578126i bk10: 2858a 1584001i bk11: 2328a 1585026i bk12: 2644a 1581555i bk13: 2172a 1588809i bk14: 2536a 1586768i bk15: 2052a 1592575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892402
Row_Buffer_Locality_read = 0.943445
Row_Buffer_Locality_write = 0.751483
Bank_Level_Parallism = 2.172190
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.198886
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082030 
total_CMD = 1616328 
util_bw = 132588 
Wasted_Col = 96831 
Wasted_Row = 45819 
Idle = 1341090 

BW Util Bottlenecks: 
RCDc_limit = 24016 
RCDWRc_limit = 18462 
WTRc_limit = 16812 
RTWc_limit = 68599 
CCDLc_limit = 49345 
rwq = 0 
CCDLc_limit_alone = 33417 
WTRc_limit_alone = 15213 
RTWc_limit_alone = 54270 

Commands details: 
total_CMD = 1616328 
n_nop = 1536875 
Read = 45602 
Write = 0 
L2_Alloc = 0 
L2_WB = 20692 
n_act = 6699 
n_pre = 6683 
n_ref = 0 
n_req = 62120 
total_req = 66294 

Dual Bus Interface Util: 
issued_total_row = 13382 
issued_total_col = 66294 
Row_Bus_Util =  0.008279 
CoL_Bus_Util = 0.041015 
Either_Row_CoL_Bus_Util = 0.049156 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.002807 
queue_avg = 1.404694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1546404 n_act=6088 n_pre=6072 n_ref_event=463904 n_req=54425 n_rd=40328 n_rd_L2_A=0 n_write=0 n_wr_bk=17642 bw_util=0.07173
n_activity=303096 dram_eff=0.3825
bk0: 2350a 1589822i bk1: 3148a 1582141i bk2: 2162a 1594353i bk3: 2770a 1587161i bk4: 2356a 1588946i bk5: 3134a 1580926i bk6: 2362a 1591759i bk7: 3148a 1584846i bk8: 2456a 1588487i bk9: 3500a 1579866i bk10: 1890a 1592648i bk11: 2668a 1585598i bk12: 1766a 1594165i bk13: 2530a 1585943i bk14: 1680a 1596675i bk15: 2408a 1590486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888415
Row_Buffer_Locality_read = 0.942422
Row_Buffer_Locality_write = 0.733915
Bank_Level_Parallism = 2.024048
Bank_Level_Parallism_Col = 1.972431
Bank_Level_Parallism_Ready = 1.161670
write_to_read_ratio_blp_rw_average = 0.491215
GrpLevelPara = 1.513205 

BW Util details:
bwutil = 0.071730 
total_CMD = 1616328 
util_bw = 115940 
Wasted_Col = 90154 
Wasted_Row = 43360 
Idle = 1366874 

BW Util Bottlenecks: 
RCDc_limit = 22156 
RCDWRc_limit = 18032 
WTRc_limit = 14981 
RTWc_limit = 58206 
CCDLc_limit = 46417 
rwq = 0 
CCDLc_limit_alone = 31433 
WTRc_limit_alone = 13501 
RTWc_limit_alone = 44702 

Commands details: 
total_CMD = 1616328 
n_nop = 1546404 
Read = 40328 
Write = 0 
L2_Alloc = 0 
L2_WB = 17642 
n_act = 6088 
n_pre = 6072 
n_ref = 463904 
n_req = 54425 
total_req = 57970 

Dual Bus Interface Util: 
issued_total_row = 12160 
issued_total_col = 57970 
Row_Bus_Util =  0.007523 
CoL_Bus_Util = 0.035865 
Either_Row_CoL_Bus_Util = 0.043261 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.002946 
queue_avg = 1.169123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16912
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1616328 n_nop=1538424 n_act=6098 n_pre=6082 n_ref_event=0 n_req=61796 n_rd=45322 n_rd_L2_A=0 n_write=0 n_wr_bk=20619 bw_util=0.08159
n_activity=318099 dram_eff=0.4146
bk0: 2742a 1583398i bk1: 3304a 1579286i bk2: 2510a 1587097i bk3: 2992a 1584171i bk4: 2830a 1580032i bk5: 3376a 1577244i bk6: 2848a 1582875i bk7: 3360a 1582300i bk8: 3184a 1578237i bk9: 3706a 1576668i bk10: 2342a 1584866i bk11: 2768a 1583423i bk12: 2156a 1586373i bk13: 2632a 1586605i bk14: 2058a 1589911i bk15: 2514a 1589573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901563
Row_Buffer_Locality_read = 0.949120
Row_Buffer_Locality_write = 0.770730
Bank_Level_Parallism = 2.248051
Bank_Level_Parallism_Col = 2.185795
Bank_Level_Parallism_Ready = 1.198630
write_to_read_ratio_blp_rw_average = 0.524117
GrpLevelPara = 1.685703 

BW Util details:
bwutil = 0.081594 
total_CMD = 1616328 
util_bw = 131882 
Wasted_Col = 95789 
Wasted_Row = 37317 
Idle = 1351340 

BW Util Bottlenecks: 
RCDc_limit = 21202 
RCDWRc_limit = 16657 
WTRc_limit = 18588 
RTWc_limit = 76245 
CCDLc_limit = 47502 
rwq = 0 
CCDLc_limit_alone = 33223 
WTRc_limit_alone = 17029 
RTWc_limit_alone = 63525 

Commands details: 
total_CMD = 1616328 
n_nop = 1538424 
Read = 45322 
Write = 0 
L2_Alloc = 0 
L2_WB = 20619 
n_act = 6098 
n_pre = 6082 
n_ref = 0 
n_req = 61796 
total_req = 65941 

Dual Bus Interface Util: 
issued_total_row = 12180 
issued_total_col = 65941 
Row_Bus_Util =  0.007536 
CoL_Bus_Util = 0.040797 
Either_Row_CoL_Bus_Util = 0.048198 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002785 
queue_avg = 1.318323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31832

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124948, Miss = 22666, Miss_rate = 0.181, Pending_hits = 8441, Reservation_fails = 6661
L2_cache_bank[1]: Access = 151198, Miss = 30302, Miss_rate = 0.200, Pending_hits = 10338, Reservation_fails = 8458
L2_cache_bank[2]: Access = 137234, Miss = 27070, Miss_rate = 0.197, Pending_hits = 9365, Reservation_fails = 7166
L2_cache_bank[3]: Access = 142994, Miss = 32220, Miss_rate = 0.225, Pending_hits = 10883, Reservation_fails = 10883
L2_cache_bank[4]: Access = 150164, Miss = 30432, Miss_rate = 0.203, Pending_hits = 10148, Reservation_fails = 7504
L2_cache_bank[5]: Access = 125124, Miss = 22504, Miss_rate = 0.180, Pending_hits = 8539, Reservation_fails = 8314
L2_cache_bank[6]: Access = 141774, Miss = 32370, Miss_rate = 0.228, Pending_hits = 10532, Reservation_fails = 7538
L2_cache_bank[7]: Access = 138514, Miss = 26946, Miss_rate = 0.195, Pending_hits = 9590, Reservation_fails = 7324
L2_cache_bank[8]: Access = 123754, Miss = 22582, Miss_rate = 0.182, Pending_hits = 8156, Reservation_fails = 5784
L2_cache_bank[9]: Access = 150494, Miss = 30234, Miss_rate = 0.201, Pending_hits = 10228, Reservation_fails = 8211
L2_cache_bank[10]: Access = 137912, Miss = 26944, Miss_rate = 0.195, Pending_hits = 9259, Reservation_fails = 6306
L2_cache_bank[11]: Access = 141342, Miss = 32102, Miss_rate = 0.227, Pending_hits = 10298, Reservation_fails = 7137
L2_total_cache_accesses = 1665452
L2_total_cache_misses = 336372
L2_total_cache_miss_rate = 0.2020
L2_total_cache_pending_hits = 115777
L2_total_cache_reservation_fails = 91286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 61419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33953
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29049
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4067
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 426
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37682
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1278
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4067
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 108190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 819
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1734
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37682
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1665452
icnt_total_pkts_simt_to_mem=632003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16432
	minimum = 5
	maximum = 18
Network latency average = 5.15915
	minimum = 5
	maximum = 18
Slowest packet = 2142107
Flit latency average = 5.12314
	minimum = 5
	maximum = 18
Slowest flit = 2285304
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0143054
	minimum = 0.00519481 (at node 7)
	maximum = 0.0511489 (at node 18)
Accepted packet rate average = 0.0143054
	minimum = 0.004329 (at node 20)
	maximum = 0.0251748 (at node 8)
Injected flit rate average = 0.0149936
	minimum = 0.00622711 (at node 7)
	maximum = 0.0511489 (at node 18)
Accepted flit rate average= 0.0149936
	minimum = 0.004995 (at node 20)
	maximum = 0.0251748 (at node 8)
Injected packet length average = 1.04811
Accepted packet length average = 1.04811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4785 (41 samples)
	minimum = 5 (41 samples)
	maximum = 197.366 (41 samples)
Network latency average = 19.2724 (41 samples)
	minimum = 5 (41 samples)
	maximum = 194.22 (41 samples)
Flit latency average = 18.5043 (41 samples)
	minimum = 5 (41 samples)
	maximum = 193.683 (41 samples)
Fragmentation average = 0.00118378 (41 samples)
	minimum = 0 (41 samples)
	maximum = 56.6098 (41 samples)
Injected packet rate average = 0.0725848 (41 samples)
	minimum = 0.0275559 (41 samples)
	maximum = 0.197523 (41 samples)
Accepted packet rate average = 0.0725848 (41 samples)
	minimum = 0.024749 (41 samples)
	maximum = 0.109438 (41 samples)
Injected flit rate average = 0.0774228 (41 samples)
	minimum = 0.0357069 (41 samples)
	maximum = 0.197696 (41 samples)
Accepted flit rate average = 0.0774228 (41 samples)
	minimum = 0.0335254 (41 samples)
	maximum = 0.109438 (41 samples)
Injected packet size average = 1.06665 (41 samples)
Accepted packet size average = 1.06665 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 17 sec (4577 sec)
gpgpu_simulation_rate = 44745 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 2621722x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (18,18,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 16038
gpu_sim_insn = 7713792
gpu_ipc =     480.9697
gpu_tot_sim_cycle = 1240553
gpu_tot_sim_insn = 212515408
gpu_tot_ipc =     171.3070
gpu_tot_issued_cta = 8988
gpu_occupancy = 76.7154% 
gpu_tot_occupancy = 34.1618% 
max_total_param_size = 0
gpu_stall_dramfull = 144886
gpu_stall_icnt2sh    = 288089
partiton_level_parallism =       1.1376
partiton_level_parallism_total  =       0.4083
partiton_level_parallism_util =       1.8340
partiton_level_parallism_util_total  =       1.7901
L2_BW  =      87.4491 GB/Sec
L2_BW_total  =      31.2027 GB/Sec
gpu_total_sim_rate=45860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3477894
	L1I_total_cache_misses = 50881
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37459
L1D_cache:
	L1D_cache_core[0]: Access = 38746, Miss = 23313, Miss_rate = 0.602, Pending_hits = 2419, Reservation_fails = 12889
	L1D_cache_core[1]: Access = 38697, Miss = 23378, Miss_rate = 0.604, Pending_hits = 2578, Reservation_fails = 12893
	L1D_cache_core[2]: Access = 38569, Miss = 23288, Miss_rate = 0.604, Pending_hits = 2315, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 38088, Miss = 23389, Miss_rate = 0.614, Pending_hits = 2347, Reservation_fails = 15704
	L1D_cache_core[4]: Access = 38617, Miss = 22770, Miss_rate = 0.590, Pending_hits = 2682, Reservation_fails = 11777
	L1D_cache_core[5]: Access = 39017, Miss = 23563, Miss_rate = 0.604, Pending_hits = 2598, Reservation_fails = 10966
	L1D_cache_core[6]: Access = 38794, Miss = 23533, Miss_rate = 0.607, Pending_hits = 2410, Reservation_fails = 13793
	L1D_cache_core[7]: Access = 38759, Miss = 23061, Miss_rate = 0.595, Pending_hits = 2549, Reservation_fails = 10718
	L1D_cache_core[8]: Access = 39351, Miss = 23606, Miss_rate = 0.600, Pending_hits = 2442, Reservation_fails = 11369
	L1D_cache_core[9]: Access = 38486, Miss = 22922, Miss_rate = 0.596, Pending_hits = 2695, Reservation_fails = 14099
	L1D_cache_core[10]: Access = 38550, Miss = 23611, Miss_rate = 0.612, Pending_hits = 2419, Reservation_fails = 16995
	L1D_cache_core[11]: Access = 39016, Miss = 23540, Miss_rate = 0.603, Pending_hits = 2427, Reservation_fails = 12340
	L1D_cache_core[12]: Access = 38568, Miss = 23461, Miss_rate = 0.608, Pending_hits = 2528, Reservation_fails = 15519
	L1D_cache_core[13]: Access = 38472, Miss = 23535, Miss_rate = 0.612, Pending_hits = 2339, Reservation_fails = 14823
	L1D_cache_core[14]: Access = 38185, Miss = 22794, Miss_rate = 0.597, Pending_hits = 2316, Reservation_fails = 13903
	L1D_total_cache_accesses = 579915
	L1D_total_cache_misses = 349764
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 37064
	L1D_total_cache_reservation_fails = 200806
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210315
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5038
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32571
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 521776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8670
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7399
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6107
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66432
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22789
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 530446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 38406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6680
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7399
ctas_completed 8988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31086, 19695, 11253, 11253, 11253, 11253, 11253, 11253, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220045056
gpgpu_n_tot_w_icount = 6876408
gpgpu_n_stall_shd_mem = 379341
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339955
gpgpu_n_mem_write_global = 148939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895616
gpgpu_n_store_insn = 2383024
gpgpu_n_shmem_insn = 77374192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695808
gpgpu_n_shmem_bkconflict = 83888
gpgpu_n_l1cache_bkconflict = 19261
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 83888
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1361549	W0_Idle:9029129	W0_Scoreboard:8143410	W1:4424	W2:4144	W3:3864	W4:3584	W5:3304	W6:3024	W7:2744	W8:2464	W9:2184	W10:1904	W11:1624	W12:1344	W13:1064	W14:784	W15:476	W16:408751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3506484	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2719640 {8:339955,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10723608 {72:148939,}
traffic_breakdown_coretomem[INST_ACC_R] = 140672 {8:17584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54392800 {40:1359820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383024 {8:297878,}
traffic_breakdown_memtocore[INST_ACC_R] = 2813440 {40:70336,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 63 
mrq_lat_table:102898 	23023 	19921 	32607 	75806 	64614 	29212 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	903939 	633536 	113106 	7147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16518 	860 	177 	433604 	23930 	21934 	8350 	1054 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	175323 	227103 	219812 	265456 	600986 	169016 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	958 	425 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.072727  9.192225  8.990826  9.688279  8.024570  9.194561  8.493473  9.752213  8.159524  9.285172  7.836795  9.554124  9.124528  9.732591  9.702929 10.729903 
dram[1]:  9.180451  9.589583 10.411411  9.713303  8.911364  8.521428  8.894382 10.475877  8.444656  9.317940  8.619537  9.820707  9.689321  9.522078 10.229391 11.225397 
dram[2]:  9.021142  7.683047  9.772500  8.415473  9.311300  8.278481  9.779736  8.077500  9.321839  8.188995  9.155502  7.892745  9.506812  9.256705 10.673016  9.338776 
dram[3]:  9.362525  8.963326  9.716895 10.111111  8.561939  8.606987 10.571744  8.968182  9.058722  8.674464 10.403101  8.396867  9.298734  9.660194 10.333333  9.909408 
dram[4]:  7.778337  9.254386  9.198758  9.552826  7.975430  9.089211  8.476562  9.713656  7.985916  9.133208  8.065016  9.085995  9.270270  9.833803  9.526749 10.762058 
dram[5]: 10.381215 10.345154 11.327044 10.583548  9.392112  9.343373  9.905340 11.296117  8.851272  9.959144  9.245856 10.063492  9.807074 11.880399 11.302682 12.144876 
average row locality = 356917/38178 = 9.348761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       879      1304       907      1313      1033      1506      1011      1488      1100      1658       838      1248       756      1176       735      1119 
dram[1]:      1107      1431      1155      1439      1311      1636      1316      1622      1469      1796      1115      1322       995      1252       951      1202 
dram[2]:      1306       889      1323       902      1498      1035      1502      1001      1653      1105      1287       788      1180       757      1128       724 
dram[3]:      1426      1110      1448      1148      1632      1319      1630      1308      1792      1477      1370      1066      1251       994      1213       943 
dram[4]:       875      1307       909      1316      1023      1501      1008      1490      1094      1653       828      1237       750      1177       735      1119 
dram[5]:      1214      1315      1270      1323      1433      1512      1439      1494      1580      1672      1183      1231      1072      1163      1046      1103 
total dram writes = 117467
bank skew: 1796/724 = 2.48
chip skew: 21127/18022 = 1.17
average mf latency per bank:
dram[0]:       5663      4476      5329      4540      4653      3681      4786      3749      4145      3488      4036      4113      3947      3998      4100      4106
dram[1]:       4475      4376      4251      3819      4021      3359      4378      3455      3853      2915      4160      3320      3815      3310      3929      3601
dram[2]:       4418      5137      4437      5067      3666      4377      3514      4705      3322      3935      3708      4173      3496      3834      3808      4251
dram[3]:       4192      4208      3854      4087      3331      3617      3341      3898      2910      3288      3228      3781      3343      3433      3567      3610
dram[4]:       5842      4300      5408      4379      4707      3510      4795      3515      4045      3264      3926      3691      3954      3414      4282      3951
dram[5]:       4050      4637      3814      4159      3544      3607      3882      3725      3559      3027      3780      3576      3525      3533      3469      3868
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       799      1498       788      1505      1011       906      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1566077 n_act=6152 n_pre=6136 n_ref_event=0 n_req=55738 n_rd=41234 n_rd_L2_A=0 n_write=0 n_wr_bk=18071 bw_util=0.07243
n_activity=311546 dram_eff=0.3807
bk0: 2400a 1610307i bk1: 3224a 1602881i bk2: 2194a 1614452i bk3: 2826a 1608335i bk4: 2434a 1610202i bk5: 3210a 1602303i bk6: 2422a 1612146i bk7: 3212a 1605680i bk8: 2540a 1609296i bk9: 3578a 1600714i bk10: 1962a 1612664i bk11: 2706a 1607482i bk12: 1812a 1615648i bk13: 2568a 1607332i bk14: 1716a 1616846i bk15: 2430a 1611172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889824
Row_Buffer_Locality_read = 0.943129
Row_Buffer_Locality_write = 0.738279
Bank_Level_Parallism = 1.999828
Bank_Level_Parallism_Col = 1.960636
Bank_Level_Parallism_Ready = 1.162371
write_to_read_ratio_blp_rw_average = 0.492836
GrpLevelPara = 1.511031 

BW Util details:
bwutil = 0.072434 
total_CMD = 1637497 
util_bw = 118610 
Wasted_Col = 92058 
Wasted_Row = 45129 
Idle = 1381700 

BW Util Bottlenecks: 
RCDc_limit = 22516 
RCDWRc_limit = 18322 
WTRc_limit = 14605 
RTWc_limit = 59132 
CCDLc_limit = 47654 
rwq = 0 
CCDLc_limit_alone = 32477 
WTRc_limit_alone = 13073 
RTWc_limit_alone = 45487 

Commands details: 
total_CMD = 1637497 
n_nop = 1566077 
Read = 41234 
Write = 0 
L2_Alloc = 0 
L2_WB = 18071 
n_act = 6152 
n_pre = 6136 
n_ref = 0 
n_req = 55738 
total_req = 59305 

Dual Bus Interface Util: 
issued_total_row = 12288 
issued_total_col = 59305 
Row_Bus_Util =  0.007504 
CoL_Bus_Util = 0.036217 
Either_Row_CoL_Bus_Util = 0.043615 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.002422 
queue_avg = 1.168977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1240555 -   mf: uid=6147201, sid4294967295:w4294967295, part=1, addr=0xc00b1800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240455), 
Ready @ 1240558 -   mf: uid=6147202, sid4294967295:w4294967295, part=1, addr=0xc00b3000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240458), 
Ready @ 1240571 -   mf: uid=6147205, sid4294967295:w4294967295, part=1, addr=0xc00b4800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240471), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1556756 n_act=6723 n_pre=6707 n_ref_event=0 n_req=63359 n_rd=46414 n_rd_L2_A=0 n_write=0 n_wr_bk=21119 bw_util=0.08248
n_activity=335152 dram_eff=0.403
bk0: 2788a 1603328i bk1: 3450a 1598835i bk2: 2542a 1609051i bk3: 3050a 1604111i bk4: 2890a 1602254i bk5: 3462a 1595500i bk6: 2912a 1604173i bk7: 3452a 1602174i bk8: 3264a 1599952i bk9: 3808a 1597072i bk10: 2466a 1606920i bk11: 2814a 1603898i bk12: 2212a 1608591i bk13: 2668a 1603664i bk14: 2090a 1612991i bk15: 2546a 1608978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894111
Row_Buffer_Locality_read = 0.944090
Row_Buffer_Locality_write = 0.757215
Bank_Level_Parallism = 2.163862
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.199289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082483 
total_CMD = 1637497 
util_bw = 135066 
Wasted_Col = 98976 
Wasted_Row = 45837 
Idle = 1357618 

BW Util Bottlenecks: 
RCDc_limit = 24043 
RCDWRc_limit = 18762 
WTRc_limit = 17810 
RTWc_limit = 69449 
CCDLc_limit = 50883 
rwq = 0 
CCDLc_limit_alone = 34319 
WTRc_limit_alone = 16040 
RTWc_limit_alone = 54655 

Commands details: 
total_CMD = 1637497 
n_nop = 1556756 
Read = 46414 
Write = 0 
L2_Alloc = 0 
L2_WB = 21119 
n_act = 6723 
n_pre = 6707 
n_ref = 0 
n_req = 63359 
total_req = 67533 

Dual Bus Interface Util: 
issued_total_row = 13430 
issued_total_col = 67533 
Row_Bus_Util =  0.008202 
CoL_Bus_Util = 0.041242 
Either_Row_CoL_Bus_Util = 0.049308 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.002750 
queue_avg = 1.412068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1565975 n_act=6224 n_pre=6208 n_ref_event=0 n_req=55721 n_rd=41214 n_rd_L2_A=0 n_write=0 n_wr_bk=18078 bw_util=0.07242
n_activity=313296 dram_eff=0.3785
bk0: 3234a 1603128i bk1: 2410a 1610705i bk2: 2844a 1608323i bk3: 2192a 1613944i bk4: 3188a 1603195i bk5: 2436a 1609820i bk6: 3236a 1605576i bk7: 2406a 1611945i bk8: 3564a 1600769i bk9: 2534a 1609728i bk10: 2798a 1607145i bk11: 1862a 1614882i bk12: 2560a 1606990i bk13: 1808a 1615748i bk14: 2450a 1610349i bk15: 1692a 1617110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888552
Row_Buffer_Locality_read = 0.942398
Row_Buffer_Locality_write = 0.735576
Bank_Level_Parallism = 1.981192
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.168119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072418 
total_CMD = 1637497 
util_bw = 118584 
Wasted_Col = 92637 
Wasted_Row = 45894 
Idle = 1380382 

BW Util Bottlenecks: 
RCDc_limit = 22780 
RCDWRc_limit = 18448 
WTRc_limit = 14710 
RTWc_limit = 57266 
CCDLc_limit = 47107 
rwq = 0 
CCDLc_limit_alone = 32197 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43809 

Commands details: 
total_CMD = 1637497 
n_nop = 1565975 
Read = 41214 
Write = 0 
L2_Alloc = 0 
L2_WB = 18078 
n_act = 6224 
n_pre = 6208 
n_ref = 0 
n_req = 55721 
total_req = 59292 

Dual Bus Interface Util: 
issued_total_row = 12432 
issued_total_col = 59292 
Row_Bus_Util =  0.007592 
CoL_Bus_Util = 0.036209 
Either_Row_CoL_Bus_Util = 0.043678 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.002824 
queue_avg = 1.131009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1240553 -   mf: uid=6147200, sid4294967295:w4294967295, part=3, addr=0xc00b2000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240453), 
Ready @ 1240563 -   mf: uid=6147203, sid4294967295:w4294967295, part=3, addr=0xc00b3800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240463), 
Ready @ 1240569 -   mf: uid=6147204, sid4294967295:w4294967295, part=3, addr=0xc00b5000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1240469), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1556534 n_act=6801 n_pre=6785 n_ref_event=0 n_req=63427 n_rd=46474 n_rd_L2_A=0 n_write=0 n_wr_bk=21127 bw_util=0.08257
n_activity=335662 dram_eff=0.4028
bk0: 3448a 1598282i bk1: 2788a 1603410i bk2: 3066a 1603645i bk3: 2536a 1608980i bk4: 3462a 1596832i bk5: 2904a 1601792i bk6: 3460a 1602032i bk7: 2904a 1604548i bk8: 3810a 1596422i bk9: 3282a 1598770i bk10: 2914a 1604679i bk11: 2368a 1605869i bk12: 2676a 1602621i bk13: 2204a 1609671i bk14: 2568a 1607820i bk15: 2084a 1613476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893011
Row_Buffer_Locality_read = 0.943624
Row_Buffer_Locality_write = 0.754262
Bank_Level_Parallism = 2.163949
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196861
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.082566 
total_CMD = 1637497 
util_bw = 135202 
Wasted_Col = 99121 
Wasted_Row = 46620 
Idle = 1356554 

BW Util Bottlenecks: 
RCDc_limit = 24413 
RCDWRc_limit = 18754 
WTRc_limit = 17262 
RTWc_limit = 70349 
CCDLc_limit = 50463 
rwq = 0 
CCDLc_limit_alone = 34132 
WTRc_limit_alone = 15625 
RTWc_limit_alone = 55655 

Commands details: 
total_CMD = 1637497 
n_nop = 1556534 
Read = 46474 
Write = 0 
L2_Alloc = 0 
L2_WB = 21127 
n_act = 6801 
n_pre = 6785 
n_ref = 0 
n_req = 63427 
total_req = 67601 

Dual Bus Interface Util: 
issued_total_row = 13586 
issued_total_col = 67601 
Row_Bus_Util =  0.008297 
CoL_Bus_Util = 0.041283 
Either_Row_CoL_Bus_Util = 0.049443 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.002767 
queue_avg = 1.401770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1566235 n_act=6181 n_pre=6165 n_ref_event=463904 n_req=55577 n_rd=41100 n_rd_L2_A=0 n_write=0 n_wr_bk=18022 bw_util=0.07221
n_activity=310101 dram_eff=0.3813
bk0: 2382a 1610590i bk1: 3184a 1602831i bk2: 2214a 1615067i bk3: 2826a 1607928i bk4: 2420a 1609491i bk5: 3198a 1601396i bk6: 2426a 1612404i bk7: 3212a 1605444i bk8: 2520a 1609105i bk9: 3564a 1600531i bk10: 1934a 1613510i bk11: 2708a 1606224i bk12: 1798a 1615109i bk13: 2562a 1606999i bk14: 1712a 1617700i bk15: 2440a 1611518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889055
Row_Buffer_Locality_read = 0.942652
Row_Buffer_Locality_write = 0.736893
Bank_Level_Parallism = 2.014492
Bank_Level_Parallism_Col = 1.963329
Bank_Level_Parallism_Ready = 1.159302
write_to_read_ratio_blp_rw_average = 0.491613
GrpLevelPara = 1.507338 

BW Util details:
bwutil = 0.072210 
total_CMD = 1637497 
util_bw = 118244 
Wasted_Col = 92210 
Wasted_Row = 44187 
Idle = 1382856 

BW Util Bottlenecks: 
RCDc_limit = 22543 
RCDWRc_limit = 18351 
WTRc_limit = 15239 
RTWc_limit = 59439 
CCDLc_limit = 47461 
rwq = 0 
CCDLc_limit_alone = 32087 
WTRc_limit_alone = 13726 
RTWc_limit_alone = 45578 

Commands details: 
total_CMD = 1637497 
n_nop = 1566235 
Read = 41100 
Write = 0 
L2_Alloc = 0 
L2_WB = 18022 
n_act = 6181 
n_pre = 6165 
n_ref = 463904 
n_req = 55577 
total_req = 59122 

Dual Bus Interface Util: 
issued_total_row = 12346 
issued_total_col = 59122 
Row_Bus_Util =  0.007540 
CoL_Bus_Util = 0.036105 
Either_Row_CoL_Bus_Util = 0.043519 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.002891 
queue_avg = 1.165114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1637497 n_nop=1558130 n_act=6181 n_pre=6165 n_ref_event=0 n_req=63095 n_rd=46190 n_rd_L2_A=0 n_write=0 n_wr_bk=21050 bw_util=0.08213
n_activity=325221 dram_eff=0.4135
bk0: 2774a 1604119i bk1: 3336a 1600000i bk2: 2562a 1607564i bk3: 3048a 1604765i bk4: 2894a 1600572i bk5: 3464a 1597420i bk6: 2912a 1603205i bk7: 3456a 1602669i bk8: 3248a 1598744i bk9: 3802a 1597139i bk10: 2386a 1605562i bk11: 2820a 1604328i bk12: 2188a 1607296i bk13: 2664a 1607550i bk14: 2090a 1610849i bk15: 2546a 1610360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902274
Row_Buffer_Locality_read = 0.949340
Row_Buffer_Locality_write = 0.773676
Bank_Level_Parallism = 2.243065
Bank_Level_Parallism_Col = 2.180316
Bank_Level_Parallism_Ready = 1.197485
write_to_read_ratio_blp_rw_average = 0.524458
GrpLevelPara = 1.685939 

BW Util details:
bwutil = 0.082125 
total_CMD = 1637497 
util_bw = 134480 
Wasted_Col = 97956 
Wasted_Row = 37738 
Idle = 1367323 

BW Util Bottlenecks: 
RCDc_limit = 21536 
RCDWRc_limit = 16893 
WTRc_limit = 19065 
RTWc_limit = 78224 
CCDLc_limit = 48282 
rwq = 0 
CCDLc_limit_alone = 33865 
WTRc_limit_alone = 17490 
RTWc_limit_alone = 65382 

Commands details: 
total_CMD = 1637497 
n_nop = 1558130 
Read = 46190 
Write = 0 
L2_Alloc = 0 
L2_WB = 21050 
n_act = 6181 
n_pre = 6165 
n_ref = 0 
n_req = 63095 
total_req = 67240 

Dual Bus Interface Util: 
issued_total_row = 12346 
issued_total_col = 67240 
Row_Bus_Util =  0.007540 
CoL_Bus_Util = 0.041063 
Either_Row_CoL_Bus_Util = 0.048468 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002759 
queue_avg = 1.315734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128532, Miss = 23242, Miss_rate = 0.181, Pending_hits = 8525, Reservation_fails = 6664
L2_cache_bank[1]: Access = 154750, Miss = 30878, Miss_rate = 0.200, Pending_hits = 10482, Reservation_fails = 8459
L2_cache_bank[2]: Access = 141034, Miss = 27646, Miss_rate = 0.196, Pending_hits = 9537, Reservation_fails = 7170
L2_cache_bank[3]: Access = 152962, Miss = 33088, Miss_rate = 0.216, Pending_hits = 11027, Reservation_fails = 10888
L2_cache_bank[4]: Access = 153956, Miss = 31008, Miss_rate = 0.201, Pending_hits = 10280, Reservation_fails = 7507
L2_cache_bank[5]: Access = 128624, Miss = 23084, Miss_rate = 0.179, Pending_hits = 8639, Reservation_fails = 8415
L2_cache_bank[6]: Access = 151966, Miss = 33238, Miss_rate = 0.219, Pending_hits = 10664, Reservation_fails = 7544
L2_cache_bank[7]: Access = 142170, Miss = 27526, Miss_rate = 0.194, Pending_hits = 9786, Reservation_fails = 7331
L2_cache_bank[8]: Access = 127130, Miss = 23158, Miss_rate = 0.182, Pending_hits = 8248, Reservation_fails = 5786
L2_cache_bank[9]: Access = 154098, Miss = 30814, Miss_rate = 0.200, Pending_hits = 10372, Reservation_fails = 8254
L2_cache_bank[10]: Access = 141444, Miss = 27520, Miss_rate = 0.195, Pending_hits = 9444, Reservation_fails = 6309
L2_cache_bank[11]: Access = 151398, Miss = 32970, Miss_rate = 0.218, Pending_hits = 10447, Reservation_fails = 7142
L2_total_cache_accesses = 1728064
L2_total_cache_misses = 344172
L2_total_cache_miss_rate = 0.1992
L2_total_cache_pending_hits = 117451
L2_total_cache_reservation_fails = 91469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10767
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5933
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5933
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1116
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9066
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1116
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 217988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45578
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 290
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9066
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1728064
icnt_total_pkts_simt_to_mem=655432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.008
	minimum = 5
	maximum = 914
Network latency average = 56.6682
	minimum = 5
	maximum = 914
Slowest packet = 2161709
Flit latency average = 54.7
	minimum = 5
	maximum = 914
Slowest flit = 2305464
Fragmentation average = 0.0212721
	minimum = 0
	maximum = 387
Injected packet rate average = 0.186726
	minimum = 0.0661554 (at node 14)
	maximum = 0.635491 (at node 21)
Accepted packet rate average = 0.186726
	minimum = 0.0645966 (at node 23)
	maximum = 0.281332 (at node 12)
Injected flit rate average = 0.198697
	minimum = 0.0851104 (at node 14)
	maximum = 0.635491 (at node 21)
Accepted flit rate average= 0.198697
	minimum = 0.0885397 (at node 23)
	maximum = 0.281332 (at node 12)
Injected packet length average = 1.06411
Accepted packet length average = 1.06411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4435 (42 samples)
	minimum = 5 (42 samples)
	maximum = 214.429 (42 samples)
Network latency average = 20.1628 (42 samples)
	minimum = 5 (42 samples)
	maximum = 211.357 (42 samples)
Flit latency average = 19.3661 (42 samples)
	minimum = 5 (42 samples)
	maximum = 210.833 (42 samples)
Fragmentation average = 0.00166208 (42 samples)
	minimum = 0 (42 samples)
	maximum = 64.4762 (42 samples)
Injected packet rate average = 0.0753025 (42 samples)
	minimum = 0.0284749 (42 samples)
	maximum = 0.207951 (42 samples)
Accepted packet rate average = 0.0753025 (42 samples)
	minimum = 0.0256978 (42 samples)
	maximum = 0.113531 (42 samples)
Injected flit rate average = 0.0803103 (42 samples)
	minimum = 0.0368832 (42 samples)
	maximum = 0.20812 (42 samples)
Accepted flit rate average = 0.0803103 (42 samples)
	minimum = 0.0348353 (42 samples)
	maximum = 0.113531 (42 samples)
Injected packet size average = 1.0665 (42 samples)
Accepted packet size average = 1.0665 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 14 sec (4634 sec)
gpgpu_simulation_rate = 45860 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 2621722x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
kernel_stream_id = 61656
gpu_sim_cycle = 27120
gpu_sim_insn = 19880
gpu_ipc =       0.7330
gpu_tot_sim_cycle = 1267673
gpu_tot_sim_insn = 212535288
gpu_tot_ipc =     167.6578
gpu_tot_issued_cta = 8989
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 34.0934% 
max_total_param_size = 0
gpu_stall_dramfull = 144886
gpu_stall_icnt2sh    = 288089
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3996
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7900
L2_BW  =       0.1173 GB/Sec
L2_BW_total  =      30.5377 GB/Sec
gpu_total_sim_rate=45307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3479566
	L1I_total_cache_misses = 50893
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37459
L1D_cache:
	L1D_cache_core[0]: Access = 38746, Miss = 23313, Miss_rate = 0.602, Pending_hits = 2419, Reservation_fails = 12889
	L1D_cache_core[1]: Access = 38697, Miss = 23378, Miss_rate = 0.604, Pending_hits = 2578, Reservation_fails = 12893
	L1D_cache_core[2]: Access = 38569, Miss = 23288, Miss_rate = 0.604, Pending_hits = 2315, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 38088, Miss = 23389, Miss_rate = 0.614, Pending_hits = 2347, Reservation_fails = 15704
	L1D_cache_core[4]: Access = 38617, Miss = 22770, Miss_rate = 0.590, Pending_hits = 2682, Reservation_fails = 11777
	L1D_cache_core[5]: Access = 39017, Miss = 23563, Miss_rate = 0.604, Pending_hits = 2598, Reservation_fails = 10966
	L1D_cache_core[6]: Access = 38794, Miss = 23533, Miss_rate = 0.607, Pending_hits = 2410, Reservation_fails = 13793
	L1D_cache_core[7]: Access = 38759, Miss = 23061, Miss_rate = 0.595, Pending_hits = 2549, Reservation_fails = 10718
	L1D_cache_core[8]: Access = 39351, Miss = 23606, Miss_rate = 0.600, Pending_hits = 2442, Reservation_fails = 11369
	L1D_cache_core[9]: Access = 38486, Miss = 22922, Miss_rate = 0.596, Pending_hits = 2695, Reservation_fails = 14099
	L1D_cache_core[10]: Access = 38550, Miss = 23611, Miss_rate = 0.612, Pending_hits = 2419, Reservation_fails = 16995
	L1D_cache_core[11]: Access = 39016, Miss = 23540, Miss_rate = 0.603, Pending_hits = 2427, Reservation_fails = 12340
	L1D_cache_core[12]: Access = 38568, Miss = 23461, Miss_rate = 0.608, Pending_hits = 2528, Reservation_fails = 15519
	L1D_cache_core[13]: Access = 38472, Miss = 23535, Miss_rate = 0.612, Pending_hits = 2339, Reservation_fails = 14823
	L1D_cache_core[14]: Access = 38216, Miss = 22810, Miss_rate = 0.597, Pending_hits = 2316, Reservation_fails = 13903
	L1D_total_cache_accesses = 579946
	L1D_total_cache_misses = 349780
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 37064
	L1D_total_cache_reservation_fails = 200806
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 210321
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14416
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75237
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1240341
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22113
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15700
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 13396
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155152
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 75237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 54110
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1262454

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 68585
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15700
ctas_completed 8989, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
31086, 19695, 11253, 11253, 11253, 11253, 11253, 11253, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220139424
gpgpu_n_tot_w_icount = 6879357
gpgpu_n_stall_shd_mem = 379845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 339971
gpgpu_n_mem_write_global = 148954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 2383264
gpgpu_n_shmem_insn = 77378888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6695904
gpgpu_n_shmem_bkconflict = 84392
gpgpu_n_l1cache_bkconflict = 19261
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1361549	W0_Idle:9060389	W0_Scoreboard:8163439	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:409062	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6430725
single_issue_nums: WS0:3509433	WS1:3369924	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2719768 {8:339971,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10724688 {72:148954,}
traffic_breakdown_coretomem[INST_ACC_R] = 140768 {8:17596,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54395360 {40:1359884,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2383264 {8:297908,}
traffic_breakdown_memtocore[INST_ACC_R] = 2815360 {40:70384,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 63 
mrq_lat_table:102909 	23023 	19921 	32607 	75815 	64614 	29212 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	904033 	633536 	113106 	7147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16530 	860 	177 	433635 	23930 	21934 	8350 	1054 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	175417 	227103 	219812 	265456 	600986 	169016 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	969 	425 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.072727  9.192225  8.990826  9.688279  8.024570  9.194561  8.493473  9.752213  8.159524  9.285172  7.836795  9.554124  9.124528  9.732591  9.702929 10.729903 
dram[1]:  9.180451  9.589583 10.411411  9.713303  8.911364  8.521428  8.894382 10.475877  8.444656  9.317940  8.619537  9.820707  9.689321  9.527273 10.229391 11.228572 
dram[2]:  9.021142  7.683047  9.772500  8.415473  9.311300  8.278481  9.779736  8.077500  9.321839  8.188995  9.155502  7.892745  9.506812  9.256705 10.673016  9.338776 
dram[3]:  9.351626  8.963326  9.716895 10.111111  8.561939  8.606987 10.571744  8.968182  9.058722  8.674464 10.403101  8.396867  9.303798  9.660194 10.336232  9.909408 
dram[4]:  7.768844  9.254386  9.198758  9.552826  7.975430  9.089211  8.476562  9.713656  7.985916  9.133208  8.065016  9.085995  9.274131  9.833803  9.526749 10.762058 
dram[5]: 10.363636 10.345154 11.327044 10.583548  9.392112  9.343373  9.905340 11.296117  8.851272  9.959144  9.245856 10.063492  9.807074 11.883721 11.302682 12.144876 
average row locality = 356937/38181 = 9.348551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       879      1304       907      1313      1033      1506      1011      1488      1100      1658       838      1248       756      1176       735      1119 
dram[1]:      1107      1431      1155      1439      1311      1636      1316      1622      1469      1796      1115      1322       995      1254       951      1203 
dram[2]:      1306       889      1323       902      1498      1035      1502      1001      1653      1105      1287       788      1180       757      1128       724 
dram[3]:      1426      1110      1448      1148      1632      1319      1630      1308      1792      1477      1370      1066      1253       994      1214       943 
dram[4]:       875      1307       909      1316      1023      1501      1008      1490      1094      1653       828      1237       751      1177       735      1119 
dram[5]:      1214      1315      1270      1323      1433      1512      1439      1494      1580      1672      1183      1231      1072      1164      1046      1103 
total dram writes = 117475
bank skew: 1796/724 = 2.48
chip skew: 21130/18023 = 1.17
average mf latency per bank:
dram[0]:       5663      4476      5329      4540      4653      3681      4786      3749      4145      3488      4036      4113      3947      3998      4100      4106
dram[1]:       4475      4376      4251      3822      4021      3359      4378      3455      3853      2915      4160      3320      3815      3305      3929      3598
dram[2]:       4418      5137      4437      5067      3666      4377      3514      4705      3322      3935      3708      4173      3496      3834      3808      4251
dram[3]:       4192      4208      3857      4087      3331      3617      3341      3898      2910      3288      3228      3781      3338      3433      3564      3610
dram[4]:       5842      4300      5408      4379      4707      3510      4795      3515      4045      3264      3926      3691      3948      3414      4282      3951
dram[5]:       4050      4637      3814      4162      3544      3607      3882      3725      3559      3027      3780      3576      3525      3530      3469      3868
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       799      1498       788      1505      1011       906      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1601875 n_act=6152 n_pre=6136 n_ref_event=0 n_req=55738 n_rd=41234 n_rd_L2_A=0 n_write=0 n_wr_bk=18071 bw_util=0.07088
n_activity=311546 dram_eff=0.3807
bk0: 2400a 1646105i bk1: 3224a 1638679i bk2: 2194a 1650250i bk3: 2826a 1644133i bk4: 2434a 1646000i bk5: 3210a 1638101i bk6: 2422a 1647944i bk7: 3212a 1641478i bk8: 2540a 1645094i bk9: 3578a 1636512i bk10: 1962a 1648462i bk11: 2706a 1643280i bk12: 1812a 1651446i bk13: 2568a 1643130i bk14: 1716a 1652644i bk15: 2430a 1646970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889824
Row_Buffer_Locality_read = 0.943129
Row_Buffer_Locality_write = 0.738279
Bank_Level_Parallism = 1.999828
Bank_Level_Parallism_Col = 1.960636
Bank_Level_Parallism_Ready = 1.162371
write_to_read_ratio_blp_rw_average = 0.492836
GrpLevelPara = 1.511031 

BW Util details:
bwutil = 0.070884 
total_CMD = 1673295 
util_bw = 118610 
Wasted_Col = 92058 
Wasted_Row = 45129 
Idle = 1417498 

BW Util Bottlenecks: 
RCDc_limit = 22516 
RCDWRc_limit = 18322 
WTRc_limit = 14605 
RTWc_limit = 59132 
CCDLc_limit = 47654 
rwq = 0 
CCDLc_limit_alone = 32477 
WTRc_limit_alone = 13073 
RTWc_limit_alone = 45487 

Commands details: 
total_CMD = 1673295 
n_nop = 1601875 
Read = 41234 
Write = 0 
L2_Alloc = 0 
L2_WB = 18071 
n_act = 6152 
n_pre = 6136 
n_ref = 0 
n_req = 55738 
total_req = 59305 

Dual Bus Interface Util: 
issued_total_row = 12288 
issued_total_col = 59305 
Row_Bus_Util =  0.007344 
CoL_Bus_Util = 0.035442 
Either_Row_CoL_Bus_Util = 0.042682 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.002422 
queue_avg = 1.143969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1592551 n_act=6723 n_pre=6707 n_ref_event=0 n_req=63362 n_rd=46414 n_rd_L2_A=0 n_write=0 n_wr_bk=21122 bw_util=0.08072
n_activity=335178 dram_eff=0.403
bk0: 2788a 1639126i bk1: 3450a 1634633i bk2: 2542a 1644849i bk3: 3050a 1639909i bk4: 2890a 1638052i bk5: 3462a 1631298i bk6: 2912a 1639971i bk7: 3452a 1637972i bk8: 3264a 1635750i bk9: 3808a 1632870i bk10: 2466a 1642718i bk11: 2814a 1639696i bk12: 2212a 1644389i bk13: 2668a 1639462i bk14: 2090a 1648789i bk15: 2546a 1644776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894116
Row_Buffer_Locality_read = 0.944090
Row_Buffer_Locality_write = 0.757258
Bank_Level_Parallism = 2.163849
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.199280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080722 
total_CMD = 1673295 
util_bw = 135072 
Wasted_Col = 98976 
Wasted_Row = 45837 
Idle = 1393410 

BW Util Bottlenecks: 
RCDc_limit = 24043 
RCDWRc_limit = 18762 
WTRc_limit = 17810 
RTWc_limit = 69449 
CCDLc_limit = 50883 
rwq = 0 
CCDLc_limit_alone = 34319 
WTRc_limit_alone = 16040 
RTWc_limit_alone = 54655 

Commands details: 
total_CMD = 1673295 
n_nop = 1592551 
Read = 46414 
Write = 0 
L2_Alloc = 0 
L2_WB = 21122 
n_act = 6723 
n_pre = 6707 
n_ref = 0 
n_req = 63362 
total_req = 67536 

Dual Bus Interface Util: 
issued_total_row = 13430 
issued_total_col = 67536 
Row_Bus_Util =  0.008026 
CoL_Bus_Util = 0.040361 
Either_Row_CoL_Bus_Util = 0.048254 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.002749 
queue_avg = 1.381859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1601773 n_act=6224 n_pre=6208 n_ref_event=0 n_req=55721 n_rd=41214 n_rd_L2_A=0 n_write=0 n_wr_bk=18078 bw_util=0.07087
n_activity=313296 dram_eff=0.3785
bk0: 3234a 1638926i bk1: 2410a 1646503i bk2: 2844a 1644121i bk3: 2192a 1649742i bk4: 3188a 1638993i bk5: 2436a 1645618i bk6: 3236a 1641374i bk7: 2406a 1647743i bk8: 3564a 1636567i bk9: 2534a 1645526i bk10: 2798a 1642943i bk11: 1862a 1650680i bk12: 2560a 1642788i bk13: 1808a 1651546i bk14: 2450a 1646147i bk15: 1692a 1652908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888552
Row_Buffer_Locality_read = 0.942398
Row_Buffer_Locality_write = 0.735576
Bank_Level_Parallism = 1.981192
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.168119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070869 
total_CMD = 1673295 
util_bw = 118584 
Wasted_Col = 92637 
Wasted_Row = 45894 
Idle = 1416180 

BW Util Bottlenecks: 
RCDc_limit = 22780 
RCDWRc_limit = 18448 
WTRc_limit = 14710 
RTWc_limit = 57266 
CCDLc_limit = 47107 
rwq = 0 
CCDLc_limit_alone = 32197 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43809 

Commands details: 
total_CMD = 1673295 
n_nop = 1601773 
Read = 41214 
Write = 0 
L2_Alloc = 0 
L2_WB = 18078 
n_act = 6224 
n_pre = 6208 
n_ref = 0 
n_req = 55721 
total_req = 59292 

Dual Bus Interface Util: 
issued_total_row = 12432 
issued_total_col = 59292 
Row_Bus_Util =  0.007430 
CoL_Bus_Util = 0.035434 
Either_Row_CoL_Bus_Util = 0.042743 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.002824 
queue_avg = 1.106812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1592323 n_act=6802 n_pre=6786 n_ref_event=0 n_req=63434 n_rd=46478 n_rd_L2_A=0 n_write=0 n_wr_bk=21130 bw_util=0.08081
n_activity=335745 dram_eff=0.4027
bk0: 3452a 1634050i bk1: 2788a 1639207i bk2: 3066a 1639442i bk3: 2536a 1644777i bk4: 3462a 1632629i bk5: 2904a 1637589i bk6: 3460a 1637829i bk7: 2904a 1640345i bk8: 3810a 1632220i bk9: 3282a 1634568i bk10: 2914a 1640478i bk11: 2368a 1641668i bk12: 2676a 1638420i bk13: 2204a 1645470i bk14: 2568a 1643619i bk15: 2084a 1649275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893007
Row_Buffer_Locality_read = 0.943608
Row_Buffer_Locality_write = 0.754305
Bank_Level_Parallism = 2.163793
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.080808 
total_CMD = 1673295 
util_bw = 135216 
Wasted_Col = 99136 
Wasted_Row = 46632 
Idle = 1392311 

BW Util Bottlenecks: 
RCDc_limit = 24425 
RCDWRc_limit = 18754 
WTRc_limit = 17262 
RTWc_limit = 70349 
CCDLc_limit = 50466 
rwq = 0 
CCDLc_limit_alone = 34135 
WTRc_limit_alone = 15625 
RTWc_limit_alone = 55655 

Commands details: 
total_CMD = 1673295 
n_nop = 1592323 
Read = 46478 
Write = 0 
L2_Alloc = 0 
L2_WB = 21130 
n_act = 6802 
n_pre = 6786 
n_ref = 0 
n_req = 63434 
total_req = 67608 

Dual Bus Interface Util: 
issued_total_row = 13588 
issued_total_col = 67608 
Row_Bus_Util =  0.008121 
CoL_Bus_Util = 0.040404 
Either_Row_CoL_Bus_Util = 0.048391 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.002766 
queue_avg = 1.371826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1602026 n_act=6182 n_pre=6166 n_ref_event=463904 n_req=55582 n_rd=41104 n_rd_L2_A=0 n_write=0 n_wr_bk=18023 bw_util=0.07067
n_activity=310153 dram_eff=0.3813
bk0: 2386a 1646358i bk1: 3184a 1638627i bk2: 2214a 1650864i bk3: 2826a 1643725i bk4: 2420a 1645288i bk5: 3198a 1637193i bk6: 2426a 1648201i bk7: 3212a 1641241i bk8: 2520a 1644903i bk9: 3564a 1636329i bk10: 1934a 1649309i bk11: 2708a 1642023i bk12: 1798a 1650908i bk13: 2562a 1642798i bk14: 1712a 1653499i bk15: 2440a 1647317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889047
Row_Buffer_Locality_read = 0.942633
Row_Buffer_Locality_write = 0.736911
Bank_Level_Parallism = 2.014358
Bank_Level_Parallism_Col = 1.963223
Bank_Level_Parallism_Ready = 1.159289
write_to_read_ratio_blp_rw_average = 0.491564
GrpLevelPara = 1.507282 

BW Util details:
bwutil = 0.070671 
total_CMD = 1673295 
util_bw = 118254 
Wasted_Col = 92225 
Wasted_Row = 44197 
Idle = 1418619 

BW Util Bottlenecks: 
RCDc_limit = 22555 
RCDWRc_limit = 18351 
WTRc_limit = 15239 
RTWc_limit = 59439 
CCDLc_limit = 47464 
rwq = 0 
CCDLc_limit_alone = 32090 
WTRc_limit_alone = 13726 
RTWc_limit_alone = 45578 

Commands details: 
total_CMD = 1673295 
n_nop = 1602026 
Read = 41104 
Write = 0 
L2_Alloc = 0 
L2_WB = 18023 
n_act = 6182 
n_pre = 6166 
n_ref = 463904 
n_req = 55582 
total_req = 59127 

Dual Bus Interface Util: 
issued_total_row = 12348 
issued_total_col = 59127 
Row_Bus_Util =  0.007379 
CoL_Bus_Util = 0.035336 
Either_Row_CoL_Bus_Util = 0.042592 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.002890 
queue_avg = 1.140231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673295 n_nop=1593921 n_act=6182 n_pre=6166 n_ref_event=0 n_req=63100 n_rd=46194 n_rd_L2_A=0 n_write=0 n_wr_bk=21051 bw_util=0.08037
n_activity=325273 dram_eff=0.4135
bk0: 2778a 1639887i bk1: 3336a 1635796i bk2: 2562a 1643361i bk3: 3048a 1640562i bk4: 2894a 1636370i bk5: 3464a 1633218i bk6: 2912a 1639003i bk7: 3456a 1638467i bk8: 3248a 1634542i bk9: 3802a 1632937i bk10: 2386a 1641360i bk11: 2820a 1640126i bk12: 2188a 1643094i bk13: 2664a 1643348i bk14: 2090a 1646648i bk15: 2546a 1646159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902266
Row_Buffer_Locality_read = 0.949322
Row_Buffer_Locality_write = 0.773690
Bank_Level_Parallism = 2.242909
Bank_Level_Parallism_Col = 2.180199
Bank_Level_Parallism_Ready = 1.197470
write_to_read_ratio_blp_rw_average = 0.524410
GrpLevelPara = 1.685871 

BW Util details:
bwutil = 0.080374 
total_CMD = 1673295 
util_bw = 134490 
Wasted_Col = 97971 
Wasted_Row = 37748 
Idle = 1403086 

BW Util Bottlenecks: 
RCDc_limit = 21548 
RCDWRc_limit = 16893 
WTRc_limit = 19066 
RTWc_limit = 78224 
CCDLc_limit = 48285 
rwq = 0 
CCDLc_limit_alone = 33868 
WTRc_limit_alone = 17491 
RTWc_limit_alone = 65382 

Commands details: 
total_CMD = 1673295 
n_nop = 1593921 
Read = 46194 
Write = 0 
L2_Alloc = 0 
L2_WB = 21051 
n_act = 6182 
n_pre = 6166 
n_ref = 0 
n_req = 63100 
total_req = 67245 

Dual Bus Interface Util: 
issued_total_row = 12348 
issued_total_col = 67245 
Row_Bus_Util =  0.007379 
CoL_Bus_Util = 0.040187 
Either_Row_CoL_Bus_Util = 0.047436 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002759 
queue_avg = 1.287628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128540, Miss = 23242, Miss_rate = 0.181, Pending_hits = 8525, Reservation_fails = 6664
L2_cache_bank[1]: Access = 154750, Miss = 30878, Miss_rate = 0.200, Pending_hits = 10482, Reservation_fails = 8459
L2_cache_bank[2]: Access = 141042, Miss = 27646, Miss_rate = 0.196, Pending_hits = 9537, Reservation_fails = 7170
L2_cache_bank[3]: Access = 152996, Miss = 33088, Miss_rate = 0.216, Pending_hits = 11027, Reservation_fails = 10888
L2_cache_bank[4]: Access = 153964, Miss = 31008, Miss_rate = 0.201, Pending_hits = 10280, Reservation_fails = 7507
L2_cache_bank[5]: Access = 128624, Miss = 23084, Miss_rate = 0.179, Pending_hits = 8639, Reservation_fails = 8415
L2_cache_bank[6]: Access = 152004, Miss = 33242, Miss_rate = 0.219, Pending_hits = 10664, Reservation_fails = 7544
L2_cache_bank[7]: Access = 142170, Miss = 27526, Miss_rate = 0.194, Pending_hits = 9786, Reservation_fails = 7331
L2_cache_bank[8]: Access = 127138, Miss = 23162, Miss_rate = 0.182, Pending_hits = 8248, Reservation_fails = 5786
L2_cache_bank[9]: Access = 154098, Miss = 30814, Miss_rate = 0.200, Pending_hits = 10372, Reservation_fails = 8254
L2_cache_bank[10]: Access = 141452, Miss = 27524, Miss_rate = 0.195, Pending_hits = 9444, Reservation_fails = 6309
L2_cache_bank[11]: Access = 151428, Miss = 32970, Miss_rate = 0.218, Pending_hits = 10447, Reservation_fails = 7142
L2_total_cache_accesses = 1728206
L2_total_cache_misses = 344184
L2_total_cache_miss_rate = 0.1992
L2_total_cache_pending_hits = 117451
L2_total_cache_reservation_fails = 91469
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 61419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 33953
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 906
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14397
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29085
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 4067
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 429
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37682
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 1287
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4067
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 108220
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34868
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 819
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1734
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 37682
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1728206
icnt_total_pkts_simt_to_mem=655490
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2234693
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2383496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000252649
	minimum = 0 (at node 0)
	maximum = 0.00158555 (at node 14)
Accepted packet rate average = 0.000252649
	minimum = 0 (at node 0)
	maximum = 0.00523599 (at node 14)
Injected flit rate average = 0.000273134
	minimum = 0 (at node 0)
	maximum = 0.00213864 (at node 14)
Accepted flit rate average= 0.000273134
	minimum = 0 (at node 0)
	maximum = 0.00523599 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0681 (43 samples)
	minimum = 5 (43 samples)
	maximum = 209.721 (43 samples)
Network latency average = 19.8121 (43 samples)
	minimum = 5 (43 samples)
	maximum = 206.581 (43 samples)
Flit latency average = 19.032 (43 samples)
	minimum = 5 (43 samples)
	maximum = 206.047 (43 samples)
Fragmentation average = 0.00162342 (43 samples)
	minimum = 0 (43 samples)
	maximum = 62.9767 (43 samples)
Injected packet rate average = 0.0735571 (43 samples)
	minimum = 0.0278127 (43 samples)
	maximum = 0.203151 (43 samples)
Accepted packet rate average = 0.0735571 (43 samples)
	minimum = 0.0251002 (43 samples)
	maximum = 0.111013 (43 samples)
Injected flit rate average = 0.078449 (43 samples)
	minimum = 0.0360255 (43 samples)
	maximum = 0.20333 (43 samples)
Accepted flit rate average = 0.078449 (43 samples)
	minimum = 0.0340251 (43 samples)
	maximum = 0.111013 (43 samples)
Injected packet size average = 1.0665 (43 samples)
Accepted packet size average = 1.0665 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 11 sec (4691 sec)
gpgpu_simulation_rate = 45307 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 2592592x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (17,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z13lud_perimeterPfii'
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 27623
gpu_sim_insn = 334560
gpu_ipc =      12.1116
gpu_tot_sim_cycle = 1295296
gpu_tot_sim_insn = 212869848
gpu_tot_ipc =     164.3407
gpu_tot_issued_cta = 9006
gpu_occupancy = 2.3565% 
gpu_tot_occupancy = 33.1155% 
max_total_param_size = 0
gpu_stall_dramfull = 144886
gpu_stall_icnt2sh    = 288089
partiton_level_parallism =       0.0892
partiton_level_parallism_total  =       0.3930
partiton_level_parallism_util =       1.0530
partiton_level_parallism_util_total  =       1.7839
L2_BW  =       7.1377 GB/Sec
L2_BW_total  =      30.0387 GB/Sec
gpu_total_sim_rate=44776

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3489936
	L1I_total_cache_misses = 52203
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 37459
L1D_cache:
	L1D_cache_core[0]: Access = 38904, Miss = 23377, Miss_rate = 0.601, Pending_hits = 2427, Reservation_fails = 12889
	L1D_cache_core[1]: Access = 38855, Miss = 23458, Miss_rate = 0.604, Pending_hits = 2586, Reservation_fails = 12893
	L1D_cache_core[2]: Access = 38648, Miss = 23336, Miss_rate = 0.604, Pending_hits = 2315, Reservation_fails = 13018
	L1D_cache_core[3]: Access = 38167, Miss = 23437, Miss_rate = 0.614, Pending_hits = 2347, Reservation_fails = 15704
	L1D_cache_core[4]: Access = 38696, Miss = 22818, Miss_rate = 0.590, Pending_hits = 2682, Reservation_fails = 11777
	L1D_cache_core[5]: Access = 39096, Miss = 23611, Miss_rate = 0.604, Pending_hits = 2598, Reservation_fails = 10966
	L1D_cache_core[6]: Access = 38873, Miss = 23581, Miss_rate = 0.607, Pending_hits = 2410, Reservation_fails = 13793
	L1D_cache_core[7]: Access = 38838, Miss = 23109, Miss_rate = 0.595, Pending_hits = 2549, Reservation_fails = 10718
	L1D_cache_core[8]: Access = 39430, Miss = 23654, Miss_rate = 0.600, Pending_hits = 2442, Reservation_fails = 11369
	L1D_cache_core[9]: Access = 38565, Miss = 22970, Miss_rate = 0.596, Pending_hits = 2695, Reservation_fails = 14099
	L1D_cache_core[10]: Access = 38629, Miss = 23659, Miss_rate = 0.612, Pending_hits = 2419, Reservation_fails = 16995
	L1D_cache_core[11]: Access = 39095, Miss = 23588, Miss_rate = 0.603, Pending_hits = 2427, Reservation_fails = 12340
	L1D_cache_core[12]: Access = 38647, Miss = 23509, Miss_rate = 0.608, Pending_hits = 2528, Reservation_fails = 15519
	L1D_cache_core[13]: Access = 38551, Miss = 23583, Miss_rate = 0.612, Pending_hits = 2339, Reservation_fails = 14823
	L1D_cache_core[14]: Access = 38295, Miss = 22858, Miss_rate = 0.597, Pending_hits = 2316, Reservation_fails = 13903
	L1D_total_cache_accesses = 581289
	L1D_total_cache_misses = 350548
	L1D_total_cache_miss_rate = 0.6031
	L1D_total_cache_pending_hits = 37080
	L1D_total_cache_reservation_fails = 200806
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 210474
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5054
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32724
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 530836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9980
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7399
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6248
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67248
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 23316
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 540816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 38406
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6680
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7399
ctas_completed 9006, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32292, 20901, 11253, 11253, 11253, 11253, 11253, 11253, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10509, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 10416, 
gpgpu_n_tot_thrd_icount = 220795488
gpgpu_n_tot_w_icount = 6899859
gpgpu_n_stall_shd_mem = 383653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 340739
gpgpu_n_mem_write_global = 149481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6908928
gpgpu_n_store_insn = 2391696
gpgpu_n_shmem_insn = 77487144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6699168
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 19261
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19261
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1363477	W0_Idle:9621177	W0_Scoreboard:8389835	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6431184
single_issue_nums: WS0:3527523	WS1:3372336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2725912 {8:340739,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10762632 {72:149481,}
traffic_breakdown_coretomem[INST_ACC_R] = 150120 {8:18765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54518240 {40:1362956,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2391696 {8:298962,}
traffic_breakdown_memtocore[INST_ACC_R] = 3002400 {40:75060,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 275 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 62 
mrq_lat_table:103292 	23104 	19921 	32607 	75842 	64614 	29212 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	908159 	633536 	113106 	7147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17666 	887 	183 	434930 	23930 	21934 	8350 	1054 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179495 	227151 	219812 	265456 	600986 	169016 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1003 	425 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.072539  9.189655  9.051988  9.738154  8.024570  9.194561  8.493473  9.752213  8.159524  9.285172  7.866469  9.579897  9.132075  9.738161  9.702929 10.729903 
dram[1]:  9.177500  9.602911 10.471472  9.759174  8.911364  8.521428  8.894382 10.475877  8.444656  9.317940  8.645245  9.845960  9.695793  9.532468 10.229391 11.228572 
dram[2]:  9.018988  7.674020  9.822500  8.484241  9.311300  8.278481  9.779736  8.077500  9.321839  8.188995  9.179426  7.927445  9.512261  9.260536 10.673016  9.338776 
dram[3]:  9.376017  8.951220  9.762557 10.181287  8.561939  8.606987 10.571744  8.968182  9.058722  8.674464 10.428941  8.403646  9.308861  9.663430 10.336232  9.909408 
dram[4]:  7.778894  9.242888  9.260870  9.611794  7.975430  9.089211  8.476562  9.713656  7.985916  9.133208  8.095975  9.113022  9.277992  9.836619  9.526749 10.762058 
dram[5]: 10.374656 10.349056 11.389937 10.645245  9.392112  9.343373  9.905340 11.296117  8.851272  9.959144  9.247934 10.065963  9.813505 11.887043 11.302682 12.144876 
average row locality = 357428/38193 = 9.358469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       879      1304       907      1313      1033      1506      1011      1488      1100      1658       848      1258       758      1178       735      1119 
dram[1]:      1107      1431      1155      1439      1311      1636      1316      1622      1469      1796      1125      1332       997      1256       951      1203 
dram[2]:      1306       889      1323       902      1498      1035      1502      1001      1653      1105      1297       799      1182       758      1128       724 
dram[3]:      1426      1110      1448      1148      1632      1319      1630      1308      1792      1477      1380      1077      1255       995      1214       943 
dram[4]:       875      1307       909      1316      1023      1501      1008      1490      1094      1653       838      1248       752      1178       735      1119 
dram[5]:      1214      1315      1270      1323      1433      1512      1439      1494      1580      1672      1193      1242      1074      1165      1046      1103 
total dram writes = 117618
bank skew: 1796/724 = 2.48
chip skew: 21154/18046 = 1.17
average mf latency per bank:
dram[0]:       5663      4476      5351      4555      4653      3681      4786      3749      4145      3488      3989      4080      3936      3991      4100      4106
dram[1]:       4475      4380      4268      3875      4021      3368      4378      3463      3853      2923      4123      3301      3807      3305      3929      3603
dram[2]:       4418      5137      4452      5091      3666      4377      3514      4705      3322      3935      3679      4116      3490      3829      3808      4251
dram[3]:       4197      4208      3903      4108      3339      3617      3349      3898      2917      3288      3211      3742      3337      3429      3569      3610
dram[4]:       5842      4300      5430      4397      4707      3510      4795      3515      4045      3264      3879      3658      3943      3411      4282      3951
dram[5]:       4050      4642      3831      4214      3544      3615      3882      3734      3559      3034      3749      3551      3519      3532      3469      3873
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1015       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        693       915       773      1185       799      1498       788      1505      1011       906      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1638253 n_act=6154 n_pre=6138 n_ref_event=0 n_req=55818 n_rd=41290 n_rd_L2_A=0 n_write=0 n_wr_bk=18095 bw_util=0.06947
n_activity=312144 dram_eff=0.3805
bk0: 2408a 1682534i bk1: 3232a 1675104i bk2: 2214a 1686688i bk3: 2846a 1680571i bk4: 2434a 1682460i bk5: 3210a 1674562i bk6: 2422a 1684405i bk7: 3212a 1677939i bk8: 2540a 1681556i bk9: 3578a 1672974i bk10: 1962a 1684827i bk11: 2706a 1679644i bk12: 1812a 1687889i bk13: 2568a 1679573i bk14: 1716a 1689107i bk15: 2430a 1683434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889946
Row_Buffer_Locality_read = 0.943158
Row_Buffer_Locality_write = 0.738711
Bank_Level_Parallism = 1.998836
Bank_Level_Parallism_Col = 1.959559
Bank_Level_Parallism_Ready = 1.162154
write_to_read_ratio_blp_rw_average = 0.493145
GrpLevelPara = 1.510223 

BW Util details:
bwutil = 0.069466 
total_CMD = 1709757 
util_bw = 118770 
Wasted_Col = 92244 
Wasted_Row = 45149 
Idle = 1453594 

BW Util Bottlenecks: 
RCDc_limit = 22540 
RCDWRc_limit = 18322 
WTRc_limit = 14606 
RTWc_limit = 59288 
CCDLc_limit = 47736 
rwq = 0 
CCDLc_limit_alone = 32511 
WTRc_limit_alone = 13074 
RTWc_limit_alone = 45595 

Commands details: 
total_CMD = 1709757 
n_nop = 1638253 
Read = 41290 
Write = 0 
L2_Alloc = 0 
L2_WB = 18095 
n_act = 6154 
n_pre = 6138 
n_ref = 0 
n_req = 55818 
total_req = 59385 

Dual Bus Interface Util: 
issued_total_row = 12292 
issued_total_col = 59385 
Row_Bus_Util =  0.007189 
CoL_Bus_Util = 0.034733 
Either_Row_CoL_Bus_Util = 0.041821 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002419 
queue_avg = 1.119668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1628921 n_act=6725 n_pre=6709 n_ref_event=0 n_req=63450 n_rd=46478 n_rd_L2_A=0 n_write=0 n_wr_bk=21146 bw_util=0.0791
n_activity=335818 dram_eff=0.4027
bk0: 2796a 1675555i bk1: 3466a 1671048i bk2: 2562a 1681288i bk3: 3070a 1676345i bk4: 2890a 1674512i bk5: 3462a 1667758i bk6: 2912a 1676431i bk7: 3452a 1674432i bk8: 3264a 1672212i bk9: 3808a 1669332i bk10: 2466a 1679081i bk11: 2814a 1676060i bk12: 2212a 1680834i bk13: 2668a 1675907i bk14: 2090a 1685253i bk15: 2546a 1681240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894232
Row_Buffer_Locality_read = 0.944124
Row_Buffer_Locality_write = 0.757601
Bank_Level_Parallism = 2.162661
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.199023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079104 
total_CMD = 1709757 
util_bw = 135248 
Wasted_Col = 99168 
Wasted_Row = 45857 
Idle = 1429484 

BW Util Bottlenecks: 
RCDc_limit = 24067 
RCDWRc_limit = 18762 
WTRc_limit = 17810 
RTWc_limit = 69605 
CCDLc_limit = 50971 
rwq = 0 
CCDLc_limit_alone = 34359 
WTRc_limit_alone = 16040 
RTWc_limit_alone = 54763 

Commands details: 
total_CMD = 1709757 
n_nop = 1628921 
Read = 46478 
Write = 0 
L2_Alloc = 0 
L2_WB = 21146 
n_act = 6725 
n_pre = 6709 
n_ref = 0 
n_req = 63450 
total_req = 67624 

Dual Bus Interface Util: 
issued_total_row = 13434 
issued_total_col = 67624 
Row_Bus_Util =  0.007857 
CoL_Bus_Util = 0.039552 
Either_Row_CoL_Bus_Util = 0.047279 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.002746 
queue_avg = 1.352492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1638151 n_act=6226 n_pre=6210 n_ref_event=0 n_req=55801 n_rd=41270 n_rd_L2_A=0 n_write=0 n_wr_bk=18102 bw_util=0.06945
n_activity=313894 dram_eff=0.3783
bk0: 3242a 1675355i bk1: 2414a 1682933i bk2: 2864a 1680560i bk3: 2216a 1686174i bk4: 3188a 1675453i bk5: 2436a 1682079i bk6: 3236a 1677835i bk7: 2406a 1684205i bk8: 3564a 1673029i bk9: 2534a 1681988i bk10: 2798a 1679307i bk11: 1862a 1687025i bk12: 2560a 1679232i bk13: 1808a 1688009i bk14: 2450a 1682610i bk15: 1692a 1689372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888676
Row_Buffer_Locality_read = 0.942428
Row_Buffer_Locality_write = 0.736013
Bank_Level_Parallism = 1.980238
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.167894
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069451 
total_CMD = 1709757 
util_bw = 118744 
Wasted_Col = 92823 
Wasted_Row = 45914 
Idle = 1452276 

BW Util Bottlenecks: 
RCDc_limit = 22804 
RCDWRc_limit = 18448 
WTRc_limit = 14710 
RTWc_limit = 57422 
CCDLc_limit = 47189 
rwq = 0 
CCDLc_limit_alone = 32231 
WTRc_limit_alone = 13257 
RTWc_limit_alone = 43917 

Commands details: 
total_CMD = 1709757 
n_nop = 1638151 
Read = 41270 
Write = 0 
L2_Alloc = 0 
L2_WB = 18102 
n_act = 6226 
n_pre = 6210 
n_ref = 0 
n_req = 55801 
total_req = 59372 

Dual Bus Interface Util: 
issued_total_row = 12436 
issued_total_col = 59372 
Row_Bus_Util =  0.007274 
CoL_Bus_Util = 0.034725 
Either_Row_CoL_Bus_Util = 0.041881 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.002821 
queue_avg = 1.083304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1628697 n_act=6804 n_pre=6788 n_ref_event=0 n_req=63518 n_rd=46538 n_rd_L2_A=0 n_write=0 n_wr_bk=21154 bw_util=0.07918
n_activity=336366 dram_eff=0.4025
bk0: 3464a 1670497i bk1: 2792a 1675638i bk2: 3086a 1675880i bk3: 2560a 1681212i bk4: 3462a 1669091i bk5: 2904a 1674051i bk6: 3460a 1674292i bk7: 2904a 1676808i bk8: 3810a 1668683i bk9: 3282a 1671032i bk10: 2914a 1676845i bk11: 2368a 1678013i bk12: 2676a 1674841i bk13: 2204a 1681930i bk14: 2568a 1680079i bk15: 2084a 1685736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893117
Row_Buffer_Locality_read = 0.943659
Row_Buffer_Locality_write = 0.754594
Bank_Level_Parallism = 2.162740
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.196599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079183 
total_CMD = 1709757 
util_bw = 135384 
Wasted_Col = 99319 
Wasted_Row = 46646 
Idle = 1428408 

BW Util Bottlenecks: 
RCDc_limit = 24437 
RCDWRc_limit = 18761 
WTRc_limit = 17263 
RTWc_limit = 70512 
CCDLc_limit = 50551 
rwq = 0 
CCDLc_limit_alone = 34172 
WTRc_limit_alone = 15626 
RTWc_limit_alone = 55770 

Commands details: 
total_CMD = 1709757 
n_nop = 1628697 
Read = 46538 
Write = 0 
L2_Alloc = 0 
L2_WB = 21154 
n_act = 6804 
n_pre = 6788 
n_ref = 0 
n_req = 63518 
total_req = 67692 

Dual Bus Interface Util: 
issued_total_row = 13592 
issued_total_col = 67692 
Row_Bus_Util =  0.007950 
CoL_Bus_Util = 0.039592 
Either_Row_CoL_Bus_Util = 0.047410 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002763 
queue_avg = 1.342627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1638411 n_act=6183 n_pre=6167 n_ref_event=463904 n_req=55657 n_rd=41156 n_rd_L2_A=0 n_write=0 n_wr_bk=18046 bw_util=0.06925
n_activity=310699 dram_eff=0.3811
bk0: 2390a 1682817i bk1: 3188a 1675059i bk2: 2234a 1687301i bk3: 2850a 1680160i bk4: 2420a 1681749i bk5: 3198a 1673654i bk6: 2426a 1684662i bk7: 3212a 1677702i bk8: 2520a 1681365i bk9: 3564a 1672791i bk10: 1934a 1685672i bk11: 2708a 1678367i bk12: 1798a 1687351i bk13: 2562a 1679261i bk14: 1712a 1689962i bk15: 2440a 1683780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889178
Row_Buffer_Locality_read = 0.942681
Row_Buffer_Locality_write = 0.737328
Bank_Level_Parallism = 2.013479
Bank_Level_Parallism_Col = 1.962253
Bank_Level_Parallism_Ready = 1.159089
write_to_read_ratio_blp_rw_average = 0.491923
GrpLevelPara = 1.506536 

BW Util details:
bwutil = 0.069252 
total_CMD = 1709757 
util_bw = 118404 
Wasted_Col = 92396 
Wasted_Row = 44207 
Idle = 1454750 

BW Util Bottlenecks: 
RCDc_limit = 22567 
RCDWRc_limit = 18351 
WTRc_limit = 15240 
RTWc_limit = 59595 
CCDLc_limit = 47544 
rwq = 0 
CCDLc_limit_alone = 32122 
WTRc_limit_alone = 13727 
RTWc_limit_alone = 45686 

Commands details: 
total_CMD = 1709757 
n_nop = 1638411 
Read = 41156 
Write = 0 
L2_Alloc = 0 
L2_WB = 18046 
n_act = 6183 
n_pre = 6167 
n_ref = 463904 
n_req = 55657 
total_req = 59202 

Dual Bus Interface Util: 
issued_total_row = 12350 
issued_total_col = 59202 
Row_Bus_Util =  0.007223 
CoL_Bus_Util = 0.034626 
Either_Row_CoL_Bus_Util = 0.041729 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002887 
queue_avg = 1.115969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1709757 n_nop=1630293 n_act=6185 n_pre=6169 n_ref_event=0 n_req=63184 n_rd=46254 n_rd_L2_A=0 n_write=0 n_wr_bk=21075 bw_util=0.07876
n_activity=325927 dram_eff=0.4132
bk0: 2782a 1676345i bk1: 3348a 1672217i bk2: 2582a 1679800i bk3: 3072a 1676996i bk4: 2894a 1672831i bk5: 3464a 1669680i bk6: 2912a 1675465i bk7: 3456a 1674930i bk8: 3248a 1671007i bk9: 3802a 1669402i bk10: 2386a 1677628i bk11: 2820a 1676566i bk12: 2188a 1679532i bk13: 2664a 1679786i bk14: 2090a 1683109i bk15: 2546a 1682621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902349
Row_Buffer_Locality_read = 0.949367
Row_Buffer_Locality_write = 0.773893
Bank_Level_Parallism = 2.241694
Bank_Level_Parallism_Col = 2.178906
Bank_Level_Parallism_Ready = 1.197225
write_to_read_ratio_blp_rw_average = 0.524629
GrpLevelPara = 1.685139 

BW Util details:
bwutil = 0.078759 
total_CMD = 1709757 
util_bw = 134658 
Wasted_Col = 98151 
Wasted_Row = 37767 
Idle = 1439181 

BW Util Bottlenecks: 
RCDc_limit = 21560 
RCDWRc_limit = 16907 
WTRc_limit = 19066 
RTWc_limit = 78381 
CCDLc_limit = 48339 
rwq = 0 
CCDLc_limit_alone = 33906 
WTRc_limit_alone = 17491 
RTWc_limit_alone = 65523 

Commands details: 
total_CMD = 1709757 
n_nop = 1630293 
Read = 46254 
Write = 0 
L2_Alloc = 0 
L2_WB = 21075 
n_act = 6185 
n_pre = 6169 
n_ref = 0 
n_req = 63184 
total_req = 67329 

Dual Bus Interface Util: 
issued_total_row = 12354 
issued_total_col = 67329 
Row_Bus_Util =  0.007226 
CoL_Bus_Util = 0.039379 
Either_Row_CoL_Bus_Util = 0.046477 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.002756 
queue_avg = 1.260229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129080, Miss = 23280, Miss_rate = 0.180, Pending_hits = 8553, Reservation_fails = 6759
L2_cache_bank[1]: Access = 155350, Miss = 30916, Miss_rate = 0.199, Pending_hits = 10502, Reservation_fails = 8459
L2_cache_bank[2]: Access = 141522, Miss = 27684, Miss_rate = 0.196, Pending_hits = 9569, Reservation_fails = 7266
L2_cache_bank[3]: Access = 154506, Miss = 33144, Miss_rate = 0.215, Pending_hits = 11083, Reservation_fails = 11123
L2_cache_bank[4]: Access = 154444, Miss = 31046, Miss_rate = 0.201, Pending_hits = 10312, Reservation_fails = 7602
L2_cache_bank[5]: Access = 129120, Miss = 23122, Miss_rate = 0.179, Pending_hits = 8651, Reservation_fails = 8415
L2_cache_bank[6]: Access = 153340, Miss = 33294, Miss_rate = 0.217, Pending_hits = 10696, Reservation_fails = 7641
L2_cache_bank[7]: Access = 142666, Miss = 27564, Miss_rate = 0.193, Pending_hits = 9810, Reservation_fails = 7331
L2_cache_bank[8]: Access = 127618, Miss = 23196, Miss_rate = 0.182, Pending_hits = 8268, Reservation_fails = 5786
L2_cache_bank[9]: Access = 154594, Miss = 30852, Miss_rate = 0.200, Pending_hits = 10396, Reservation_fails = 8254
L2_cache_bank[10]: Access = 141988, Miss = 27558, Miss_rate = 0.194, Pending_hits = 9464, Reservation_fails = 6309
L2_cache_bank[11]: Access = 152780, Miss = 33026, Miss_rate = 0.216, Pending_hits = 10483, Reservation_fails = 7238
L2_total_cache_accesses = 1737008
L2_total_cache_misses = 344682
L2_total_cache_miss_rate = 0.1984
L2_total_cache_pending_hits = 117787
L2_total_cache_reservation_fails = 92183
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 180763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22002
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11007
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13216
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1212
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 125
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9780
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 375
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1212
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 221060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14928
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 290
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9780
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1737008
icnt_total_pkts_simt_to_mem=658481
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08796
	minimum = 5
	maximum = 18
Network latency average = 5.08432
	minimum = 5
	maximum = 18
Slowest packet = 2234755
Flit latency average = 5.04918
	minimum = 5
	maximum = 18
Slowest flit = 2383709
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0151055
	minimum = 0.00564747 (at node 14)
	maximum = 0.0546646 (at node 18)
Accepted packet rate average = 0.0151055
	minimum = 0.00470622 (at node 17)
	maximum = 0.0273685 (at node 1)
Injected flit rate average = 0.0158121
	minimum = 0.00676972 (at node 14)
	maximum = 0.0546646 (at node 18)
Accepted flit rate average= 0.0158121
	minimum = 0.00543026 (at node 17)
	maximum = 0.0273685 (at node 1)
Injected packet length average = 1.04678
Accepted packet length average = 1.04678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7049 (44 samples)
	minimum = 5 (44 samples)
	maximum = 205.364 (44 samples)
Network latency average = 19.4774 (44 samples)
	minimum = 5 (44 samples)
	maximum = 202.295 (44 samples)
Flit latency average = 18.7142 (44 samples)
	minimum = 5 (44 samples)
	maximum = 201.773 (44 samples)
Fragmentation average = 0.00158653 (44 samples)
	minimum = 0 (44 samples)
	maximum = 61.5455 (44 samples)
Injected packet rate average = 0.0722287 (44 samples)
	minimum = 0.0273089 (44 samples)
	maximum = 0.199777 (44 samples)
Accepted packet rate average = 0.0722287 (44 samples)
	minimum = 0.0246367 (44 samples)
	maximum = 0.109112 (44 samples)
Injected flit rate average = 0.0770254 (44 samples)
	minimum = 0.0353606 (44 samples)
	maximum = 0.199951 (44 samples)
Accepted flit rate average = 0.0770254 (44 samples)
	minimum = 0.0333753 (44 samples)
	maximum = 0.109112 (44 samples)
Injected packet size average = 1.06641 (44 samples)
Accepted packet size average = 1.06641 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 14 sec (4754 sec)
gpgpu_simulation_rate = 44776 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 2573529x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (17,17,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z12lud_internalPfii'
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 14265
gpu_sim_insn = 6880512
gpu_ipc =     482.3352
gpu_tot_sim_cycle = 1309561
gpu_tot_sim_insn = 219750360
gpu_tot_ipc =     167.8046
gpu_tot_issued_cta = 9295
gpu_occupancy = 76.2984% 
gpu_tot_occupancy = 33.7811% 
max_total_param_size = 0
gpu_stall_dramfull = 156357
gpu_stall_icnt2sh    = 300600
partiton_level_parallism =       1.1391
partiton_level_parallism_total  =       0.4011
partiton_level_parallism_util =       1.7961
partiton_level_parallism_util_total  =       1.7843
L2_BW  =      87.5398 GB/Sec
L2_BW_total  =      30.6650 GB/Sec
gpu_total_sim_rate=45743

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3598600
	L1I_total_cache_misses = 53741
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39283
L1D_cache:
	L1D_cache_core[0]: Access = 40184, Miss = 24167, Miss_rate = 0.601, Pending_hits = 2495, Reservation_fails = 14355
	L1D_cache_core[1]: Access = 40135, Miss = 24278, Miss_rate = 0.605, Pending_hits = 2716, Reservation_fails = 13737
	L1D_cache_core[2]: Access = 40056, Miss = 24164, Miss_rate = 0.603, Pending_hits = 2377, Reservation_fails = 13409
	L1D_cache_core[3]: Access = 39447, Miss = 24269, Miss_rate = 0.615, Pending_hits = 2438, Reservation_fails = 16372
	L1D_cache_core[4]: Access = 39976, Miss = 23686, Miss_rate = 0.593, Pending_hits = 2741, Reservation_fails = 12816
	L1D_cache_core[5]: Access = 40376, Miss = 24418, Miss_rate = 0.605, Pending_hits = 2686, Reservation_fails = 11837
	L1D_cache_core[6]: Access = 40089, Miss = 24397, Miss_rate = 0.609, Pending_hits = 2494, Reservation_fails = 14265
	L1D_cache_core[7]: Access = 39990, Miss = 23823, Miss_rate = 0.596, Pending_hits = 2618, Reservation_fails = 11110
	L1D_cache_core[8]: Access = 40582, Miss = 24438, Miss_rate = 0.602, Pending_hits = 2477, Reservation_fails = 12280
	L1D_cache_core[9]: Access = 39845, Miss = 23826, Miss_rate = 0.598, Pending_hits = 2743, Reservation_fails = 15954
	L1D_cache_core[10]: Access = 39781, Miss = 24390, Miss_rate = 0.613, Pending_hits = 2530, Reservation_fails = 18522
	L1D_cache_core[11]: Access = 40311, Miss = 24314, Miss_rate = 0.603, Pending_hits = 2487, Reservation_fails = 14259
	L1D_cache_core[12]: Access = 39799, Miss = 24265, Miss_rate = 0.610, Pending_hits = 2587, Reservation_fails = 16562
	L1D_cache_core[13]: Access = 39703, Miss = 24300, Miss_rate = 0.612, Pending_hits = 2474, Reservation_fails = 16226
	L1D_cache_core[14]: Access = 39511, Miss = 23690, Miss_rate = 0.600, Pending_hits = 2333, Reservation_fails = 15434
	L1D_total_cache_accesses = 599785
	L1D_total_cache_misses = 362425
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 38196
	L1D_total_cache_reservation_fails = 217138
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217410
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 637962
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11518
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9223
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7711
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81120
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27940
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 649480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50168
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11249
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9223
ctas_completed 9295, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32664, 21273, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 227676000
gpgpu_n_tot_w_icount = 7114875
gpgpu_n_stall_shd_mem = 394961
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352289
gpgpu_n_mem_write_global = 154105
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7130880
gpgpu_n_store_insn = 2465680
gpgpu_n_shmem_insn = 80002600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921120
gpgpu_n_shmem_bkconflict = 88200
gpgpu_n_l1cache_bkconflict = 21321
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1411749	W0_Idle:9630358	W0_Scoreboard:8528698	W1:4740	W2:4440	W3:4140	W4:3840	W5:3540	W6:3240	W7:2940	W8:2640	W9:2340	W10:2040	W11:1740	W12:1440	W13:1140	W14:840	W15:510	W16:429105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3635031	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2818312 {8:352289,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11095560 {72:154105,}
traffic_breakdown_coretomem[INST_ACC_R] = 150720 {8:18840,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56366240 {40:1409156,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465680 {8:308210,}
traffic_breakdown_memtocore[INST_ACC_R] = 3014400 {40:75360,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:106046 	23634 	20371 	33262 	76925 	65525 	29411 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	935161 	652546 	121646 	8043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17722 	900 	183 	447317 	25142 	23158 	9306 	1251 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183398 	234619 	226554 	272479 	624980 	175334 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1008 	445 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.138818  9.237687  9.084337  9.684597  8.023867  9.240741  8.609255  9.748918  8.231308  9.360902  7.906705  9.637755  9.294339  9.860724  9.891213 10.874599 
dram[1]:  9.233251  9.606996 10.451327  9.753394  8.966517  8.480836  8.909890 10.502155  8.498120  9.355516  8.668354  9.863184  9.834951  9.667533 10.390681 11.393651 
dram[2]:  9.067086  7.751825  9.767157  8.495774  9.395789  8.250000  9.796976  8.174447  9.397727  8.260564  9.236967  7.950464  9.629428  9.429119 10.815873  9.526530 
dram[3]:  9.420202  9.019370  9.756757 10.193084  8.550088  8.628205 10.596529  9.062780  9.098807  8.725528 10.437659  8.458763  9.437975  9.805825 10.486957 10.069686 
dram[4]:  7.845387  9.302174  9.262196  9.536057  8.014388  9.136735  8.548470  9.711206  8.059908  9.209647  8.084592  9.113801  9.447876  9.960564  9.711934 10.909967 
dram[5]: 10.431694 10.395784 11.422360 10.704082  9.439635  9.293542  9.968974 11.336515  8.938105  9.971319  9.289973 10.096605  9.971061 12.039867 11.482759 12.328622 
average row locality = 364010/38676 = 9.411780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       897      1322       931      1337      1065      1538      1043      1520      1132      1690       865      1275       769      1190       748      1132 
dram[1]:      1125      1449      1179      1463      1343      1668      1348      1654      1501      1828      1142      1354      1008      1276       964      1223 
dram[2]:      1324       908      1347       925      1530      1067      1534      1033      1685      1137      1314       814      1193       770      1141       738 
dram[3]:      1444      1129      1472      1171      1664      1351      1662      1340      1824      1509      1402      1092      1274      1007      1234       957 
dram[4]:       893      1326       933      1339      1055      1533      1040      1522      1126      1685       855      1263       764      1190       748      1133 
dram[5]:      1234      1334      1294      1346      1465      1544      1471      1526      1614      1704      1220      1254      1091      1179      1061      1123 
total dram writes = 119836
bank skew: 1828/738 = 2.48
chip skew: 21532/18405 = 1.17
average mf latency per bank:
dram[0]:       5589      4442      5469      4680      4579      3658      4704      3726      4093      3475      3968      4060      3921      3978      4072      4089
dram[1]:       4431      4506      4436      4454      3979      3690      4332      3813      3823      3199      4104      3487      3797      3483      3912      3811
dram[2]:       4384      5070      4568      5309      3641      4308      3497      4625      3308      3891      3664      4095      3485      3811      3793      4215
dram[3]:       4288      4167      4336      4367      3621      3587      3630      3869      3152      3280      3380      3735      3512      3421      3748      3594
dram[4]:       5762      4266      5527      4560      4632      3486      4712      3493      3991      3249      3855      3646      3923      3404      4249      3932
dram[5]:       4025      4768      4025      4935      3529      3951      3865      4058      3554      3311      3720      3809      3507      3739      3467      4086
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1351       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1110      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1655839 n_act=6233 n_pre=6217 n_ref_event=0 n_req=56905 n_rd=42018 n_rd_L2_A=0 n_write=0 n_wr_bk=18454 bw_util=0.06997
n_activity=318564 dram_eff=0.3797
bk0: 2440a 1701054i bk1: 3264a 1693622i bk2: 2246a 1705203i bk3: 2878a 1698836i bk4: 2498a 1700670i bk5: 3274a 1692802i bk6: 2486a 1702770i bk7: 3276a 1696188i bk8: 2604a 1699699i bk9: 3642a 1691236i bk10: 2006a 1703293i bk11: 2750a 1698180i bk12: 1844a 1706395i bk13: 2600a 1698133i bk14: 1748a 1707722i bk15: 2462a 1702091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890660
Row_Buffer_Locality_read = 0.943453
Row_Buffer_Locality_write = 0.741654
Bank_Level_Parallism = 1.993231
Bank_Level_Parallism_Col = 1.954795
Bank_Level_Parallism_Ready = 1.160465
write_to_read_ratio_blp_rw_average = 0.493492
GrpLevelPara = 1.508079 

BW Util details:
bwutil = 0.069967 
total_CMD = 1728586 
util_bw = 120944 
Wasted_Col = 94055 
Wasted_Row = 45891 
Idle = 1467696 

BW Util Bottlenecks: 
RCDc_limit = 22829 
RCDWRc_limit = 18604 
WTRc_limit = 14972 
RTWc_limit = 60397 
CCDLc_limit = 48597 
rwq = 0 
CCDLc_limit_alone = 33055 
WTRc_limit_alone = 13407 
RTWc_limit_alone = 46420 

Commands details: 
total_CMD = 1728586 
n_nop = 1655839 
Read = 42018 
Write = 0 
L2_Alloc = 0 
L2_WB = 18454 
n_act = 6233 
n_pre = 6217 
n_ref = 0 
n_req = 56905 
total_req = 60472 

Dual Bus Interface Util: 
issued_total_row = 12450 
issued_total_col = 60472 
Row_Bus_Util =  0.007202 
CoL_Bus_Util = 0.034984 
Either_Row_CoL_Bus_Util = 0.042085 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002406 
queue_avg = 1.120613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1646468 n_act=6813 n_pre=6797 n_ref_event=0 n_req=64557 n_rd=47206 n_rd_L2_A=0 n_write=0 n_wr_bk=21525 bw_util=0.07952
n_activity=342320 dram_eff=0.4016
bk0: 2828a 1694130i bk1: 3498a 1689279i bk2: 2594a 1699797i bk3: 3102a 1694724i bk4: 2954a 1692727i bk5: 3526a 1685768i bk6: 2976a 1694737i bk7: 3516a 1692610i bk8: 3328a 1690519i bk9: 3872a 1687665i bk10: 2510a 1697554i bk11: 2858a 1694490i bk12: 2244a 1699236i bk13: 2700a 1694358i bk14: 2122a 1703799i bk15: 2578a 1699867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894682
Row_Buffer_Locality_read = 0.944308
Row_Buffer_Locality_write = 0.759668
Bank_Level_Parallism = 2.156282
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.197445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079523 
total_CMD = 1728586 
util_bw = 137462 
Wasted_Col = 101014 
Wasted_Row = 46638 
Idle = 1443472 

BW Util Bottlenecks: 
RCDc_limit = 24413 
RCDWRc_limit = 19072 
WTRc_limit = 18025 
RTWc_limit = 71109 
CCDLc_limit = 51909 
rwq = 0 
CCDLc_limit_alone = 34923 
WTRc_limit_alone = 16233 
RTWc_limit_alone = 55915 

Commands details: 
total_CMD = 1728586 
n_nop = 1646468 
Read = 47206 
Write = 0 
L2_Alloc = 0 
L2_WB = 21525 
n_act = 6813 
n_pre = 6797 
n_ref = 0 
n_req = 64557 
total_req = 68731 

Dual Bus Interface Util: 
issued_total_row = 13610 
issued_total_col = 68731 
Row_Bus_Util =  0.007873 
CoL_Bus_Util = 0.039761 
Either_Row_CoL_Bus_Util = 0.047506 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.002716 
queue_avg = 1.350230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1655737 n_act=6305 n_pre=6289 n_ref_event=0 n_req=56887 n_rd=41998 n_rd_L2_A=0 n_write=0 n_wr_bk=18460 bw_util=0.06995
n_activity=320400 dram_eff=0.3774
bk0: 3274a 1693828i bk1: 2450a 1701479i bk2: 2896a 1698915i bk3: 2248a 1704599i bk4: 3252a 1693818i bk5: 2500a 1700217i bk6: 3300a 1696092i bk7: 2470a 1702578i bk8: 3628a 1691368i bk9: 2598a 1700257i bk10: 2842a 1697808i bk11: 1902a 1705480i bk12: 2592a 1697718i bk13: 1840a 1706453i bk14: 2482a 1701230i bk15: 1724a 1707900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889412
Row_Buffer_Locality_read = 0.942735
Row_Buffer_Locality_write = 0.739002
Bank_Level_Parallism = 1.974364
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069951 
total_CMD = 1728586 
util_bw = 120916 
Wasted_Col = 94650 
Wasted_Row = 46741 
Idle = 1466279 

BW Util Bottlenecks: 
RCDc_limit = 23103 
RCDWRc_limit = 18711 
WTRc_limit = 14975 
RTWc_limit = 58686 
CCDLc_limit = 48118 
rwq = 0 
CCDLc_limit_alone = 32788 
WTRc_limit_alone = 13498 
RTWc_limit_alone = 44833 

Commands details: 
total_CMD = 1728586 
n_nop = 1655737 
Read = 41998 
Write = 0 
L2_Alloc = 0 
L2_WB = 18460 
n_act = 6305 
n_pre = 6289 
n_ref = 0 
n_req = 56887 
total_req = 60458 

Dual Bus Interface Util: 
issued_total_row = 12594 
issued_total_col = 60458 
Row_Bus_Util =  0.007286 
CoL_Bus_Util = 0.034975 
Either_Row_CoL_Bus_Util = 0.042144 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.002787 
queue_avg = 1.082693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1646264 n_act=6883 n_pre=6867 n_ref_event=0 n_req=64624 n_rd=47266 n_rd_L2_A=0 n_write=0 n_wr_bk=21532 bw_util=0.0796
n_activity=342754 dram_eff=0.4014
bk0: 3496a 1688792i bk1: 2828a 1694159i bk2: 3118a 1694156i bk3: 2592a 1699719i bk4: 3526a 1687186i bk5: 2968a 1692279i bk6: 3524a 1692485i bk7: 2968a 1695121i bk8: 3874a 1686953i bk9: 3346a 1689381i bk10: 2958a 1695321i bk11: 2408a 1696521i bk12: 2708a 1693380i bk13: 2236a 1700435i bk14: 2600a 1698698i bk15: 2116a 1704314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893724
Row_Buffer_Locality_read = 0.943934
Row_Buffer_Locality_write = 0.757000
Bank_Level_Parallism = 2.156634
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.194778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.079600 
total_CMD = 1728586 
util_bw = 137596 
Wasted_Col = 101106 
Wasted_Row = 47324 
Idle = 1442560 

BW Util Bottlenecks: 
RCDc_limit = 24727 
RCDWRc_limit = 19040 
WTRc_limit = 17623 
RTWc_limit = 71920 
CCDLc_limit = 51413 
rwq = 0 
CCDLc_limit_alone = 34698 
WTRc_limit_alone = 15949 
RTWc_limit_alone = 56879 

Commands details: 
total_CMD = 1728586 
n_nop = 1646264 
Read = 47266 
Write = 0 
L2_Alloc = 0 
L2_WB = 21532 
n_act = 6883 
n_pre = 6867 
n_ref = 0 
n_req = 64624 
total_req = 68798 

Dual Bus Interface Util: 
issued_total_row = 13750 
issued_total_col = 68798 
Row_Bus_Util =  0.007954 
CoL_Bus_Util = 0.039800 
Either_Row_CoL_Bus_Util = 0.047624 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.002745 
queue_avg = 1.339426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1655983 n_act=6268 n_pre=6252 n_ref_event=463904 n_req=56744 n_rd=41884 n_rd_L2_A=0 n_write=0 n_wr_bk=18405 bw_util=0.06976
n_activity=317230 dram_eff=0.3801
bk0: 2422a 1701413i bk1: 3224a 1693585i bk2: 2266a 1705746i bk3: 2882a 1698431i bk4: 2484a 1699975i bk5: 3262a 1691917i bk6: 2490a 1702955i bk7: 3276a 1695913i bk8: 2584a 1699501i bk9: 3628a 1691139i bk10: 1978a 1704132i bk11: 2748a 1696836i bk12: 1830a 1705852i bk13: 2594a 1697762i bk14: 1744a 1708567i bk15: 2472a 1702355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889803
Row_Buffer_Locality_read = 0.942938
Row_Buffer_Locality_write = 0.740040
Bank_Level_Parallism = 2.007044
Bank_Level_Parallism_Col = 1.956895
Bank_Level_Parallism_Ready = 1.157743
write_to_read_ratio_blp_rw_average = 0.492557
GrpLevelPara = 1.503660 

BW Util details:
bwutil = 0.069755 
total_CMD = 1728586 
util_bw = 120578 
Wasted_Col = 94303 
Wasted_Row = 45000 
Idle = 1468705 

BW Util Bottlenecks: 
RCDc_limit = 22878 
RCDWRc_limit = 18662 
WTRc_limit = 15512 
RTWc_limit = 60928 
CCDLc_limit = 48497 
rwq = 0 
CCDLc_limit_alone = 32706 
WTRc_limit_alone = 13976 
RTWc_limit_alone = 46673 

Commands details: 
total_CMD = 1728586 
n_nop = 1655983 
Read = 41884 
Write = 0 
L2_Alloc = 0 
L2_WB = 18405 
n_act = 6268 
n_pre = 6252 
n_ref = 463904 
n_req = 56744 
total_req = 60289 

Dual Bus Interface Util: 
issued_total_row = 12520 
issued_total_col = 60289 
Row_Bus_Util =  0.007243 
CoL_Bus_Util = 0.034878 
Either_Row_CoL_Bus_Util = 0.042001 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.002837 
queue_avg = 1.115057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11506
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728586 n_nop=1647868 n_act=6258 n_pre=6242 n_ref_event=0 n_req=64293 n_rd=46978 n_rd_L2_A=0 n_write=0 n_wr_bk=21460 bw_util=0.07918
n_activity=332316 dram_eff=0.4119
bk0: 2814a 1694901i bk1: 3380a 1690712i bk2: 2614a 1698288i bk3: 3104a 1695331i bk4: 2958a 1690977i bk5: 3528a 1687740i bk6: 2976a 1693723i bk7: 3520a 1693132i bk8: 3312a 1689210i bk9: 3866a 1687673i bk10: 2430a 1696014i bk11: 2860a 1695136i bk12: 2220a 1698041i bk13: 2696a 1698276i bk14: 2122a 1701688i bk15: 2578a 1701191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902898
Row_Buffer_Locality_read = 0.949593
Row_Buffer_Locality_write = 0.776206
Bank_Level_Parallism = 2.234920
Bank_Level_Parallism_Col = 2.173590
Bank_Level_Parallism_Ready = 1.195599
write_to_read_ratio_blp_rw_average = 0.524902
GrpLevelPara = 1.683054 

BW Util details:
bwutil = 0.079184 
total_CMD = 1728586 
util_bw = 136876 
Wasted_Col = 99979 
Wasted_Row = 38361 
Idle = 1453370 

BW Util Bottlenecks: 
RCDc_limit = 21828 
RCDWRc_limit = 17167 
WTRc_limit = 19498 
RTWc_limit = 79880 
CCDLc_limit = 49085 
rwq = 0 
CCDLc_limit_alone = 34394 
WTRc_limit_alone = 17893 
RTWc_limit_alone = 66794 

Commands details: 
total_CMD = 1728586 
n_nop = 1647868 
Read = 46978 
Write = 0 
L2_Alloc = 0 
L2_WB = 21460 
n_act = 6258 
n_pre = 6242 
n_ref = 0 
n_req = 64293 
total_req = 68438 

Dual Bus Interface Util: 
issued_total_row = 12500 
issued_total_col = 68438 
Row_Bus_Util =  0.007231 
CoL_Bus_Util = 0.039592 
Either_Row_CoL_Bus_Util = 0.046696 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.002726 
queue_avg = 1.255983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25598

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132352, Miss = 23826, Miss_rate = 0.180, Pending_hits = 8668, Reservation_fails = 6768
L2_cache_bank[1]: Access = 158662, Miss = 31462, Miss_rate = 0.198, Pending_hits = 10647, Reservation_fails = 8460
L2_cache_bank[2]: Access = 144870, Miss = 28230, Miss_rate = 0.195, Pending_hits = 9629, Reservation_fails = 7266
L2_cache_bank[3]: Access = 162786, Miss = 33772, Miss_rate = 0.207, Pending_hits = 11154, Reservation_fails = 11125
L2_cache_bank[4]: Access = 157760, Miss = 31592, Miss_rate = 0.200, Pending_hits = 10464, Reservation_fails = 7607
L2_cache_bank[5]: Access = 132700, Miss = 23666, Miss_rate = 0.178, Pending_hits = 8765, Reservation_fails = 8515
L2_cache_bank[6]: Access = 161634, Miss = 33926, Miss_rate = 0.210, Pending_hits = 10780, Reservation_fails = 7642
L2_cache_bank[7]: Access = 146346, Miss = 28108, Miss_rate = 0.192, Pending_hits = 9874, Reservation_fails = 7332
L2_cache_bank[8]: Access = 130886, Miss = 23742, Miss_rate = 0.181, Pending_hits = 8394, Reservation_fails = 5788
L2_cache_bank[9]: Access = 158170, Miss = 31396, Miss_rate = 0.198, Pending_hits = 10547, Reservation_fails = 8259
L2_cache_bank[10]: Access = 145344, Miss = 28104, Miss_rate = 0.193, Pending_hits = 9528, Reservation_fails = 6310
L2_cache_bank[11]: Access = 161246, Miss = 33654, Miss_rate = 0.209, Pending_hits = 10554, Reservation_fails = 7239
L2_total_cache_accesses = 1792756
L2_total_cache_misses = 351478
L2_total_cache_miss_rate = 0.1961
L2_total_cache_pending_hits = 119004
L2_total_cache_reservation_fails = 92311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12204
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13484
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9876
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1232
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 267260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15228
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 322
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9876
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1792756
icnt_total_pkts_simt_to_mem=679354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.2882
	minimum = 5
	maximum = 1211
Network latency average = 55.8178
	minimum = 5
	maximum = 1211
Slowest packet = 2252956
Flit latency average = 53.1661
	minimum = 5
	maximum = 1211
Slowest flit = 2402437
Fragmentation average = 0.0171813
	minimum = 0
	maximum = 312
Injected packet rate average = 0.18693
	minimum = 0.0683491 (at node 13)
	maximum = 0.593481 (at node 26)
Accepted packet rate average = 0.18693
	minimum = 0.0700315 (at node 23)
	maximum = 0.283491 (at node 4)
Injected flit rate average = 0.198935
	minimum = 0.0885384 (at node 13)
	maximum = 0.593481 (at node 26)
Accepted flit rate average= 0.198935
	minimum = 0.0955485 (at node 23)
	maximum = 0.283491 (at node 4)
Injected packet length average = 1.06422
Accepted packet length average = 1.06422
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5845 (45 samples)
	minimum = 5 (45 samples)
	maximum = 227.711 (45 samples)
Network latency average = 20.2849 (45 samples)
	minimum = 5 (45 samples)
	maximum = 224.711 (45 samples)
Flit latency average = 19.4798 (45 samples)
	minimum = 5 (45 samples)
	maximum = 224.2 (45 samples)
Fragmentation average = 0.00193308 (45 samples)
	minimum = 0 (45 samples)
	maximum = 67.1111 (45 samples)
Injected packet rate average = 0.0747776 (45 samples)
	minimum = 0.0282209 (45 samples)
	maximum = 0.208526 (45 samples)
Accepted packet rate average = 0.0747776 (45 samples)
	minimum = 0.0256454 (45 samples)
	maximum = 0.112987 (45 samples)
Injected flit rate average = 0.0797345 (45 samples)
	minimum = 0.0365423 (45 samples)
	maximum = 0.208696 (45 samples)
Accepted flit rate average = 0.0797345 (45 samples)
	minimum = 0.0347569 (45 samples)
	maximum = 0.112987 (45 samples)
Injected packet size average = 1.06629 (45 samples)
Accepted packet size average = 1.06629 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 4 sec (4804 sec)
gpgpu_simulation_rate = 45743 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 2573529x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26987
gpu_sim_insn = 19880
gpu_ipc =       0.7367
gpu_tot_sim_cycle = 1336548
gpu_tot_sim_insn = 219770240
gpu_tot_ipc =     164.4312
gpu_tot_issued_cta = 9296
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.7171% 
max_total_param_size = 0
gpu_stall_dramfull = 156357
gpu_stall_icnt2sh    = 300600
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3930
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7842
L2_BW  =       0.1179 GB/Sec
L2_BW_total  =      30.0482 GB/Sec
gpu_total_sim_rate=45201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3600272
	L1I_total_cache_misses = 53753
	L1I_total_cache_miss_rate = 0.0149
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39283
L1D_cache:
	L1D_cache_core[0]: Access = 40184, Miss = 24167, Miss_rate = 0.601, Pending_hits = 2495, Reservation_fails = 14355
	L1D_cache_core[1]: Access = 40135, Miss = 24278, Miss_rate = 0.605, Pending_hits = 2716, Reservation_fails = 13737
	L1D_cache_core[2]: Access = 40056, Miss = 24164, Miss_rate = 0.603, Pending_hits = 2377, Reservation_fails = 13409
	L1D_cache_core[3]: Access = 39478, Miss = 24285, Miss_rate = 0.615, Pending_hits = 2438, Reservation_fails = 16372
	L1D_cache_core[4]: Access = 39976, Miss = 23686, Miss_rate = 0.593, Pending_hits = 2741, Reservation_fails = 12816
	L1D_cache_core[5]: Access = 40376, Miss = 24418, Miss_rate = 0.605, Pending_hits = 2686, Reservation_fails = 11837
	L1D_cache_core[6]: Access = 40089, Miss = 24397, Miss_rate = 0.609, Pending_hits = 2494, Reservation_fails = 14265
	L1D_cache_core[7]: Access = 39990, Miss = 23823, Miss_rate = 0.596, Pending_hits = 2618, Reservation_fails = 11110
	L1D_cache_core[8]: Access = 40582, Miss = 24438, Miss_rate = 0.602, Pending_hits = 2477, Reservation_fails = 12280
	L1D_cache_core[9]: Access = 39845, Miss = 23826, Miss_rate = 0.598, Pending_hits = 2743, Reservation_fails = 15954
	L1D_cache_core[10]: Access = 39781, Miss = 24390, Miss_rate = 0.613, Pending_hits = 2530, Reservation_fails = 18522
	L1D_cache_core[11]: Access = 40311, Miss = 24314, Miss_rate = 0.603, Pending_hits = 2487, Reservation_fails = 14259
	L1D_cache_core[12]: Access = 39799, Miss = 24265, Miss_rate = 0.610, Pending_hits = 2587, Reservation_fails = 16562
	L1D_cache_core[13]: Access = 39703, Miss = 24300, Miss_rate = 0.612, Pending_hits = 2474, Reservation_fails = 16226
	L1D_cache_core[14]: Access = 39511, Miss = 23690, Miss_rate = 0.600, Pending_hits = 2333, Reservation_fails = 15434
	L1D_total_cache_accesses = 599816
	L1D_total_cache_misses = 362441
	L1D_total_cache_miss_rate = 0.6043
	L1D_total_cache_pending_hits = 38196
	L1D_total_cache_reservation_fails = 217138
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217416
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 61463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39666
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 639622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11530
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9223
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 7711
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81136
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27955
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 651152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 50168
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11249
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9223
ctas_completed 9296, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
32664, 21273, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 227770368
gpgpu_n_tot_w_icount = 7117824
gpgpu_n_stall_shd_mem = 395465
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 352305
gpgpu_n_mem_write_global = 154120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7131136
gpgpu_n_store_insn = 2465920
gpgpu_n_shmem_insn = 80007296
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6921216
gpgpu_n_shmem_bkconflict = 88704
gpgpu_n_l1cache_bkconflict = 21321
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88704
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1411749	W0_Idle:9661352	W0_Scoreboard:8548727	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:429416	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646200
single_issue_nums: WS0:3637980	WS1:3479844	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2818440 {8:352305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11096640 {72:154120,}
traffic_breakdown_coretomem[INST_ACC_R] = 150816 {8:18852,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56368800 {40:1409220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2465920 {8:308240,}
traffic_breakdown_memtocore[INST_ACC_R] = 3016320 {40:75408,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:106052 	23634 	20371 	33262 	76931 	65525 	29411 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	935255 	652546 	121646 	8043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17734 	900 	183 	447348 	25142 	23158 	9306 	1251 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	183476 	234635 	226554 	272479 	624980 	175334 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1018 	445 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     21572     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     16682     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     19581     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     15758     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.138818  9.237687  9.084337  9.684597  8.023867  9.240741  8.609255  9.748918  8.231308  9.360902  7.906705  9.637755  9.294339  9.860724  9.891213 10.874599 
dram[1]:  9.233251  9.606996 10.451327  9.753394  8.966517  8.480836  8.909890 10.502155  8.498120  9.355516  8.668354  9.863184  9.834951  9.667533 10.390681 11.393651 
dram[2]:  9.067086  7.751825  9.767157  8.495774  9.395789  8.250000  9.796976  8.174447  9.397727  8.260564  9.236967  7.950464  9.629428  9.429119 10.815873  9.526530 
dram[3]:  9.420202  9.019370  9.756757 10.193084  8.550088  8.628205 10.596529  9.062780  9.098807  8.725528 10.437659  8.458763  9.437975  9.805825 10.486957 10.069686 
dram[4]:  7.835821  9.302174  9.262196  9.536057  8.014388  9.136735  8.548470  9.711206  8.059908  9.209647  8.084592  9.113801  9.451737  9.960564  9.711934 10.909967 
dram[5]: 10.414169 10.395784 11.422360 10.704082  9.439635  9.293542  9.968974 11.336515  8.938105  9.971319  9.289973 10.096605  9.977492 12.043189 11.482759 12.328622 
average row locality = 364022/38678 = 9.411604
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       897      1322       931      1337      1065      1538      1043      1520      1132      1690       865      1275       769      1190       748      1132 
dram[1]:      1125      1449      1179      1463      1343      1668      1348      1654      1501      1828      1142      1354      1008      1276       964      1223 
dram[2]:      1324       908      1347       925      1530      1067      1534      1033      1685      1137      1314       814      1193       770      1141       738 
dram[3]:      1444      1129      1472      1171      1664      1351      1662      1340      1824      1509      1402      1092      1274      1007      1234       957 
dram[4]:       893      1326       933      1339      1055      1533      1040      1522      1126      1685       855      1263       765      1190       748      1133 
dram[5]:      1234      1334      1294      1346      1465      1544      1471      1526      1614      1704      1220      1254      1093      1180      1061      1123 
total dram writes = 119840
bank skew: 1828/738 = 2.48
chip skew: 21532/18406 = 1.17
average mf latency per bank:
dram[0]:       5589      4442      5469      4680      4579      3658      4704      3726      4093      3475      3968      4060      3921      3978      4072      4089
dram[1]:       4431      4506      4436      4454      3979      3693      4332      3813      3823      3199      4104      3487      3797      3483      3912      3811
dram[2]:       4384      5070      4568      5309      3641      4308      3497      4625      3308      3891      3664      4095      3485      3811      3793      4215
dram[3]:       4288      4167      4336      4367      3624      3587      3630      3869      3152      3280      3380      3735      3512      3421      3748      3594
dram[4]:       5762      4266      5527      4560      4632      3486      4712      3493      3991      3249      3855      3646      3918      3404      4249      3932
dram[5]:       4025      4768      4025      4935      3530      3953      3865      4058      3554      3311      3720      3809      3500      3735      3467      4086
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1351       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1110      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1691461 n_act=6233 n_pre=6217 n_ref_event=0 n_req=56905 n_rd=42018 n_rd_L2_A=0 n_write=0 n_wr_bk=18454 bw_util=0.06855
n_activity=318564 dram_eff=0.3797
bk0: 2440a 1736676i bk1: 3264a 1729244i bk2: 2246a 1740825i bk3: 2878a 1734458i bk4: 2498a 1736292i bk5: 3274a 1728424i bk6: 2486a 1738392i bk7: 3276a 1731810i bk8: 2604a 1735321i bk9: 3642a 1726858i bk10: 2006a 1738915i bk11: 2750a 1733802i bk12: 1844a 1742017i bk13: 2600a 1733755i bk14: 1748a 1743344i bk15: 2462a 1737713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890660
Row_Buffer_Locality_read = 0.943453
Row_Buffer_Locality_write = 0.741654
Bank_Level_Parallism = 1.993231
Bank_Level_Parallism_Col = 1.954795
Bank_Level_Parallism_Ready = 1.160465
write_to_read_ratio_blp_rw_average = 0.493492
GrpLevelPara = 1.508079 

BW Util details:
bwutil = 0.068554 
total_CMD = 1764208 
util_bw = 120944 
Wasted_Col = 94055 
Wasted_Row = 45891 
Idle = 1503318 

BW Util Bottlenecks: 
RCDc_limit = 22829 
RCDWRc_limit = 18604 
WTRc_limit = 14972 
RTWc_limit = 60397 
CCDLc_limit = 48597 
rwq = 0 
CCDLc_limit_alone = 33055 
WTRc_limit_alone = 13407 
RTWc_limit_alone = 46420 

Commands details: 
total_CMD = 1764208 
n_nop = 1691461 
Read = 42018 
Write = 0 
L2_Alloc = 0 
L2_WB = 18454 
n_act = 6233 
n_pre = 6217 
n_ref = 0 
n_req = 56905 
total_req = 60472 

Dual Bus Interface Util: 
issued_total_row = 12450 
issued_total_col = 60472 
Row_Bus_Util =  0.007057 
CoL_Bus_Util = 0.034277 
Either_Row_CoL_Bus_Util = 0.041235 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002406 
queue_avg = 1.097986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1682090 n_act=6813 n_pre=6797 n_ref_event=0 n_req=64557 n_rd=47206 n_rd_L2_A=0 n_write=0 n_wr_bk=21525 bw_util=0.07792
n_activity=342320 dram_eff=0.4016
bk0: 2828a 1729752i bk1: 3498a 1724901i bk2: 2594a 1735419i bk3: 3102a 1730346i bk4: 2954a 1728349i bk5: 3526a 1721390i bk6: 2976a 1730359i bk7: 3516a 1728232i bk8: 3328a 1726141i bk9: 3872a 1723287i bk10: 2510a 1733176i bk11: 2858a 1730112i bk12: 2244a 1734858i bk13: 2700a 1729980i bk14: 2122a 1739421i bk15: 2578a 1735489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894682
Row_Buffer_Locality_read = 0.944308
Row_Buffer_Locality_write = 0.759668
Bank_Level_Parallism = 2.156282
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.197445
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077917 
total_CMD = 1764208 
util_bw = 137462 
Wasted_Col = 101014 
Wasted_Row = 46638 
Idle = 1479094 

BW Util Bottlenecks: 
RCDc_limit = 24413 
RCDWRc_limit = 19072 
WTRc_limit = 18025 
RTWc_limit = 71109 
CCDLc_limit = 51909 
rwq = 0 
CCDLc_limit_alone = 34923 
WTRc_limit_alone = 16233 
RTWc_limit_alone = 55915 

Commands details: 
total_CMD = 1764208 
n_nop = 1682090 
Read = 47206 
Write = 0 
L2_Alloc = 0 
L2_WB = 21525 
n_act = 6813 
n_pre = 6797 
n_ref = 0 
n_req = 64557 
total_req = 68731 

Dual Bus Interface Util: 
issued_total_row = 13610 
issued_total_col = 68731 
Row_Bus_Util =  0.007715 
CoL_Bus_Util = 0.038959 
Either_Row_CoL_Bus_Util = 0.046547 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.002716 
queue_avg = 1.322966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1691359 n_act=6305 n_pre=6289 n_ref_event=0 n_req=56887 n_rd=41998 n_rd_L2_A=0 n_write=0 n_wr_bk=18460 bw_util=0.06854
n_activity=320400 dram_eff=0.3774
bk0: 3274a 1729450i bk1: 2450a 1737101i bk2: 2896a 1734537i bk3: 2248a 1740221i bk4: 3252a 1729440i bk5: 2500a 1735839i bk6: 3300a 1731714i bk7: 2470a 1738200i bk8: 3628a 1726990i bk9: 2598a 1735879i bk10: 2842a 1733430i bk11: 1902a 1741102i bk12: 2592a 1733340i bk13: 1840a 1742075i bk14: 2482a 1736852i bk15: 1724a 1743522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889412
Row_Buffer_Locality_read = 0.942735
Row_Buffer_Locality_write = 0.739002
Bank_Level_Parallism = 1.974364
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068538 
total_CMD = 1764208 
util_bw = 120916 
Wasted_Col = 94650 
Wasted_Row = 46741 
Idle = 1501901 

BW Util Bottlenecks: 
RCDc_limit = 23103 
RCDWRc_limit = 18711 
WTRc_limit = 14975 
RTWc_limit = 58686 
CCDLc_limit = 48118 
rwq = 0 
CCDLc_limit_alone = 32788 
WTRc_limit_alone = 13498 
RTWc_limit_alone = 44833 

Commands details: 
total_CMD = 1764208 
n_nop = 1691359 
Read = 41998 
Write = 0 
L2_Alloc = 0 
L2_WB = 18460 
n_act = 6305 
n_pre = 6289 
n_ref = 0 
n_req = 56887 
total_req = 60458 

Dual Bus Interface Util: 
issued_total_row = 12594 
issued_total_col = 60458 
Row_Bus_Util =  0.007139 
CoL_Bus_Util = 0.034269 
Either_Row_CoL_Bus_Util = 0.041293 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.002787 
queue_avg = 1.060832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1681886 n_act=6883 n_pre=6867 n_ref_event=0 n_req=64624 n_rd=47266 n_rd_L2_A=0 n_write=0 n_wr_bk=21532 bw_util=0.07799
n_activity=342754 dram_eff=0.4014
bk0: 3496a 1724414i bk1: 2828a 1729781i bk2: 3118a 1729778i bk3: 2592a 1735341i bk4: 3526a 1722808i bk5: 2968a 1727901i bk6: 3524a 1728107i bk7: 2968a 1730743i bk8: 3874a 1722575i bk9: 3346a 1725003i bk10: 2958a 1730943i bk11: 2408a 1732143i bk12: 2708a 1729002i bk13: 2236a 1736057i bk14: 2600a 1734320i bk15: 2116a 1739936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893724
Row_Buffer_Locality_read = 0.943934
Row_Buffer_Locality_write = 0.757000
Bank_Level_Parallism = 2.156634
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.194778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.077993 
total_CMD = 1764208 
util_bw = 137596 
Wasted_Col = 101106 
Wasted_Row = 47324 
Idle = 1478182 

BW Util Bottlenecks: 
RCDc_limit = 24727 
RCDWRc_limit = 19040 
WTRc_limit = 17623 
RTWc_limit = 71920 
CCDLc_limit = 51413 
rwq = 0 
CCDLc_limit_alone = 34698 
WTRc_limit_alone = 15949 
RTWc_limit_alone = 56879 

Commands details: 
total_CMD = 1764208 
n_nop = 1681886 
Read = 47266 
Write = 0 
L2_Alloc = 0 
L2_WB = 21532 
n_act = 6883 
n_pre = 6867 
n_ref = 0 
n_req = 64624 
total_req = 68798 

Dual Bus Interface Util: 
issued_total_row = 13750 
issued_total_col = 68798 
Row_Bus_Util =  0.007794 
CoL_Bus_Util = 0.038997 
Either_Row_CoL_Bus_Util = 0.046662 
Issued_on_Two_Bus_Simul_Util = 0.000128 
issued_two_Eff = 0.002745 
queue_avg = 1.312381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1691598 n_act=6269 n_pre=6253 n_ref_event=463904 n_req=56749 n_rd=41888 n_rd_L2_A=0 n_write=0 n_wr_bk=18406 bw_util=0.06835
n_activity=317282 dram_eff=0.3801
bk0: 2426a 1737005i bk1: 3224a 1729205i bk2: 2266a 1741367i bk3: 2882a 1734052i bk4: 2484a 1735597i bk5: 3262a 1727539i bk6: 2490a 1738577i bk7: 3276a 1731535i bk8: 2584a 1735123i bk9: 3628a 1726761i bk10: 1978a 1739754i bk11: 2748a 1732458i bk12: 1830a 1741474i bk13: 2594a 1733384i bk14: 1744a 1744190i bk15: 2472a 1737978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889795
Row_Buffer_Locality_read = 0.942919
Row_Buffer_Locality_write = 0.740058
Bank_Level_Parallism = 2.006913
Bank_Level_Parallism_Col = 1.956792
Bank_Level_Parallism_Ready = 1.157730
write_to_read_ratio_blp_rw_average = 0.492508
GrpLevelPara = 1.503605 

BW Util details:
bwutil = 0.068352 
total_CMD = 1764208 
util_bw = 120588 
Wasted_Col = 94318 
Wasted_Row = 45010 
Idle = 1504292 

BW Util Bottlenecks: 
RCDc_limit = 22890 
RCDWRc_limit = 18662 
WTRc_limit = 15512 
RTWc_limit = 60928 
CCDLc_limit = 48500 
rwq = 0 
CCDLc_limit_alone = 32709 
WTRc_limit_alone = 13976 
RTWc_limit_alone = 46673 

Commands details: 
total_CMD = 1764208 
n_nop = 1691598 
Read = 41888 
Write = 0 
L2_Alloc = 0 
L2_WB = 18406 
n_act = 6269 
n_pre = 6253 
n_ref = 463904 
n_req = 56749 
total_req = 60294 

Dual Bus Interface Util: 
issued_total_row = 12522 
issued_total_col = 60294 
Row_Bus_Util =  0.007098 
CoL_Bus_Util = 0.034176 
Either_Row_CoL_Bus_Util = 0.041157 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.002837 
queue_avg = 1.092584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1336623 -   mf: uid=6367671, sid4294967295:w4294967295, part=5, addr=0xc00abc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1336523), 
Ready @ 1336629 -   mf: uid=6367672, sid4294967295:w4294967295, part=5, addr=0xc00ad400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1336529), 
Ready @ 1336635 -   mf: uid=6367673, sid4294967295:w4294967295, part=5, addr=0xc00aec00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1336535), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764208 n_nop=1683481 n_act=6259 n_pre=6243 n_ref_event=0 n_req=64300 n_rd=46982 n_rd_L2_A=0 n_write=0 n_wr_bk=21463 bw_util=0.07759
n_activity=332390 dram_eff=0.4118
bk0: 2818a 1730493i bk1: 3380a 1726333i bk2: 2614a 1733910i bk3: 3104a 1730953i bk4: 2958a 1726599i bk5: 3528a 1723362i bk6: 2976a 1729345i bk7: 3520a 1728754i bk8: 3312a 1724832i bk9: 3866a 1723295i bk10: 2430a 1731636i bk11: 2860a 1730758i bk12: 2220a 1733663i bk13: 2696a 1733898i bk14: 2122a 1737310i bk15: 2578a 1736813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902893
Row_Buffer_Locality_read = 0.949576
Row_Buffer_Locality_write = 0.776244
Bank_Level_Parallism = 2.234759
Bank_Level_Parallism_Col = 2.173465
Bank_Level_Parallism_Ready = 1.195579
write_to_read_ratio_blp_rw_average = 0.524860
GrpLevelPara = 1.682982 

BW Util details:
bwutil = 0.077593 
total_CMD = 1764208 
util_bw = 136890 
Wasted_Col = 99994 
Wasted_Row = 38371 
Idle = 1488953 

BW Util Bottlenecks: 
RCDc_limit = 21840 
RCDWRc_limit = 17167 
WTRc_limit = 19499 
RTWc_limit = 79880 
CCDLc_limit = 49088 
rwq = 0 
CCDLc_limit_alone = 34397 
WTRc_limit_alone = 17894 
RTWc_limit_alone = 66794 

Commands details: 
total_CMD = 1764208 
n_nop = 1683481 
Read = 46982 
Write = 0 
L2_Alloc = 0 
L2_WB = 21463 
n_act = 6259 
n_pre = 6243 
n_ref = 0 
n_req = 64300 
total_req = 68445 

Dual Bus Interface Util: 
issued_total_row = 12502 
issued_total_col = 68445 
Row_Bus_Util =  0.007086 
CoL_Bus_Util = 0.038796 
Either_Row_CoL_Bus_Util = 0.045758 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.002725 
queue_avg = 1.230663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23066

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132360, Miss = 23826, Miss_rate = 0.180, Pending_hits = 8668, Reservation_fails = 6768
L2_cache_bank[1]: Access = 158662, Miss = 31462, Miss_rate = 0.198, Pending_hits = 10647, Reservation_fails = 8460
L2_cache_bank[2]: Access = 144878, Miss = 28230, Miss_rate = 0.195, Pending_hits = 9629, Reservation_fails = 7266
L2_cache_bank[3]: Access = 162816, Miss = 33772, Miss_rate = 0.207, Pending_hits = 11154, Reservation_fails = 11125
L2_cache_bank[4]: Access = 157768, Miss = 31592, Miss_rate = 0.200, Pending_hits = 10464, Reservation_fails = 7607
L2_cache_bank[5]: Access = 132700, Miss = 23666, Miss_rate = 0.178, Pending_hits = 8765, Reservation_fails = 8515
L2_cache_bank[6]: Access = 161676, Miss = 33926, Miss_rate = 0.210, Pending_hits = 10780, Reservation_fails = 7642
L2_cache_bank[7]: Access = 146346, Miss = 28108, Miss_rate = 0.192, Pending_hits = 9874, Reservation_fails = 7332
L2_cache_bank[8]: Access = 130894, Miss = 23746, Miss_rate = 0.181, Pending_hits = 8394, Reservation_fails = 5788
L2_cache_bank[9]: Access = 158170, Miss = 31396, Miss_rate = 0.198, Pending_hits = 10547, Reservation_fails = 8259
L2_cache_bank[10]: Access = 145352, Miss = 28108, Miss_rate = 0.193, Pending_hits = 9528, Reservation_fails = 6310
L2_cache_bank[11]: Access = 161276, Miss = 33664, Miss_rate = 0.209, Pending_hits = 10554, Reservation_fails = 7239
L2_total_cache_accesses = 1792898
L2_total_cache_misses = 351496
L2_total_cache_miss_rate = 0.1960
L2_total_cache_pending_hits = 119004
L2_total_cache_reservation_fails = 92311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12204
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13524
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9876
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 390
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1232
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 267324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55910
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15276
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 322
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9876
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1792898
icnt_total_pkts_simt_to_mem=679412
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.4
	minimum = 5
	maximum = 12
Network latency average = 5.17838
	minimum = 5
	maximum = 7
Slowest packet = 2318141
Flit latency average = 5.09
	minimum = 5
	maximum = 7
Slowest flit = 2472297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253895
	minimum = 0 (at node 0)
	maximum = 0.00159336 (at node 3)
Accepted packet rate average = 0.000253895
	minimum = 0 (at node 0)
	maximum = 0.00526179 (at node 3)
Injected flit rate average = 0.000274481
	minimum = 0 (at node 0)
	maximum = 0.00214918 (at node 3)
Accepted flit rate average= 0.000274481
	minimum = 0 (at node 0)
	maximum = 0.00526179 (at node 3)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2327 (46 samples)
	minimum = 5 (46 samples)
	maximum = 223.022 (46 samples)
Network latency average = 19.9565 (46 samples)
	minimum = 5 (46 samples)
	maximum = 219.978 (46 samples)
Flit latency average = 19.167 (46 samples)
	minimum = 5 (46 samples)
	maximum = 219.478 (46 samples)
Fragmentation average = 0.00189105 (46 samples)
	minimum = 0 (46 samples)
	maximum = 65.6522 (46 samples)
Injected packet rate average = 0.0731575 (46 samples)
	minimum = 0.0276074 (46 samples)
	maximum = 0.204027 (46 samples)
Accepted packet rate average = 0.0731575 (46 samples)
	minimum = 0.0250879 (46 samples)
	maximum = 0.110645 (46 samples)
Injected flit rate average = 0.0780071 (46 samples)
	minimum = 0.0357479 (46 samples)
	maximum = 0.204206 (46 samples)
Accepted flit rate average = 0.0780071 (46 samples)
	minimum = 0.0340013 (46 samples)
	maximum = 0.110645 (46 samples)
Injected packet size average = 1.06629 (46 samples)
Accepted packet size average = 1.06629 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 2 sec (4862 sec)
gpgpu_simulation_rate = 45201 (inst/sec)
gpgpu_simulation_rate = 274 (cycle/sec)
gpgpu_silicon_slowdown = 2554744x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (16,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z13lud_perimeterPfii'
Destroy streams for kernel 47: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 47 
kernel_stream_id = 62360
gpu_sim_cycle = 27920
gpu_sim_insn = 314880
gpu_ipc =      11.2779
gpu_tot_sim_cycle = 1364468
gpu_tot_sim_insn = 220085120
gpu_tot_ipc =     161.2974
gpu_tot_issued_cta = 9312
gpu_occupancy = 2.2224% 
gpu_tot_occupancy = 32.7629% 
max_total_param_size = 0
gpu_stall_dramfull = 156357
gpu_stall_icnt2sh    = 300600
partiton_level_parallism =       0.0866
partiton_level_parallism_total  =       0.3868
partiton_level_parallism_util =       1.0606
partiton_level_parallism_util_total  =       1.7786
L2_BW  =       6.9607 GB/Sec
L2_BW_total  =      29.5758 GB/Sec
gpu_total_sim_rate=44623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3610032
	L1I_total_cache_misses = 54993
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 39283
L1D_cache:
	L1D_cache_core[0]: Access = 40263, Miss = 24215, Miss_rate = 0.601, Pending_hits = 2495, Reservation_fails = 14355
	L1D_cache_core[1]: Access = 40214, Miss = 24326, Miss_rate = 0.605, Pending_hits = 2716, Reservation_fails = 13737
	L1D_cache_core[2]: Access = 40135, Miss = 24212, Miss_rate = 0.603, Pending_hits = 2377, Reservation_fails = 13409
	L1D_cache_core[3]: Access = 39557, Miss = 24333, Miss_rate = 0.615, Pending_hits = 2438, Reservation_fails = 16372
	L1D_cache_core[4]: Access = 40134, Miss = 23766, Miss_rate = 0.592, Pending_hits = 2749, Reservation_fails = 12816
	L1D_cache_core[5]: Access = 40455, Miss = 24466, Miss_rate = 0.605, Pending_hits = 2686, Reservation_fails = 11837
	L1D_cache_core[6]: Access = 40168, Miss = 24445, Miss_rate = 0.609, Pending_hits = 2494, Reservation_fails = 14265
	L1D_cache_core[7]: Access = 40069, Miss = 23871, Miss_rate = 0.596, Pending_hits = 2618, Reservation_fails = 11110
	L1D_cache_core[8]: Access = 40661, Miss = 24486, Miss_rate = 0.602, Pending_hits = 2477, Reservation_fails = 12280
	L1D_cache_core[9]: Access = 39924, Miss = 23874, Miss_rate = 0.598, Pending_hits = 2743, Reservation_fails = 15954
	L1D_cache_core[10]: Access = 39860, Miss = 24438, Miss_rate = 0.613, Pending_hits = 2530, Reservation_fails = 18522
	L1D_cache_core[11]: Access = 40390, Miss = 24362, Miss_rate = 0.603, Pending_hits = 2487, Reservation_fails = 14259
	L1D_cache_core[12]: Access = 39878, Miss = 24313, Miss_rate = 0.610, Pending_hits = 2587, Reservation_fails = 16562
	L1D_cache_core[13]: Access = 39782, Miss = 24348, Miss_rate = 0.612, Pending_hits = 2474, Reservation_fails = 16226
	L1D_cache_core[14]: Access = 39590, Miss = 23738, Miss_rate = 0.600, Pending_hits = 2333, Reservation_fails = 15434
	L1D_total_cache_accesses = 601080
	L1D_total_cache_misses = 363193
	L1D_total_cache_miss_rate = 0.6042
	L1D_total_cache_pending_hits = 38204
	L1D_total_cache_reservation_fails = 217138
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 217560
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 144
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1240
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 71
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 496
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9760

Total_core_cache_fail_stats:
ctas_completed 9312, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
33870, 21273, 11625, 11625, 11625, 11625, 11625, 11625, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 11160, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10881, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 10788, 
gpgpu_n_tot_thrd_icount = 228387840
gpgpu_n_tot_w_icount = 7137120
gpgpu_n_stall_shd_mem = 399049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 353057
gpgpu_n_mem_write_global = 154616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2473856
gpgpu_n_shmem_insn = 80109184
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6924288
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 21321
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21321
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 285440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1413107	W0_Idle:10259636	W0_Scoreboard:8765281	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6646632
single_issue_nums: WS0:3656070	WS1:3481050	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2824456 {8:353057,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11132352 {72:154616,}
traffic_breakdown_coretomem[INST_ACC_R] = 160168 {8:20021,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56489120 {40:1412228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2473856 {8:309232,}
traffic_breakdown_memtocore[INST_ACC_R] = 3203360 {40:80084,}
maxmflatency = 1505 
max_icnt2mem_latency = 1488 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 276 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:106462 	23705 	20371 	33262 	76964 	65525 	29411 	6951 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	939255 	652546 	121646 	8043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18865 	933 	188 	448596 	25142 	23158 	9306 	1251 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187276 	234761 	226628 	272479 	624980 	175334 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1050 	445 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.122762  9.217484  9.084337  9.684597  8.071599  9.290123  8.609255  9.748918  8.231308  9.360902  7.906705  9.637755  9.332075  9.894151  9.891213 10.874599 
dram[1]:  9.212346  9.586065 10.451327  9.753394  9.011161  8.522648  8.909890 10.502155  8.498120  9.355516  8.668354  9.863184  9.867314  9.698701 10.390681 11.393651 
dram[2]:  9.050104  7.726392  9.767157  8.495774  9.437895  8.299020  9.796976  8.174447  9.397727  8.260564  9.236967  7.950464  9.656675  9.467433 10.815873  9.526530 
dram[3]:  9.402414  8.987952  9.756757 10.193084  8.585238  8.670940 10.596529  9.062780  9.098807  8.725528 10.437659  8.458763  9.463291  9.838188 10.486957 10.069686 
dram[4]:  7.828784  9.272727  9.262196  9.536057  8.071942  9.177551  8.548470  9.711206  8.059908  9.209647  8.084592  9.113801  9.494208  9.988732  9.711934 10.909967 
dram[5]: 10.362163 10.377623 11.393188 10.709184  9.494306  9.324219  9.968974 11.336515  8.938105  9.954199  9.289973 10.112271 10.016077 12.086379 11.490421 12.353357 
average row locality = 364536/38705 = 9.418318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       899      1323       931      1337      1065      1538      1043      1520      1132      1690       865      1275       779      1202       748      1132 
dram[1]:      1127      1450      1179      1463      1343      1668      1348      1654      1501      1828      1142      1354      1018      1288       964      1223 
dram[2]:      1326       909      1347       925      1530      1067      1534      1033      1685      1137      1314       814      1203       780      1141       738 
dram[3]:      1446      1130      1472      1171      1664      1351      1662      1340      1824      1509      1402      1092      1284      1017      1234       957 
dram[4]:       894      1327       933      1339      1055      1533      1040      1522      1126      1685       855      1263       776      1200       748      1133 
dram[5]:      1242      1343      1296      1348      1465      1549      1471      1526      1614      1705      1220      1260      1105      1193      1063      1130 
total dram writes = 120026
bank skew: 1828/738 = 2.48
chip skew: 21555/18429 = 1.17
average mf latency per bank:
dram[0]:       5577      4438      5469      4680      4597      3673      4704      3726      4093      3475      3968      4060      3871      3938      4072      4089
dram[1]:       4423      4508      4436      4458      3994      3735      4332      3821      3823      3206      4104      3493      3759      3455      3912      3816
dram[2]:       4377      5064      4568      5309      3654      4326      3497      4625      3308      3891      3664      4095      3456      3762      3793      4215
dram[3]:       4286      4164      4340      4367      3669      3602      3637      3869      3159      3280      3386      3735      3490      3387      3753      3594
dram[4]:       5756      4263      5527      4560      4653      3500      4712      3493      3991      3249      3855      3646      3862      3375      4249      3932
dram[5]:       4000      4739      4021      4931      3548      3982      3868      4064      3557      3314      3723      3795      3464      3698      3462      4064
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1422      1148      1351       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1017      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1110      1074      1091      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1728222 n_act=6237 n_pre=6221 n_ref_event=0 n_req=56990 n_rd=42078 n_rd_L2_A=0 n_write=0 n_wr_bk=18479 bw_util=0.06725
n_activity=319276 dram_eff=0.3793
bk0: 2448a 1773477i bk1: 3272a 1766041i bk2: 2246a 1777675i bk3: 2878a 1771310i bk4: 2518a 1773122i bk5: 3298a 1765250i bk6: 2486a 1775245i bk7: 3276a 1768663i bk8: 2604a 1772174i bk9: 3642a 1763711i bk10: 2006a 1775770i bk11: 2750a 1770657i bk12: 1844a 1778754i bk13: 2600a 1770473i bk14: 1748a 1780200i bk15: 2462a 1774570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890753
Row_Buffer_Locality_read = 0.943486
Row_Buffer_Locality_write = 0.741953
Bank_Level_Parallism = 1.992076
Bank_Level_Parallism_Col = 1.953644
Bank_Level_Parallism_Ready = 1.160241
write_to_read_ratio_blp_rw_average = 0.493847
GrpLevelPara = 1.507210 

BW Util details:
bwutil = 0.067246 
total_CMD = 1801062 
util_bw = 121114 
Wasted_Col = 94268 
Wasted_Row = 45935 
Idle = 1539745 

BW Util Bottlenecks: 
RCDc_limit = 22853 
RCDWRc_limit = 18618 
WTRc_limit = 14973 
RTWc_limit = 60566 
CCDLc_limit = 48688 
rwq = 0 
CCDLc_limit_alone = 33094 
WTRc_limit_alone = 13408 
RTWc_limit_alone = 46537 

Commands details: 
total_CMD = 1801062 
n_nop = 1728222 
Read = 42078 
Write = 0 
L2_Alloc = 0 
L2_WB = 18479 
n_act = 6237 
n_pre = 6221 
n_ref = 0 
n_req = 56990 
total_req = 60557 

Dual Bus Interface Util: 
issued_total_row = 12458 
issued_total_col = 60557 
Row_Bus_Util =  0.006917 
CoL_Bus_Util = 0.033623 
Either_Row_CoL_Bus_Util = 0.040443 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002403 
queue_avg = 1.075610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1718851 n_act=6817 n_pre=6801 n_ref_event=0 n_req=64642 n_rd=47266 n_rd_L2_A=0 n_write=0 n_wr_bk=21550 bw_util=0.07642
n_activity=343023 dram_eff=0.4012
bk0: 2836a 1766554i bk1: 3506a 1761698i bk2: 2594a 1772269i bk3: 3102a 1767198i bk4: 2974a 1765180i bk5: 3550a 1758217i bk6: 2976a 1767213i bk7: 3516a 1765086i bk8: 3328a 1762995i bk9: 3872a 1760141i bk10: 2510a 1770030i bk11: 2858a 1766966i bk12: 2244a 1771594i bk13: 2700a 1766698i bk14: 2122a 1776277i bk15: 2578a 1772346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894759
Row_Buffer_Locality_read = 0.944336
Row_Buffer_Locality_write = 0.759899
Bank_Level_Parallism = 2.154989
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.197203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076417 
total_CMD = 1801062 
util_bw = 137632 
Wasted_Col = 101227 
Wasted_Row = 46682 
Idle = 1515521 

BW Util Bottlenecks: 
RCDc_limit = 24437 
RCDWRc_limit = 19086 
WTRc_limit = 18026 
RTWc_limit = 71278 
CCDLc_limit = 51997 
rwq = 0 
CCDLc_limit_alone = 34959 
WTRc_limit_alone = 16234 
RTWc_limit_alone = 56032 

Commands details: 
total_CMD = 1801062 
n_nop = 1718851 
Read = 47266 
Write = 0 
L2_Alloc = 0 
L2_WB = 21550 
n_act = 6817 
n_pre = 6801 
n_ref = 0 
n_req = 64642 
total_req = 68816 

Dual Bus Interface Util: 
issued_total_row = 13618 
issued_total_col = 68816 
Row_Bus_Util =  0.007561 
CoL_Bus_Util = 0.038209 
Either_Row_CoL_Bus_Util = 0.045646 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.002713 
queue_avg = 1.295987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1728130 n_act=6309 n_pre=6293 n_ref_event=0 n_req=56962 n_rd=42050 n_rd_L2_A=0 n_write=0 n_wr_bk=18483 bw_util=0.06722
n_activity=321048 dram_eff=0.3771
bk0: 3282a 1766252i bk1: 2454a 1773903i bk2: 2896a 1771387i bk3: 2248a 1777072i bk4: 3272a 1766269i bk5: 2520a 1772669i bk6: 3300a 1768567i bk7: 2470a 1775054i bk8: 3628a 1763844i bk9: 2598a 1772733i bk10: 2842a 1770284i bk11: 1902a 1777957i bk12: 2592a 1770077i bk13: 1840a 1778833i bk14: 2482a 1773708i bk15: 1724a 1780379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889488
Row_Buffer_Locality_read = 0.942759
Row_Buffer_Locality_write = 0.739270
Bank_Level_Parallism = 1.973341
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067219 
total_CMD = 1801062 
util_bw = 121066 
Wasted_Col = 94837 
Wasted_Row = 46785 
Idle = 1538374 

BW Util Bottlenecks: 
RCDc_limit = 23127 
RCDWRc_limit = 18725 
WTRc_limit = 14976 
RTWc_limit = 58829 
CCDLc_limit = 48194 
rwq = 0 
CCDLc_limit_alone = 32820 
WTRc_limit_alone = 13499 
RTWc_limit_alone = 44932 

Commands details: 
total_CMD = 1801062 
n_nop = 1728130 
Read = 42050 
Write = 0 
L2_Alloc = 0 
L2_WB = 18483 
n_act = 6309 
n_pre = 6293 
n_ref = 0 
n_req = 56962 
total_req = 60533 

Dual Bus Interface Util: 
issued_total_row = 12602 
issued_total_col = 60533 
Row_Bus_Util =  0.006997 
CoL_Bus_Util = 0.033610 
Either_Row_CoL_Bus_Util = 0.040494 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.002783 
queue_avg = 1.039215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1718657 n_act=6887 n_pre=6871 n_ref_event=0 n_req=64699 n_rd=47318 n_rd_L2_A=0 n_write=0 n_wr_bk=21555 bw_util=0.07648
n_activity=343348 dram_eff=0.4012
bk0: 3504a 1761217i bk1: 2832a 1766583i bk2: 3118a 1766626i bk3: 2592a 1772192i bk4: 3546a 1759637i bk5: 2988a 1764733i bk6: 3524a 1764960i bk7: 2968a 1767596i bk8: 3874a 1759428i bk9: 3346a 1761857i bk10: 2958a 1767797i bk11: 2408a 1768998i bk12: 2708a 1765740i bk13: 2236a 1772815i bk14: 2600a 1771176i bk15: 2116a 1776794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893785
Row_Buffer_Locality_read = 0.943954
Row_Buffer_Locality_write = 0.757206
Bank_Level_Parallism = 2.155583
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.194565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076480 
total_CMD = 1801062 
util_bw = 137746 
Wasted_Col = 101291 
Wasted_Row = 47356 
Idle = 1514669 

BW Util Bottlenecks: 
RCDc_limit = 24751 
RCDWRc_limit = 19052 
WTRc_limit = 17625 
RTWc_limit = 72063 
CCDLc_limit = 51489 
rwq = 0 
CCDLc_limit_alone = 34730 
WTRc_limit_alone = 15951 
RTWc_limit_alone = 56978 

Commands details: 
total_CMD = 1801062 
n_nop = 1718657 
Read = 47318 
Write = 0 
L2_Alloc = 0 
L2_WB = 21555 
n_act = 6887 
n_pre = 6871 
n_ref = 0 
n_req = 64699 
total_req = 68873 

Dual Bus Interface Util: 
issued_total_row = 13758 
issued_total_col = 68873 
Row_Bus_Util =  0.007639 
CoL_Bus_Util = 0.038240 
Either_Row_CoL_Bus_Util = 0.045754 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.002743 
queue_avg = 1.285615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1728371 n_act=6272 n_pre=6256 n_ref_event=463904 n_req=56824 n_rd=41940 n_rd_L2_A=0 n_write=0 n_wr_bk=18429 bw_util=0.06704
n_activity=317910 dram_eff=0.3798
bk0: 2430a 1773838i bk1: 3228a 1766009i bk2: 2266a 1778217i bk3: 2882a 1770904i bk4: 2508a 1772421i bk5: 3282a 1764371i bk6: 2490a 1775429i bk7: 3276a 1768387i bk8: 2584a 1771976i bk9: 3628a 1763615i bk10: 1978a 1776608i bk11: 2748a 1769313i bk12: 1830a 1778191i bk13: 2594a 1770142i bk14: 1744a 1781046i bk15: 2472a 1774835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889888
Row_Buffer_Locality_read = 0.942966
Row_Buffer_Locality_write = 0.740325
Bank_Level_Parallism = 2.005907
Bank_Level_Parallism_Col = 1.955789
Bank_Level_Parallism_Ready = 1.157536
write_to_read_ratio_blp_rw_average = 0.492891
GrpLevelPara = 1.502850 

BW Util details:
bwutil = 0.067037 
total_CMD = 1801062 
util_bw = 120738 
Wasted_Col = 94503 
Wasted_Row = 45044 
Idle = 1540777 

BW Util Bottlenecks: 
RCDc_limit = 22902 
RCDWRc_limit = 18676 
WTRc_limit = 15512 
RTWc_limit = 61084 
CCDLc_limit = 48579 
rwq = 0 
CCDLc_limit_alone = 32740 
WTRc_limit_alone = 13976 
RTWc_limit_alone = 46781 

Commands details: 
total_CMD = 1801062 
n_nop = 1728371 
Read = 41940 
Write = 0 
L2_Alloc = 0 
L2_WB = 18429 
n_act = 6272 
n_pre = 6256 
n_ref = 463904 
n_req = 56824 
total_req = 60369 

Dual Bus Interface Util: 
issued_total_row = 12528 
issued_total_col = 60369 
Row_Bus_Util =  0.006956 
CoL_Bus_Util = 0.033519 
Either_Row_CoL_Bus_Util = 0.040360 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002834 
queue_avg = 1.070279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1364477 -   mf: uid=6387701, sid4294967295:w4294967295, part=5, addr=0xc00b8700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1364377), 
Ready @ 1364531 -   mf: uid=6387702, sid4294967295:w4294967295, part=5, addr=0xc00cfc00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1364431), 
Ready @ 1364543 -   mf: uid=6387703, sid4294967295:w4294967295, part=5, addr=0xc00d0700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1364443), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1801062 n_nop=1720200 n_act=6267 n_pre=6251 n_ref_event=0 n_req=64419 n_rd=47034 n_rd_L2_A=0 n_write=0 n_wr_bk=21530 bw_util=0.07614
n_activity=333308 dram_eff=0.4114
bk0: 2822a 1767255i bk1: 3384a 1763135i bk2: 2614a 1770738i bk3: 3104a 1767803i bk4: 2982a 1763425i bk5: 3548a 1760173i bk6: 2976a 1766196i bk7: 3520a 1765607i bk8: 3312a 1761687i bk9: 3866a 1760128i bk10: 2430a 1768489i bk11: 2860a 1767611i bk12: 2220a 1770497i bk13: 2696a 1770556i bk14: 2122a 1774166i bk15: 2578a 1773672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902948
Row_Buffer_Locality_read = 0.949590
Row_Buffer_Locality_write = 0.776762
Bank_Level_Parallism = 2.233221
Bank_Level_Parallism_Col = 2.171932
Bank_Level_Parallism_Ready = 1.195242
write_to_read_ratio_blp_rw_average = 0.525279
GrpLevelPara = 1.682073 

BW Util details:
bwutil = 0.076137 
total_CMD = 1801062 
util_bw = 137128 
Wasted_Col = 100207 
Wasted_Row = 38425 
Idle = 1525302 

BW Util Bottlenecks: 
RCDc_limit = 21864 
RCDWRc_limit = 17202 
WTRc_limit = 19499 
RTWc_limit = 80036 
CCDLc_limit = 49144 
rwq = 0 
CCDLc_limit_alone = 34429 
WTRc_limit_alone = 17894 
RTWc_limit_alone = 66926 

Commands details: 
total_CMD = 1801062 
n_nop = 1720200 
Read = 47034 
Write = 0 
L2_Alloc = 0 
L2_WB = 21530 
n_act = 6267 
n_pre = 6251 
n_ref = 0 
n_req = 64419 
total_req = 68564 

Dual Bus Interface Util: 
issued_total_row = 12518 
issued_total_col = 68564 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.038069 
Either_Row_CoL_Bus_Util = 0.044897 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.002721 
queue_avg = 1.205572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132900, Miss = 23864, Miss_rate = 0.180, Pending_hits = 8712, Reservation_fails = 6963
L2_cache_bank[1]: Access = 159278, Miss = 31504, Miss_rate = 0.198, Pending_hits = 10683, Reservation_fails = 8556
L2_cache_bank[2]: Access = 145358, Miss = 28268, Miss_rate = 0.194, Pending_hits = 9673, Reservation_fails = 7469
L2_cache_bank[3]: Access = 164242, Miss = 33814, Miss_rate = 0.206, Pending_hits = 11202, Reservation_fails = 11338
L2_cache_bank[4]: Access = 158248, Miss = 31630, Miss_rate = 0.200, Pending_hits = 10508, Reservation_fails = 7821
L2_cache_bank[5]: Access = 133180, Miss = 23700, Miss_rate = 0.178, Pending_hits = 8793, Reservation_fails = 8630
L2_cache_bank[6]: Access = 163026, Miss = 33964, Miss_rate = 0.208, Pending_hits = 10824, Reservation_fails = 7852
L2_cache_bank[7]: Access = 146826, Miss = 28142, Miss_rate = 0.192, Pending_hits = 9906, Reservation_fails = 7446
L2_cache_bank[8]: Access = 131390, Miss = 23784, Miss_rate = 0.181, Pending_hits = 8418, Reservation_fails = 5884
L2_cache_bank[9]: Access = 158650, Miss = 31430, Miss_rate = 0.198, Pending_hits = 10579, Reservation_fails = 8374
L2_cache_bank[10]: Access = 145904, Miss = 28146, Miss_rate = 0.193, Pending_hits = 9564, Reservation_fails = 6424
L2_cache_bank[11]: Access = 162572, Miss = 33786, Miss_rate = 0.208, Pending_hits = 10586, Reservation_fails = 7353
L2_total_cache_accesses = 1801574
L2_total_cache_misses = 352032
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 119448
L2_total_cache_reservation_fails = 94110
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 240
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 204
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1799
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 204
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 992
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4676
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1799
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1801574
icnt_total_pkts_simt_to_mem=682325
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.29559
	minimum = 5
	maximum = 24
Network latency average = 5.29388
	minimum = 5
	maximum = 24
Slowest packet = 2329221
Flit latency average = 5.26819
	minimum = 5
	maximum = 24
Slowest flit = 2483830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147153
	minimum = 0.00558739 (at node 3)
	maximum = 0.0510745 (at node 18)
Accepted packet rate average = 0.0147153
	minimum = 0.00465616 (at node 17)
	maximum = 0.0270774 (at node 4)
Injected flit rate average = 0.0153733
	minimum = 0.00669771 (at node 3)
	maximum = 0.0510745 (at node 18)
Accepted flit rate average= 0.0153733
	minimum = 0.00537249 (at node 17)
	maximum = 0.0270774 (at node 4)
Injected packet length average = 1.04471
Accepted packet length average = 1.04471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8936 (47 samples)
	minimum = 5 (47 samples)
	maximum = 218.787 (47 samples)
Network latency average = 19.6445 (47 samples)
	minimum = 5 (47 samples)
	maximum = 215.809 (47 samples)
Flit latency average = 18.8712 (47 samples)
	minimum = 5 (47 samples)
	maximum = 215.319 (47 samples)
Fragmentation average = 0.00185082 (47 samples)
	minimum = 0 (47 samples)
	maximum = 64.2553 (47 samples)
Injected packet rate average = 0.0719141 (47 samples)
	minimum = 0.0271389 (47 samples)
	maximum = 0.200773 (47 samples)
Accepted packet rate average = 0.0719141 (47 samples)
	minimum = 0.0246532 (47 samples)
	maximum = 0.108867 (47 samples)
Injected flit rate average = 0.0766745 (47 samples)
	minimum = 0.0351298 (47 samples)
	maximum = 0.200948 (47 samples)
Accepted flit rate average = 0.0766745 (47 samples)
	minimum = 0.0333922 (47 samples)
	maximum = 0.108867 (47 samples)
Injected packet size average = 1.0662 (47 samples)
Accepted packet size average = 1.0662 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 12 sec (4932 sec)
gpgpu_simulation_rate = 44623 (inst/sec)
gpgpu_simulation_rate = 276 (cycle/sec)
gpgpu_silicon_slowdown = 2536231x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (16,16,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z12lud_internalPfii'
Destroy streams for kernel 48: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 48 
kernel_stream_id = 62360
gpu_sim_cycle = 11850
gpu_sim_insn = 6094848
gpu_ipc =     514.3332
gpu_tot_sim_cycle = 1376318
gpu_tot_sim_insn = 226179968
gpu_tot_ipc =     164.3370
gpu_tot_issued_cta = 9568
gpu_occupancy = 75.3369% 
gpu_tot_occupancy = 33.2898% 
max_total_param_size = 0
gpu_stall_dramfull = 161793
gpu_stall_icnt2sh    = 308708
partiton_level_parallism =       1.1985
partiton_level_parallism_total  =       0.3937
partiton_level_parallism_util =       1.8516
partiton_level_parallism_util_total  =       1.7805
L2_BW  =      91.8986 GB/Sec
L2_BW_total  =      30.1124 GB/Sec
gpu_total_sim_rate=45426

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706288
	L1I_total_cache_misses = 56507
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41395
L1D_cache:
	L1D_cache_core[0]: Access = 41479, Miss = 24983, Miss_rate = 0.602, Pending_hits = 2580, Reservation_fails = 14725
	L1D_cache_core[1]: Access = 41366, Miss = 25044, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 14290
	L1D_cache_core[2]: Access = 41287, Miss = 25005, Miss_rate = 0.606, Pending_hits = 2435, Reservation_fails = 14276
	L1D_cache_core[3]: Access = 40581, Miss = 25001, Miss_rate = 0.616, Pending_hits = 2507, Reservation_fails = 17421
	L1D_cache_core[4]: Access = 41286, Miss = 24454, Miss_rate = 0.592, Pending_hits = 2822, Reservation_fails = 13175
	L1D_cache_core[5]: Access = 41543, Miss = 25189, Miss_rate = 0.606, Pending_hits = 2746, Reservation_fails = 12279
	L1D_cache_core[6]: Access = 41128, Miss = 24989, Miss_rate = 0.608, Pending_hits = 2649, Reservation_fails = 14452
	L1D_cache_core[7]: Access = 41285, Miss = 24625, Miss_rate = 0.596, Pending_hits = 2705, Reservation_fails = 11124
	L1D_cache_core[8]: Access = 41749, Miss = 25150, Miss_rate = 0.602, Pending_hits = 2557, Reservation_fails = 12426
	L1D_cache_core[9]: Access = 41076, Miss = 24601, Miss_rate = 0.599, Pending_hits = 2824, Reservation_fails = 16798
	L1D_cache_core[10]: Access = 41076, Miss = 25206, Miss_rate = 0.614, Pending_hits = 2588, Reservation_fails = 19126
	L1D_cache_core[11]: Access = 41478, Miss = 25034, Miss_rate = 0.604, Pending_hits = 2597, Reservation_fails = 15213
	L1D_cache_core[12]: Access = 40838, Miss = 24895, Miss_rate = 0.610, Pending_hits = 2671, Reservation_fails = 17722
	L1D_cache_core[13]: Access = 40742, Miss = 24944, Miss_rate = 0.612, Pending_hits = 2570, Reservation_fails = 17778
	L1D_cache_core[14]: Access = 40550, Miss = 24330, Miss_rate = 0.600, Pending_hits = 2400, Reservation_fails = 16746
	L1D_total_cache_accesses = 617464
	L1D_total_cache_misses = 373450
	L1D_total_cache_miss_rate = 0.6048
	L1D_total_cache_pending_hits = 39425
	L1D_total_cache_reservation_fails = 227551
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223704
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1229
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 103262
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2112
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1510
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13056
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106016

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5089
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5318
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2112
ctas_completed 9568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34242, 21645, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 234482688
gpgpu_n_tot_w_icount = 7327584
gpgpu_n_stall_shd_mem = 407579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363088
gpgpu_n_mem_write_global = 158712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340032
gpgpu_n_store_insn = 2539392
gpgpu_n_shmem_insn = 82337408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120896
gpgpu_n_shmem_bkconflict = 92288
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1454780	W0_Idle:10269174	W0_Scoreboard:8869160	W1:5056	W2:4736	W3:4416	W4:4096	W5:3776	W6:3456	W7:3136	W8:2816	W9:2496	W10:2176	W11:1856	W12:1536	W13:1216	W14:896	W15:544	W16:448280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3751302	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2904704 {8:363088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11427264 {72:158712,}
traffic_breakdown_coretomem[INST_ACC_R] = 160768 {8:20096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58094080 {40:1452352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539392 {8:317424,}
traffic_breakdown_memtocore[INST_ACC_R] = 3215360 {40:80384,}
maxmflatency = 1505 
max_icnt2mem_latency = 1514 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 277 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:109190 	24289 	20725 	33753 	77899 	66295 	29579 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	965458 	669314 	125449 	9585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18928 	945 	188 	460320 	26187 	24318 	9440 	1292 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	190605 	241108 	232655 	280089 	645896 	179421 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1058 	457 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.240409  9.317698  9.188622  9.742719  8.011600  9.271255  8.677582  9.787234  8.300459  9.434944  7.991354  9.694445  9.494340 10.011142 10.092051 11.028939 
dram[1]:  9.325926  9.682377 10.514620  9.806742  9.008772  8.517182  8.961123 10.483123  8.518450  9.422877  8.736842  9.933333 10.006473  9.807793 10.562724 11.546032 
dram[2]:  9.146138  7.812048  9.824818  8.572626  9.428572  8.270335  9.813560  8.228365  9.436567  8.291285  9.293427  8.018349  9.773842  9.632184 10.968254  9.722449 
dram[3]:  9.494969  9.067146  9.809843 10.286533  8.559586  8.674370 10.575372  9.110132  9.196278  8.775047 10.531646  8.515306  9.572152  9.977346 10.626087 10.236934 
dram[4]:  7.945409  9.342672  9.338368  9.617225  8.035129  9.172690  8.617500  9.791490  8.094595  9.250457  8.170149  9.155875  9.656371 10.109859  9.909465 11.064309 
dram[5]: 10.470270 10.468532 11.480000 10.784264  9.550790  9.353965 10.000000 11.354460  9.036399  9.930712  9.318182 10.064102 10.154341 12.199335 11.674330 12.498233 
average row locality = 370577/39081 = 9.482281
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       913      1338       952      1358      1092      1563      1075      1552      1164      1722       882      1292       790      1212       764      1148 
dram[1]:      1141      1465      1200      1484      1370      1693      1379      1686      1533      1859      1160      1368      1029      1298       980      1239 
dram[2]:      1340       924      1368       946      1557      1094      1566      1065      1717      1169      1331       828      1214       791      1157       754 
dram[3]:      1460      1145      1493      1192      1691      1378      1694      1370      1854      1541      1416      1108      1295      1028      1250       973 
dram[4]:       909      1342       954      1360      1080      1560      1072      1554      1158      1717       872      1277       786      1211       764      1149 
dram[5]:      1250      1350      1315      1367      1488      1567      1490      1549      1646      1728      1233      1272      1116      1195      1079      1139 
total dram writes = 121959
bank skew: 1859/754 = 2.47
chip skew: 21888/18765 = 1.17
average mf latency per bank:
dram[0]:       5528      4414      5387      4633      4683      3786      4634      3698      4044      3449      3956      4044      3862      3933      4034      4062
dram[1]:       4397      4604      4384      4541      4087      4156      4286      4109      3798      3547      4088      3880      3748      3580      3881      3943
dram[2]:       4356      5019      4524      5227      3733      4425      3473      4556      3285      3849      3652      4092      3451      3752      3771      4171
dram[3]:       4339      4137      4372      4318      3918      3707      3862      3836      3437      3266      3727      3726      3541      3380      3809      3569
dram[4]:       5704      4239      5443      4514      4801      3583      4641      3470      3944      3226      3848      3640      3859      3371      4213      3907
dram[5]:       4006      4845      3989      4993      3688      4365      3867      4394      3542      3681      3734      4219      3459      3825      3444      4193
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1742717 n_act=6300 n_pre=6284 n_ref_event=0 n_req=58012 n_rd=42762 n_rd_L2_A=0 n_write=0 n_wr_bk=18817 bw_util=0.06779
n_activity=324792 dram_eff=0.3792
bk0: 2480a 1788945i bk1: 3304a 1781462i bk2: 2278a 1793013i bk3: 2910a 1786726i bk4: 2562a 1788242i bk5: 3338a 1780416i bk6: 2550a 1790386i bk7: 3340a 1783742i bk8: 2668a 1787158i bk9: 3706a 1778688i bk10: 2050a 1790799i bk11: 2794a 1785745i bk12: 1876a 1794167i bk13: 2632a 1785935i bk14: 1780a 1795575i bk15: 2494a 1789860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891591
Row_Buffer_Locality_read = 0.943852
Row_Buffer_Locality_write = 0.745049
Bank_Level_Parallism = 1.991491
Bank_Level_Parallism_Col = 1.953543
Bank_Level_Parallism_Ready = 1.159926
write_to_read_ratio_blp_rw_average = 0.495165
GrpLevelPara = 1.508131 

BW Util details:
bwutil = 0.067792 
total_CMD = 1816703 
util_bw = 123158 
Wasted_Col = 95749 
Wasted_Row = 46393 
Idle = 1551403 

BW Util Bottlenecks: 
RCDc_limit = 23088 
RCDWRc_limit = 18833 
WTRc_limit = 15218 
RTWc_limit = 61867 
CCDLc_limit = 49419 
rwq = 0 
CCDLc_limit_alone = 33505 
WTRc_limit_alone = 13631 
RTWc_limit_alone = 47540 

Commands details: 
total_CMD = 1816703 
n_nop = 1742717 
Read = 42762 
Write = 0 
L2_Alloc = 0 
L2_WB = 18817 
n_act = 6300 
n_pre = 6284 
n_ref = 0 
n_req = 58012 
total_req = 61579 

Dual Bus Interface Util: 
issued_total_row = 12584 
issued_total_col = 61579 
Row_Bus_Util =  0.006927 
CoL_Bus_Util = 0.033896 
Either_Row_CoL_Bus_Util = 0.040725 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002392 
queue_avg = 1.075982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1376335 -   mf: uid=6559486, sid4294967295:w4294967295, part=1, addr=0xc0099800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376235), 
Ready @ 1376352 -   mf: uid=6559489, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376252), 
Ready @ 1376358 -   mf: uid=6559490, sid4294967295:w4294967295, part=1, addr=0xc009e000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376258), 
Ready @ 1376390 -   mf: uid=6559492, sid4294967295:w4294967295, part=1, addr=0xc009c800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376290), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1733349 n_act=6880 n_pre=6864 n_ref_event=0 n_req=65660 n_rd=47950 n_rd_L2_A=0 n_write=0 n_wr_bk=21883 bw_util=0.07688
n_activity=348857 dram_eff=0.4004
bk0: 2868a 1781974i bk1: 3538a 1777100i bk2: 2626a 1787532i bk3: 3134a 1782588i bk4: 3018a 1780282i bk5: 3590a 1773336i bk6: 3040a 1782226i bk7: 3580a 1780087i bk8: 3392a 1778034i bk9: 3936a 1775185i bk10: 2554a 1785181i bk11: 2902a 1782135i bk12: 2276a 1787060i bk13: 2732a 1782069i bk14: 2154a 1791763i bk15: 2610a 1787646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895431
Row_Buffer_Locality_read = 0.944651
Row_Buffer_Locality_write = 0.762168
Bank_Level_Parallism = 2.150196
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.195900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076879 
total_CMD = 1816703 
util_bw = 139666 
Wasted_Col = 102950 
Wasted_Row = 47208 
Idle = 1526879 

BW Util Bottlenecks: 
RCDc_limit = 24682 
RCDWRc_limit = 19283 
WTRc_limit = 18216 
RTWc_limit = 72663 
CCDLc_limit = 52780 
rwq = 0 
CCDLc_limit_alone = 35403 
WTRc_limit_alone = 16402 
RTWc_limit_alone = 57100 

Commands details: 
total_CMD = 1816703 
n_nop = 1733349 
Read = 47950 
Write = 0 
L2_Alloc = 0 
L2_WB = 21883 
n_act = 6880 
n_pre = 6864 
n_ref = 0 
n_req = 65660 
total_req = 69833 

Dual Bus Interface Util: 
issued_total_row = 13744 
issued_total_col = 69833 
Row_Bus_Util =  0.007565 
CoL_Bus_Util = 0.038439 
Either_Row_CoL_Bus_Util = 0.045882 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.002675 
queue_avg = 1.294626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1742607 n_act=6379 n_pre=6363 n_ref_event=0 n_req=57988 n_rd=42738 n_rd_L2_A=0 n_write=0 n_wr_bk=18821 bw_util=0.06777
n_activity=326652 dram_eff=0.3769
bk0: 3314a 1781592i bk1: 2490a 1789142i bk2: 2928a 1786750i bk3: 2280a 1792444i bk4: 3316a 1781354i bk5: 2564a 1787826i bk6: 3364a 1783600i bk7: 2534a 1790083i bk8: 3692a 1778784i bk9: 2662a 1787685i bk10: 2886a 1785505i bk11: 1942a 1793064i bk12: 2624a 1785515i bk13: 1872a 1794226i bk14: 2514a 1789059i bk15: 1756a 1795694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890236
Row_Buffer_Locality_read = 0.943048
Row_Buffer_Locality_write = 0.742230
Bank_Level_Parallism = 1.973134
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067770 
total_CMD = 1816703 
util_bw = 123118 
Wasted_Col = 96407 
Wasted_Row = 47334 
Idle = 1549844 

BW Util Bottlenecks: 
RCDc_limit = 23400 
RCDWRc_limit = 18932 
WTRc_limit = 15339 
RTWc_limit = 60034 
CCDLc_limit = 48879 
rwq = 0 
CCDLc_limit_alone = 33223 
WTRc_limit_alone = 13839 
RTWc_limit_alone = 45878 

Commands details: 
total_CMD = 1816703 
n_nop = 1742607 
Read = 42738 
Write = 0 
L2_Alloc = 0 
L2_WB = 18821 
n_act = 6379 
n_pre = 6363 
n_ref = 0 
n_req = 57988 
total_req = 61559 

Dual Bus Interface Util: 
issued_total_row = 12742 
issued_total_col = 61559 
Row_Bus_Util =  0.007014 
CoL_Bus_Util = 0.033885 
Either_Row_CoL_Bus_Util = 0.040786 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.002767 
queue_avg = 1.040737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1376330 -   mf: uid=6559484, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376230), 
Ready @ 1376333 -   mf: uid=6559485, sid4294967295:w4294967295, part=3, addr=0xc009a000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376233), 
Ready @ 1376339 -   mf: uid=6559487, sid4294967295:w4294967295, part=3, addr=0xc009b800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376239), 
Ready @ 1376349 -   mf: uid=6559488, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376249), 
Ready @ 1376388 -   mf: uid=6559491, sid4294967295:w4294967295, part=3, addr=0xc009d000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1376288), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1733155 n_act=6948 n_pre=6932 n_ref_event=0 n_req=65720 n_rd=48006 n_rd_L2_A=0 n_write=0 n_wr_bk=21888 bw_util=0.07695
n_activity=349200 dram_eff=0.4003
bk0: 3536a 1776546i bk1: 2868a 1781980i bk2: 3150a 1781930i bk3: 2624a 1787418i bk4: 3590a 1774736i bk5: 3032a 1779879i bk6: 3588a 1779933i bk7: 3032a 1782735i bk8: 3938a 1774563i bk9: 3410a 1776850i bk10: 3002a 1782963i bk11: 2448a 1784250i bk12: 2740a 1781013i bk13: 2268a 1788322i bk14: 2632a 1786440i bk15: 2148a 1792284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894507
Row_Buffer_Locality_read = 0.944319
Row_Buffer_Locality_write = 0.759512
Bank_Level_Parallism = 2.150368
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.193241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.076946 
total_CMD = 1816703 
util_bw = 139788 
Wasted_Col = 103131 
Wasted_Row = 47821 
Idle = 1525963 

BW Util Bottlenecks: 
RCDc_limit = 24979 
RCDWRc_limit = 19271 
WTRc_limit = 17980 
RTWc_limit = 73563 
CCDLc_limit = 52346 
rwq = 0 
CCDLc_limit_alone = 35210 
WTRc_limit_alone = 16271 
RTWc_limit_alone = 58136 

Commands details: 
total_CMD = 1816703 
n_nop = 1733155 
Read = 48006 
Write = 0 
L2_Alloc = 0 
L2_WB = 21888 
n_act = 6948 
n_pre = 6932 
n_ref = 0 
n_req = 65720 
total_req = 69894 

Dual Bus Interface Util: 
issued_total_row = 13880 
issued_total_col = 69894 
Row_Bus_Util =  0.007640 
CoL_Bus_Util = 0.038473 
Either_Row_CoL_Bus_Util = 0.045989 
Issued_on_Two_Bus_Simul_Util = 0.000124 
issued_two_Eff = 0.002705 
queue_avg = 1.283357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1742863 n_act=6337 n_pre=6321 n_ref_event=463904 n_req=57844 n_rd=42624 n_rd_L2_A=0 n_write=0 n_wr_bk=18765 bw_util=0.06758
n_activity=323449 dram_eff=0.3796
bk0: 2462a 1789330i bk1: 3264a 1781344i bk2: 2298a 1793606i bk3: 2914a 1786326i bk4: 2548a 1787504i bk5: 3326a 1779509i bk6: 2554a 1790450i bk7: 3340a 1783463i bk8: 2648a 1786831i bk9: 3692a 1778435i bk10: 2022a 1791763i bk11: 2788a 1784471i bk12: 1862a 1793600i bk13: 2626a 1785592i bk14: 1776a 1796397i bk15: 2504a 1790265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890706
Row_Buffer_Locality_read = 0.943318
Row_Buffer_Locality_write = 0.743364
Bank_Level_Parallism = 2.004847
Bank_Level_Parallism_Col = 1.955567
Bank_Level_Parallism_Ready = 1.157094
write_to_read_ratio_blp_rw_average = 0.493854
GrpLevelPara = 1.503372 

BW Util details:
bwutil = 0.067583 
total_CMD = 1816703 
util_bw = 122778 
Wasted_Col = 96063 
Wasted_Row = 45542 
Idle = 1552320 

BW Util Bottlenecks: 
RCDc_limit = 23154 
RCDWRc_limit = 18872 
WTRc_limit = 15864 
RTWc_limit = 62413 
CCDLc_limit = 49321 
rwq = 0 
CCDLc_limit_alone = 33139 
WTRc_limit_alone = 14302 
RTWc_limit_alone = 47793 

Commands details: 
total_CMD = 1816703 
n_nop = 1742863 
Read = 42624 
Write = 0 
L2_Alloc = 0 
L2_WB = 18765 
n_act = 6337 
n_pre = 6321 
n_ref = 463904 
n_req = 57844 
total_req = 61389 

Dual Bus Interface Util: 
issued_total_row = 12658 
issued_total_col = 61389 
Row_Bus_Util =  0.006968 
CoL_Bus_Util = 0.033791 
Either_Row_CoL_Bus_Util = 0.040645 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002803 
queue_avg = 1.070565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816703 n_nop=1734801 n_act=6321 n_pre=6305 n_ref_event=0 n_req=65353 n_rd=47714 n_rd_L2_A=0 n_write=0 n_wr_bk=21784 bw_util=0.07651
n_activity=338421 dram_eff=0.4107
bk0: 2854a 1782791i bk1: 3416a 1778624i bk2: 2646a 1786006i bk3: 3136a 1783127i bk4: 3022a 1778662i bk5: 3592a 1775365i bk6: 3040a 1781443i bk7: 3584a 1780503i bk8: 3376a 1776706i bk9: 3930a 1775136i bk10: 2474a 1783653i bk11: 2900a 1782882i bk12: 2252a 1785978i bk13: 2728a 1786126i bk14: 2154a 1789528i bk15: 2610a 1789199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903509
Row_Buffer_Locality_read = 0.949931
Row_Buffer_Locality_write = 0.777935
Bank_Level_Parallism = 2.226212
Bank_Level_Parallism_Col = 2.164734
Bank_Level_Parallism_Ready = 1.193700
write_to_read_ratio_blp_rw_average = 0.526029
GrpLevelPara = 1.678992 

BW Util details:
bwutil = 0.076510 
total_CMD = 1816703 
util_bw = 138996 
Wasted_Col = 101886 
Wasted_Row = 38793 
Idle = 1537028 

BW Util Bottlenecks: 
RCDc_limit = 22033 
RCDWRc_limit = 17378 
WTRc_limit = 19778 
RTWc_limit = 81469 
CCDLc_limit = 49799 
rwq = 0 
CCDLc_limit_alone = 34907 
WTRc_limit_alone = 18160 
RTWc_limit_alone = 68195 

Commands details: 
total_CMD = 1816703 
n_nop = 1734801 
Read = 47714 
Write = 0 
L2_Alloc = 0 
L2_WB = 21784 
n_act = 6321 
n_pre = 6305 
n_ref = 0 
n_req = 65353 
total_req = 69498 

Dual Bus Interface Util: 
issued_total_row = 12626 
issued_total_col = 69498 
Row_Bus_Util =  0.006950 
CoL_Bus_Util = 0.038255 
Either_Row_CoL_Bus_Util = 0.045083 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.002711 
queue_avg = 1.203535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135876, Miss = 24380, Miss_rate = 0.179, Pending_hits = 8846, Reservation_fails = 6965
L2_cache_bank[1]: Access = 162442, Miss = 32014, Miss_rate = 0.197, Pending_hits = 10793, Reservation_fails = 8560
L2_cache_bank[2]: Access = 148262, Miss = 28784, Miss_rate = 0.194, Pending_hits = 9753, Reservation_fails = 7470
L2_cache_bank[3]: Access = 171434, Miss = 34324, Miss_rate = 0.200, Pending_hits = 11234, Reservation_fails = 11349
L2_cache_bank[4]: Access = 161236, Miss = 32146, Miss_rate = 0.199, Pending_hits = 10620, Reservation_fails = 7826
L2_cache_bank[5]: Access = 136248, Miss = 24214, Miss_rate = 0.178, Pending_hits = 8938, Reservation_fails = 8747
L2_cache_bank[6]: Access = 170046, Miss = 34480, Miss_rate = 0.203, Pending_hits = 10841, Reservation_fails = 7858
L2_cache_bank[7]: Access = 149830, Miss = 28656, Miss_rate = 0.191, Pending_hits = 10008, Reservation_fails = 7446
L2_cache_bank[8]: Access = 134522, Miss = 24294, Miss_rate = 0.181, Pending_hits = 8534, Reservation_fails = 5884
L2_cache_bank[9]: Access = 161686, Miss = 31944, Miss_rate = 0.198, Pending_hits = 10695, Reservation_fails = 8375
L2_cache_bank[10]: Access = 148960, Miss = 28656, Miss_rate = 0.192, Pending_hits = 9644, Reservation_fails = 6425
L2_cache_bank[11]: Access = 169648, Miss = 34126, Miss_rate = 0.201, Pending_hits = 10592, Reservation_fails = 7363
L2_total_cache_accesses = 1850190
L2_total_cache_misses = 358018
L2_total_cache_miss_rate = 0.1935
L2_total_cache_pending_hits = 120498
L2_total_cache_reservation_fails = 94268
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1262
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 232
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 21
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1913
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 232
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1913
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1850190
icnt_total_pkts_simt_to_mem=700623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4219
	minimum = 5
	maximum = 239
Network latency average = 48.7736
	minimum = 5
	maximum = 239
Slowest packet = 2373251
Flit latency average = 46.1841
	minimum = 5
	maximum = 239
Slowest flit = 2530339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.196337
	minimum = 0.0632068 (at node 6)
	maximum = 0.60692 (at node 18)
Accepted packet rate average = 0.196337
	minimum = 0.0757806 (at node 17)
	maximum = 0.311224 (at node 2)
Injected flit rate average = 0.209139
	minimum = 0.0834599 (at node 6)
	maximum = 0.60692 (at node 18)
Accepted flit rate average= 0.209139
	minimum = 0.10481 (at node 17)
	maximum = 0.311224 (at node 2)
Injected packet length average = 1.0652
Accepted packet length average = 1.0652
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5505 (48 samples)
	minimum = 5 (48 samples)
	maximum = 219.208 (48 samples)
Network latency average = 20.2514 (48 samples)
	minimum = 5 (48 samples)
	maximum = 216.292 (48 samples)
Flit latency average = 19.4403 (48 samples)
	minimum = 5 (48 samples)
	maximum = 215.812 (48 samples)
Fragmentation average = 0.00181226 (48 samples)
	minimum = 0 (48 samples)
	maximum = 62.9167 (48 samples)
Injected packet rate average = 0.0745062 (48 samples)
	minimum = 0.0278903 (48 samples)
	maximum = 0.209234 (48 samples)
Accepted packet rate average = 0.0745062 (48 samples)
	minimum = 0.0257184 (48 samples)
	maximum = 0.113083 (48 samples)
Injected flit rate average = 0.0794342 (48 samples)
	minimum = 0.0361367 (48 samples)
	maximum = 0.209406 (48 samples)
Accepted flit rate average = 0.0794342 (48 samples)
	minimum = 0.0348801 (48 samples)
	maximum = 0.113083 (48 samples)
Injected packet size average = 1.06614 (48 samples)
Accepted packet size average = 1.06614 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 59 sec (4979 sec)
gpgpu_simulation_rate = 45426 (inst/sec)
gpgpu_simulation_rate = 276 (cycle/sec)
gpgpu_silicon_slowdown = 2536231x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 49 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 49: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 49 
kernel_stream_id = 62720
gpu_sim_cycle = 28861
gpu_sim_insn = 19880
gpu_ipc =       0.6888
gpu_tot_sim_cycle = 1405179
gpu_tot_sim_insn = 226199848
gpu_tot_ipc =     160.9758
gpu_tot_issued_cta = 9569
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 33.2254% 
max_total_param_size = 0
gpu_stall_dramfull = 161793
gpu_stall_icnt2sh    = 308708
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3857
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7804
L2_BW  =       0.1102 GB/Sec
L2_BW_total  =      29.4962 GB/Sec
gpu_total_sim_rate=44792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3707960
	L1I_total_cache_misses = 56519
	L1I_total_cache_miss_rate = 0.0152
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41395
L1D_cache:
	L1D_cache_core[0]: Access = 41479, Miss = 24983, Miss_rate = 0.602, Pending_hits = 2580, Reservation_fails = 14725
	L1D_cache_core[1]: Access = 41366, Miss = 25044, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 14290
	L1D_cache_core[2]: Access = 41287, Miss = 25005, Miss_rate = 0.606, Pending_hits = 2435, Reservation_fails = 14276
	L1D_cache_core[3]: Access = 40581, Miss = 25001, Miss_rate = 0.616, Pending_hits = 2507, Reservation_fails = 17421
	L1D_cache_core[4]: Access = 41286, Miss = 24454, Miss_rate = 0.592, Pending_hits = 2822, Reservation_fails = 13175
	L1D_cache_core[5]: Access = 41543, Miss = 25189, Miss_rate = 0.606, Pending_hits = 2746, Reservation_fails = 12279
	L1D_cache_core[6]: Access = 41128, Miss = 24989, Miss_rate = 0.608, Pending_hits = 2649, Reservation_fails = 14452
	L1D_cache_core[7]: Access = 41285, Miss = 24625, Miss_rate = 0.596, Pending_hits = 2705, Reservation_fails = 11124
	L1D_cache_core[8]: Access = 41780, Miss = 25166, Miss_rate = 0.602, Pending_hits = 2557, Reservation_fails = 12426
	L1D_cache_core[9]: Access = 41076, Miss = 24601, Miss_rate = 0.599, Pending_hits = 2824, Reservation_fails = 16798
	L1D_cache_core[10]: Access = 41076, Miss = 25206, Miss_rate = 0.614, Pending_hits = 2588, Reservation_fails = 19126
	L1D_cache_core[11]: Access = 41478, Miss = 25034, Miss_rate = 0.604, Pending_hits = 2597, Reservation_fails = 15213
	L1D_cache_core[12]: Access = 40838, Miss = 24895, Miss_rate = 0.610, Pending_hits = 2671, Reservation_fails = 17722
	L1D_cache_core[13]: Access = 40742, Miss = 24944, Miss_rate = 0.612, Pending_hits = 2570, Reservation_fails = 17778
	L1D_cache_core[14]: Access = 40550, Miss = 24330, Miss_rate = 0.600, Pending_hits = 2400, Reservation_fails = 16746
	L1D_total_cache_accesses = 617495
	L1D_total_cache_misses = 373466
	L1D_total_cache_miss_rate = 0.6048
	L1D_total_cache_pending_hits = 39425
	L1D_total_cache_reservation_fails = 227551
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 223710
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 9569, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
34242, 21645, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 234577056
gpgpu_n_tot_w_icount = 7330533
gpgpu_n_stall_shd_mem = 408083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363104
gpgpu_n_mem_write_global = 158727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7340288
gpgpu_n_store_insn = 2539632
gpgpu_n_shmem_insn = 82342104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7120992
gpgpu_n_shmem_bkconflict = 92792
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1454780	W0_Idle:10302041	W0_Scoreboard:8891064	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:448591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837096
single_issue_nums: WS0:3754251	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2904832 {8:363104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11428344 {72:158727,}
traffic_breakdown_coretomem[INST_ACC_R] = 160864 {8:20108,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58096640 {40:1452416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2539632 {8:317454,}
traffic_breakdown_memtocore[INST_ACC_R] = 3217280 {40:80432,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
maxmflatency = 1505 
max_icnt2mem_latency = 1514 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 277 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:109266 	24305 	20725 	33754 	77905 	66295 	29579 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	965552 	669314 	125449 	9585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18940 	945 	188 	460351 	26187 	24318 	9440 	1292 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	190699 	241108 	232655 	280089 	645896 	179421 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1071 	457 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        68       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     12215     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.240409  9.317698  9.188622  9.742719  8.039443  9.271255  8.707808  9.787234  8.300459  9.434944  7.991354  9.694445  9.505660 10.011142 10.104603 11.028939 
dram[1]:  9.325926  9.682377 10.514620  9.806742  9.008772  8.517182  8.961123 10.483123  8.518450  9.424610  8.736842  9.916256 10.006473  9.807793 10.562724 11.546032 
dram[2]:  9.146138  7.812048  9.824818  8.572626  9.428572  8.299043  9.813560  8.247596  9.436567  8.291285  9.293427  8.018349  9.773842  9.643678 10.968254  9.730612 
dram[3]:  9.494969  9.067146  9.809843 10.286533  8.559586  8.674370 10.575372  9.110132  9.199661  8.775047 10.539241  8.515306  9.572152  9.977346 10.626087 10.236934 
dram[4]:  7.935644  9.342672  9.338368  9.617225  8.053864  9.172690  8.647500  9.791490  8.094595  9.250457  8.170149  9.155875  9.667953 10.109859  9.921811 11.064309 
dram[5]: 10.452830 10.468532 11.480000 10.784264  9.550790  9.353965 10.000000 11.354460  9.036399  9.930712  9.318182 10.064102 10.154341 12.202658 11.674330 12.498233 
average row locality = 370676/39084 = 9.484085
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       913      1338       952      1358      1092      1563      1075      1552      1164      1722       882      1292       793      1212       767      1148 
dram[1]:      1141      1465      1200      1484      1370      1693      1379      1686      1533      1860      1160      1371      1029      1298       980      1239 
dram[2]:      1340       924      1368       946      1557      1094      1566      1065      1717      1169      1331       828      1214       794      1157       756 
dram[3]:      1460      1145      1493      1192      1691      1378      1694      1370      1856      1541      1419      1108      1295      1028      1250       973 
dram[4]:       909      1342       954      1360      1080      1560      1072      1554      1158      1717       872      1277       789      1211       767      1149 
dram[5]:      1250      1350      1315      1367      1488      1567      1490      1549      1646      1728      1233      1272      1116      1196      1079      1139 
total dram writes = 121986
bank skew: 1860/756 = 2.46
chip skew: 21893/18771 = 1.17
average mf latency per bank:
dram[0]:       5528      4414      5387      4633      4686      3786      4637      3698      4044      3449      3956      4044      3847      3933      4018      4062
dram[1]:       4397      4604      4384      4541      4087      4156      4286      4109      3798      3545      4088      3872      3748      3580      3881      3943
dram[2]:       4356      5019      4524      5227      3733      4428      3473      4558      3285      3849      3652      4092      3451      3738      3771      4160
dram[3]:       4339      4137      4372      4318      3918      3707      3862      3836      3434      3266      3719      3726      3541      3380      3809      3569
dram[4]:       5704      4239      5443      4514      4803      3583      4644      3470      3944      3226      3848      3640      3845      3371      4196      3907
dram[5]:       4006      4845      3989      4993      3688      4365      3867      4394      3542      3681      3734      4219      3459      3822      3444      4193
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1780783 n_act=6300 n_pre=6284 n_ref_event=0 n_req=58042 n_rd=42786 n_rd_L2_A=0 n_write=0 n_wr_bk=18823 bw_util=0.06643
n_activity=324984 dram_eff=0.3792
bk0: 2480a 1827041i bk1: 3304a 1819558i bk2: 2278a 1831109i bk3: 2910a 1824822i bk4: 2574a 1826325i bk5: 3338a 1818512i bk6: 2562a 1828467i bk7: 3340a 1821838i bk8: 2668a 1825254i bk9: 3706a 1816784i bk10: 2050a 1828895i bk11: 2794a 1823841i bk12: 1876a 1832205i bk13: 2632a 1824031i bk14: 1780a 1833611i bk15: 2494a 1827956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891647
Row_Buffer_Locality_read = 0.943884
Row_Buffer_Locality_write = 0.745149
Bank_Level_Parallism = 1.991172
Bank_Level_Parallism_Col = 1.953166
Bank_Level_Parallism_Ready = 1.159849
write_to_read_ratio_blp_rw_average = 0.495343
GrpLevelPara = 1.507811 

BW Util details:
bwutil = 0.066432 
total_CMD = 1854799 
util_bw = 123218 
Wasted_Col = 95827 
Wasted_Row = 46393 
Idle = 1589361 

BW Util Bottlenecks: 
RCDc_limit = 23088 
RCDWRc_limit = 18833 
WTRc_limit = 15218 
RTWc_limit = 61945 
CCDLc_limit = 49459 
rwq = 0 
CCDLc_limit_alone = 33521 
WTRc_limit_alone = 13631 
RTWc_limit_alone = 47594 

Commands details: 
total_CMD = 1854799 
n_nop = 1780783 
Read = 42786 
Write = 0 
L2_Alloc = 0 
L2_WB = 18823 
n_act = 6300 
n_pre = 6284 
n_ref = 0 
n_req = 58042 
total_req = 61609 

Dual Bus Interface Util: 
issued_total_row = 12584 
issued_total_col = 61609 
Row_Bus_Util =  0.006785 
CoL_Bus_Util = 0.033216 
Either_Row_CoL_Bus_Util = 0.039905 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002391 
queue_avg = 1.053887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1771438 n_act=6881 n_pre=6865 n_ref_event=0 n_req=65664 n_rd=47950 n_rd_L2_A=0 n_write=0 n_wr_bk=21888 bw_util=0.07531
n_activity=348957 dram_eff=0.4003
bk0: 2868a 1820070i bk1: 3538a 1815196i bk2: 2626a 1825628i bk3: 3134a 1820684i bk4: 3018a 1818378i bk5: 3590a 1811432i bk6: 3040a 1820322i bk7: 3580a 1818183i bk8: 3392a 1816130i bk9: 3936a 1813275i bk10: 2554a 1823277i bk11: 2902a 1820210i bk12: 2276a 1825156i bk13: 2732a 1820165i bk14: 2154a 1829859i bk15: 2610a 1825742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895422
Row_Buffer_Locality_read = 0.944651
Row_Buffer_Locality_write = 0.762166
Bank_Level_Parallism = 2.150066
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.195886
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075305 
total_CMD = 1854799 
util_bw = 139676 
Wasted_Col = 102964 
Wasted_Row = 47220 
Idle = 1564939 

BW Util Bottlenecks: 
RCDc_limit = 24682 
RCDWRc_limit = 19296 
WTRc_limit = 18216 
RTWc_limit = 72663 
CCDLc_limit = 52781 
rwq = 0 
CCDLc_limit_alone = 35404 
WTRc_limit_alone = 16402 
RTWc_limit_alone = 57100 

Commands details: 
total_CMD = 1854799 
n_nop = 1771438 
Read = 47950 
Write = 0 
L2_Alloc = 0 
L2_WB = 21888 
n_act = 6881 
n_pre = 6865 
n_ref = 0 
n_req = 65664 
total_req = 69838 

Dual Bus Interface Util: 
issued_total_row = 13746 
issued_total_col = 69838 
Row_Bus_Util =  0.007411 
CoL_Bus_Util = 0.037653 
Either_Row_CoL_Bus_Util = 0.044943 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002675 
queue_avg = 1.268042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1780678 n_act=6379 n_pre=6363 n_ref_event=0 n_req=58013 n_rd=42758 n_rd_L2_A=0 n_write=0 n_wr_bk=18826 bw_util=0.06641
n_activity=326812 dram_eff=0.3769
bk0: 3314a 1819688i bk1: 2490a 1827238i bk2: 2928a 1824846i bk3: 2280a 1830540i bk4: 3316a 1819450i bk5: 2576a 1825909i bk6: 3364a 1821696i bk7: 2542a 1828170i bk8: 3692a 1816880i bk9: 2662a 1825781i bk10: 2886a 1823601i bk11: 1942a 1831160i bk12: 2624a 1823611i bk13: 1872a 1832263i bk14: 2514a 1827155i bk15: 1756a 1833751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890283
Row_Buffer_Locality_read = 0.943075
Row_Buffer_Locality_write = 0.742314
Bank_Level_Parallism = 1.972874
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.166164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066405 
total_CMD = 1854799 
util_bw = 123168 
Wasted_Col = 96472 
Wasted_Row = 47334 
Idle = 1587825 

BW Util Bottlenecks: 
RCDc_limit = 23400 
RCDWRc_limit = 18932 
WTRc_limit = 15339 
RTWc_limit = 60099 
CCDLc_limit = 48911 
rwq = 0 
CCDLc_limit_alone = 33235 
WTRc_limit_alone = 13839 
RTWc_limit_alone = 45923 

Commands details: 
total_CMD = 1854799 
n_nop = 1780678 
Read = 42758 
Write = 0 
L2_Alloc = 0 
L2_WB = 18826 
n_act = 6379 
n_pre = 6363 
n_ref = 0 
n_req = 58013 
total_req = 61584 

Dual Bus Interface Util: 
issued_total_row = 12742 
issued_total_col = 61584 
Row_Bus_Util =  0.006870 
CoL_Bus_Util = 0.033203 
Either_Row_CoL_Bus_Util = 0.039962 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.002766 
queue_avg = 1.019365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1771246 n_act=6948 n_pre=6932 n_ref_event=0 n_req=65725 n_rd=48006 n_rd_L2_A=0 n_write=0 n_wr_bk=21893 bw_util=0.07537
n_activity=349245 dram_eff=0.4003
bk0: 3536a 1814642i bk1: 2868a 1820076i bk2: 3150a 1820026i bk3: 2624a 1825514i bk4: 3590a 1812832i bk5: 3032a 1817975i bk6: 3588a 1818029i bk7: 3032a 1820831i bk8: 3938a 1812659i bk9: 3410a 1814946i bk10: 3002a 1821059i bk11: 2448a 1822346i bk12: 2740a 1819109i bk13: 2268a 1826418i bk14: 2632a 1824536i bk15: 2148a 1830380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894515
Row_Buffer_Locality_read = 0.944319
Row_Buffer_Locality_write = 0.759580
Bank_Level_Parallism = 2.150348
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.193227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.075371 
total_CMD = 1854799 
util_bw = 139798 
Wasted_Col = 103131 
Wasted_Row = 47821 
Idle = 1564049 

BW Util Bottlenecks: 
RCDc_limit = 24979 
RCDWRc_limit = 19271 
WTRc_limit = 17980 
RTWc_limit = 73563 
CCDLc_limit = 52346 
rwq = 0 
CCDLc_limit_alone = 35210 
WTRc_limit_alone = 16271 
RTWc_limit_alone = 58136 

Commands details: 
total_CMD = 1854799 
n_nop = 1771246 
Read = 48006 
Write = 0 
L2_Alloc = 0 
L2_WB = 21893 
n_act = 6948 
n_pre = 6932 
n_ref = 0 
n_req = 65725 
total_req = 69899 

Dual Bus Interface Util: 
issued_total_row = 13880 
issued_total_col = 69899 
Row_Bus_Util =  0.007483 
CoL_Bus_Util = 0.037685 
Either_Row_CoL_Bus_Util = 0.045047 
Issued_on_Two_Bus_Simul_Util = 0.000122 
issued_two_Eff = 0.002705 
queue_avg = 1.256998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1780927 n_act=6338 n_pre=6322 n_ref_event=463904 n_req=57874 n_rd=42648 n_rd_L2_A=0 n_write=0 n_wr_bk=18771 bw_util=0.06623
n_activity=323661 dram_eff=0.3795
bk0: 2466a 1827396i bk1: 3264a 1819438i bk2: 2298a 1831701i bk3: 2914a 1824421i bk4: 2556a 1825590i bk5: 3326a 1817604i bk6: 2566a 1828533i bk7: 3340a 1821559i bk8: 2648a 1824927i bk9: 3692a 1816531i bk10: 2022a 1829859i bk11: 2788a 1822567i bk12: 1862a 1831658i bk13: 2626a 1823689i bk14: 1776a 1834435i bk15: 2504a 1828362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890745
Row_Buffer_Locality_read = 0.943327
Row_Buffer_Locality_write = 0.743465
Bank_Level_Parallism = 2.004442
Bank_Level_Parallism_Col = 1.955146
Bank_Level_Parallism_Ready = 1.157018
write_to_read_ratio_blp_rw_average = 0.493957
GrpLevelPara = 1.503055 

BW Util details:
bwutil = 0.066227 
total_CMD = 1854799 
util_bw = 122838 
Wasted_Col = 96143 
Wasted_Row = 45552 
Idle = 1590266 

BW Util Bottlenecks: 
RCDc_limit = 23166 
RCDWRc_limit = 18872 
WTRc_limit = 15864 
RTWc_limit = 62478 
CCDLc_limit = 49356 
rwq = 0 
CCDLc_limit_alone = 33154 
WTRc_limit_alone = 14302 
RTWc_limit_alone = 47838 

Commands details: 
total_CMD = 1854799 
n_nop = 1780927 
Read = 42648 
Write = 0 
L2_Alloc = 0 
L2_WB = 18771 
n_act = 6338 
n_pre = 6322 
n_ref = 463904 
n_req = 57874 
total_req = 61419 

Dual Bus Interface Util: 
issued_total_row = 12660 
issued_total_col = 61419 
Row_Bus_Util =  0.006826 
CoL_Bus_Util = 0.033114 
Either_Row_CoL_Bus_Util = 0.039827 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.002802 
queue_avg = 1.048620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1854799 n_nop=1772890 n_act=6322 n_pre=6306 n_ref_event=0 n_req=65358 n_rd=47718 n_rd_L2_A=0 n_write=0 n_wr_bk=21785 bw_util=0.07494
n_activity=338473 dram_eff=0.4107
bk0: 2858a 1820857i bk1: 3416a 1816718i bk2: 2646a 1824101i bk3: 3136a 1821222i bk4: 3022a 1816757i bk5: 3592a 1813460i bk6: 3040a 1819539i bk7: 3584a 1818599i bk8: 3376a 1814802i bk9: 3930a 1813232i bk10: 2474a 1821749i bk11: 2900a 1820978i bk12: 2252a 1824075i bk13: 2728a 1824223i bk14: 2154a 1827625i bk15: 2610a 1827296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903501
Row_Buffer_Locality_read = 0.949914
Row_Buffer_Locality_write = 0.777948
Bank_Level_Parallism = 2.226064
Bank_Level_Parallism_Col = 2.164623
Bank_Level_Parallism_Ready = 1.193687
write_to_read_ratio_blp_rw_average = 0.525983
GrpLevelPara = 1.678927 

BW Util details:
bwutil = 0.074944 
total_CMD = 1854799 
util_bw = 139006 
Wasted_Col = 101901 
Wasted_Row = 38803 
Idle = 1575089 

BW Util Bottlenecks: 
RCDc_limit = 22045 
RCDWRc_limit = 17378 
WTRc_limit = 19779 
RTWc_limit = 81469 
CCDLc_limit = 49802 
rwq = 0 
CCDLc_limit_alone = 34910 
WTRc_limit_alone = 18161 
RTWc_limit_alone = 68195 

Commands details: 
total_CMD = 1854799 
n_nop = 1772890 
Read = 47718 
Write = 0 
L2_Alloc = 0 
L2_WB = 21785 
n_act = 6322 
n_pre = 6306 
n_ref = 0 
n_req = 65358 
total_req = 69503 

Dual Bus Interface Util: 
issued_total_row = 12628 
issued_total_col = 69503 
Row_Bus_Util =  0.006808 
CoL_Bus_Util = 0.037472 
Either_Row_CoL_Bus_Util = 0.044161 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002710 
queue_avg = 1.178853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135918, Miss = 24404, Miss_rate = 0.180, Pending_hits = 8846, Reservation_fails = 6965
L2_cache_bank[1]: Access = 162442, Miss = 32014, Miss_rate = 0.197, Pending_hits = 10793, Reservation_fails = 8560
L2_cache_bank[2]: Access = 148270, Miss = 28784, Miss_rate = 0.194, Pending_hits = 9753, Reservation_fails = 7470
L2_cache_bank[3]: Access = 171434, Miss = 34324, Miss_rate = 0.200, Pending_hits = 11234, Reservation_fails = 11349
L2_cache_bank[4]: Access = 161244, Miss = 32146, Miss_rate = 0.199, Pending_hits = 10620, Reservation_fails = 7826
L2_cache_bank[5]: Access = 136278, Miss = 24234, Miss_rate = 0.178, Pending_hits = 8938, Reservation_fails = 8747
L2_cache_bank[6]: Access = 170054, Miss = 34480, Miss_rate = 0.203, Pending_hits = 10841, Reservation_fails = 7858
L2_cache_bank[7]: Access = 149830, Miss = 28656, Miss_rate = 0.191, Pending_hits = 10008, Reservation_fails = 7446
L2_cache_bank[8]: Access = 134560, Miss = 24318, Miss_rate = 0.181, Pending_hits = 8534, Reservation_fails = 5884
L2_cache_bank[9]: Access = 161686, Miss = 31944, Miss_rate = 0.198, Pending_hits = 10695, Reservation_fails = 8375
L2_cache_bank[10]: Access = 148968, Miss = 28660, Miss_rate = 0.192, Pending_hits = 9644, Reservation_fails = 6425
L2_cache_bank[11]: Access = 169648, Miss = 34126, Miss_rate = 0.201, Pending_hits = 10592, Reservation_fails = 7363
L2_total_cache_accesses = 1850332
L2_total_cache_misses = 358090
L2_total_cache_miss_rate = 0.1935
L2_total_cache_pending_hits = 120498
L2_total_cache_reservation_fails = 94268
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1850332
icnt_total_pkts_simt_to_mem=700681
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2392237
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2550813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000237409
	minimum = 0 (at node 0)
	maximum = 0.0014899 (at node 8)
Accepted packet rate average = 0.000237409
	minimum = 0 (at node 0)
	maximum = 0.00492013 (at node 8)
Injected flit rate average = 0.000256658
	minimum = 0 (at node 0)
	maximum = 0.00200963 (at node 8)
Accepted flit rate average= 0.000256658
	minimum = 0 (at node 0)
	maximum = 0.00492013 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2189 (49 samples)
	minimum = 5 (49 samples)
	maximum = 214.98 (49 samples)
Network latency average = 19.9418 (49 samples)
	minimum = 5 (49 samples)
	maximum = 212 (49 samples)
Flit latency average = 19.1456 (49 samples)
	minimum = 5 (49 samples)
	maximum = 211.51 (49 samples)
Fragmentation average = 0.00177527 (49 samples)
	minimum = 0 (49 samples)
	maximum = 61.6327 (49 samples)
Injected packet rate average = 0.0729905 (49 samples)
	minimum = 0.0273212 (49 samples)
	maximum = 0.204995 (49 samples)
Accepted packet rate average = 0.0729905 (49 samples)
	minimum = 0.0251935 (49 samples)
	maximum = 0.110875 (49 samples)
Injected flit rate average = 0.0778183 (49 samples)
	minimum = 0.0353992 (49 samples)
	maximum = 0.205173 (49 samples)
Accepted flit rate average = 0.0778183 (49 samples)
	minimum = 0.0341682 (49 samples)
	maximum = 0.110875 (49 samples)
Injected packet size average = 1.06614 (49 samples)
Accepted packet size average = 1.06614 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 10 sec (5050 sec)
gpgpu_simulation_rate = 44792 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 2517985x
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z13lud_perimeterPfii'
Destroy streams for kernel 50: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 50 
kernel_stream_id = 62720
gpu_sim_cycle = 29783
gpu_sim_insn = 295200
gpu_ipc =       9.9117
gpu_tot_sim_cycle = 1434962
gpu_tot_sim_insn = 226495048
gpu_tot_ipc =     157.8404
gpu_tot_issued_cta = 9584
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.3119% 
max_total_param_size = 0
gpu_stall_dramfull = 161793
gpu_stall_icnt2sh    = 308708
partiton_level_parallism =       0.0785
partiton_level_parallism_total  =       0.3793
partiton_level_parallism_util =       1.0522
partiton_level_parallism_util_total  =       1.7751
L2_BW  =       6.3342 GB/Sec
L2_BW_total  =      29.0155 GB/Sec
gpu_total_sim_rate=44125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3717110
	L1I_total_cache_misses = 57688
	L1I_total_cache_miss_rate = 0.0155
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 41395
L1D_cache:
	L1D_cache_core[0]: Access = 41558, Miss = 25031, Miss_rate = 0.602, Pending_hits = 2580, Reservation_fails = 14725
	L1D_cache_core[1]: Access = 41445, Miss = 25092, Miss_rate = 0.605, Pending_hits = 2774, Reservation_fails = 14290
	L1D_cache_core[2]: Access = 41366, Miss = 25053, Miss_rate = 0.606, Pending_hits = 2435, Reservation_fails = 14276
	L1D_cache_core[3]: Access = 40660, Miss = 25049, Miss_rate = 0.616, Pending_hits = 2507, Reservation_fails = 17421
	L1D_cache_core[4]: Access = 41365, Miss = 24502, Miss_rate = 0.592, Pending_hits = 2822, Reservation_fails = 13175
	L1D_cache_core[5]: Access = 41622, Miss = 25237, Miss_rate = 0.606, Pending_hits = 2746, Reservation_fails = 12279
	L1D_cache_core[6]: Access = 41207, Miss = 25037, Miss_rate = 0.608, Pending_hits = 2649, Reservation_fails = 14452
	L1D_cache_core[7]: Access = 41364, Miss = 24673, Miss_rate = 0.596, Pending_hits = 2705, Reservation_fails = 11124
	L1D_cache_core[8]: Access = 41859, Miss = 25214, Miss_rate = 0.602, Pending_hits = 2557, Reservation_fails = 12426
	L1D_cache_core[9]: Access = 41155, Miss = 24633, Miss_rate = 0.599, Pending_hits = 2824, Reservation_fails = 16798
	L1D_cache_core[10]: Access = 41155, Miss = 25262, Miss_rate = 0.614, Pending_hits = 2588, Reservation_fails = 19126
	L1D_cache_core[11]: Access = 41557, Miss = 25082, Miss_rate = 0.604, Pending_hits = 2597, Reservation_fails = 15213
	L1D_cache_core[12]: Access = 40917, Miss = 24943, Miss_rate = 0.610, Pending_hits = 2671, Reservation_fails = 17722
	L1D_cache_core[13]: Access = 40821, Miss = 24992, Miss_rate = 0.612, Pending_hits = 2570, Reservation_fails = 17778
	L1D_cache_core[14]: Access = 40629, Miss = 24378, Miss_rate = 0.600, Pending_hits = 2400, Reservation_fails = 16746
	L1D_total_cache_accesses = 618680
	L1D_total_cache_misses = 374178
	L1D_total_cache_miss_rate = 0.6048
	L1D_total_cache_pending_hits = 39425
	L1D_total_cache_reservation_fails = 227551
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 223845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9641
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1181
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 736
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10822

Total_core_cache_fail_stats:
ctas_completed 9584, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35448, 21645, 11997, 11997, 11997, 11997, 11997, 11997, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11625, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11253, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 11067, 
gpgpu_n_tot_thrd_icount = 235155936
gpgpu_n_tot_w_icount = 7348623
gpgpu_n_stall_shd_mem = 411443
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 363808
gpgpu_n_mem_write_global = 159192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7351808
gpgpu_n_store_insn = 2547072
gpgpu_n_shmem_insn = 82437624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7123872
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1455545	W0_Idle:10914649	W0_Scoreboard:9105067	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6837501
single_issue_nums: WS0:3772341	WS1:3576282	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2910464 {8:363808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11461824 {72:159192,}
traffic_breakdown_coretomem[INST_ACC_R] = 170216 {8:21277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58209280 {40:1455232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2547072 {8:318384,}
traffic_breakdown_memtocore[INST_ACC_R] = 3404320 {40:85108,}
maxmflatency = 1505 
max_icnt2mem_latency = 1514 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 277 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 62 
mrq_lat_table:109945 	24436 	20729 	33811 	78029 	66300 	29579 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	969148 	669464 	125449 	9585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20093 	956 	193 	461520 	26187 	24318 	9440 	1292 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194442 	241111 	232655 	280089 	645896 	179421 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1109 	459 	31 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.319797  9.314894  9.242515  9.742719  8.030092  9.287450  8.743718  9.812766  8.373854  9.434944  8.112391  9.694445  9.656604 10.027855 10.167364 11.048231 
dram[1]:  9.322660  9.678937 10.514620  9.806742  9.035088  8.530928  8.987041 10.508439  8.518450  9.424610  8.736842  9.916256 10.029126  9.823377 10.584229 11.565080 
dram[2]:  9.143750  7.899281  9.824818  8.606145  9.453416  8.288783  9.838983  8.290168  9.436567  8.364679  9.293427  8.152905  9.792915  9.796935 10.987302  9.771428 
dram[3]:  9.491968  9.055024  9.809843 10.286533  8.580311  8.699580 10.600849  9.127753  9.199661  8.775047 10.539241  8.515306  9.589873 10.000000 10.643478 10.250871 
dram[4]:  8.024631  9.331182  9.392749  9.617225  8.044393  9.196787  8.683291  9.808511  8.166667  9.250457  8.295523  9.155875  9.818533 10.129578  9.983539 11.077170 
dram[5]: 10.463612 10.453488 11.480000 10.784264  9.568849  9.353965 10.028169 11.354460  9.036399  9.930712  9.318182 10.064102 10.163987 12.212625 11.685823 12.508834 
average row locality = 371676/39105 = 9.504564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       929      1338       958      1358      1096      1563      1078      1552      1164      1722       892      1292       801      1218       770      1154 
dram[1]:      1141      1465      1200      1484      1370      1693      1379      1686      1533      1860      1160      1371      1036      1304       986      1245 
dram[2]:      1340       940      1368       950      1557      1098      1566      1067      1717      1169      1331       840      1221       802      1163       758 
dram[3]:      1460      1145      1493      1192      1691      1378      1694      1370      1856      1541      1419      1108      1302      1035      1256       977 
dram[4]:       925      1342       960      1360      1084      1560      1075      1554      1158      1717       882      1277       796      1218       770      1153 
dram[5]:      1250      1350      1315      1367      1488      1567      1490      1549      1646      1728      1233      1272      1119      1199      1082      1142 
total dram writes = 122230
bank skew: 1860/758 = 2.45
chip skew: 21917/18831 = 1.16
average mf latency per bank:
dram[0]:       5444      4414      5361      4633      4701      3791      4663      3706      4058      3449      3925      4044      3821      3913      4012      4041
dram[1]:       4397      4604      4384      4541      4095      4161      4295      4117      3798      3545      4088      3872      3723      3564      3858      3924
dram[2]:       4356      4945      4524      5213      3740      4444      3481      4580      3285      3862      3652      4048      3432      3713      3752      4158
dram[3]:       4339      4137      4372      4318      3925      3716      3869      3842      3434      3266      3719      3726      3522      3357      3791      3554
dram[4]:       5616      4239      5418      4514      4809      3591      4670      3475      3958      3226      3819      3640      3823      3352      4190      3894
dram[5]:       4006      4845      3989      4993      3694      4370      3875      4399      3542      3681      3734      4219      3450      3812      3434      4182
maximum mf latency per bank:
dram[0]:        645      1335       964      1366      1105      1323      1137       862       867       884       816      1078       680      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1140       916       932       961       702      1205       626      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1112       748       924       868       745       966       657       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1819814 n_act=6306 n_pre=6290 n_ref_event=0 n_req=58312 n_rd=42994 n_rd_L2_A=0 n_write=0 n_wr_bk=18885 bw_util=0.06534
n_activity=326999 dram_eff=0.3785
bk0: 2520a 1865884i bk1: 3312a 1858833i bk2: 2290a 1870286i bk3: 2910a 1864135i bk4: 2574a 1865618i bk5: 3346a 1857816i bk6: 2582a 1867737i bk7: 3352a 1861135i bk8: 2700a 1864529i bk9: 3706a 1856095i bk10: 2082a 1867974i bk11: 2794a 1863154i bk12: 1908a 1871300i bk13: 2632a 1863287i bk14: 1792a 1872853i bk15: 2494a 1867213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892046
Row_Buffer_Locality_read = 0.944085
Row_Buffer_Locality_write = 0.745985
Bank_Level_Parallism = 1.987262
Bank_Level_Parallism_Col = 1.948807
Bank_Level_Parallism_Ready = 1.159220
write_to_read_ratio_blp_rw_average = 0.495969
GrpLevelPara = 1.504818 

BW Util details:
bwutil = 0.065338 
total_CMD = 1894112 
util_bw = 123758 
Wasted_Col = 96648 
Wasted_Row = 46458 
Idle = 1627248 

BW Util Bottlenecks: 
RCDc_limit = 23124 
RCDWRc_limit = 18854 
WTRc_limit = 15371 
RTWc_limit = 62558 
CCDLc_limit = 49749 
rwq = 0 
CCDLc_limit_alone = 33642 
WTRc_limit_alone = 13767 
RTWc_limit_alone = 48055 

Commands details: 
total_CMD = 1894112 
n_nop = 1819814 
Read = 42994 
Write = 0 
L2_Alloc = 0 
L2_WB = 18885 
n_act = 6306 
n_pre = 6290 
n_ref = 0 
n_req = 58312 
total_req = 61879 

Dual Bus Interface Util: 
issued_total_row = 12596 
issued_total_col = 61879 
Row_Bus_Util =  0.006650 
CoL_Bus_Util = 0.032669 
Either_Row_CoL_Bus_Util = 0.039226 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002382 
queue_avg = 1.032748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1810662 n_act=6883 n_pre=6867 n_ref_event=0 n_req=65749 n_rd=48010 n_rd_L2_A=0 n_write=0 n_wr_bk=21913 bw_util=0.07383
n_activity=349587 dram_eff=0.4
bk0: 2876a 1859350i bk1: 3546a 1854472i bk2: 2626a 1864938i bk3: 3134a 1859995i bk4: 3030a 1857676i bk5: 3598a 1850737i bk6: 3052a 1859621i bk7: 3592a 1857484i bk8: 3392a 1855443i bk9: 3936a 1852588i bk10: 2554a 1862590i bk11: 2902a 1859523i bk12: 2276a 1864391i bk13: 2732a 1859419i bk14: 2154a 1869114i bk15: 2610a 1864997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895527
Row_Buffer_Locality_read = 0.944678
Row_Buffer_Locality_write = 0.762501
Bank_Level_Parallism = 2.148948
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.195650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073832 
total_CMD = 1894112 
util_bw = 139846 
Wasted_Col = 103163 
Wasted_Row = 47240 
Idle = 1603863 

BW Util Bottlenecks: 
RCDc_limit = 24706 
RCDWRc_limit = 19296 
WTRc_limit = 18216 
RTWc_limit = 72832 
CCDLc_limit = 52869 
rwq = 0 
CCDLc_limit_alone = 35440 
WTRc_limit_alone = 16402 
RTWc_limit_alone = 57217 

Commands details: 
total_CMD = 1894112 
n_nop = 1810662 
Read = 48010 
Write = 0 
L2_Alloc = 0 
L2_WB = 21913 
n_act = 6883 
n_pre = 6867 
n_ref = 0 
n_req = 65749 
total_req = 69923 

Dual Bus Interface Util: 
issued_total_row = 13750 
issued_total_col = 69923 
Row_Bus_Util =  0.007259 
CoL_Bus_Util = 0.036916 
Either_Row_CoL_Bus_Util = 0.044058 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.002672 
queue_avg = 1.241812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1819716 n_act=6384 n_pre=6368 n_ref_event=0 n_req=58278 n_rd=42962 n_rd_L2_A=0 n_write=0 n_wr_bk=18887 bw_util=0.06531
n_activity=328749 dram_eff=0.3763
bk0: 3322a 1858971i bk1: 2526a 1866115i bk2: 2928a 1864155i bk3: 2288a 1869758i bk4: 3328a 1858747i bk5: 2576a 1865176i bk6: 3376a 1860993i bk7: 2566a 1867435i bk8: 3692a 1856190i bk9: 2694a 1865056i bk10: 2886a 1862914i bk11: 1974a 1870183i bk12: 2624a 1862847i bk13: 1904a 1871381i bk14: 2514a 1866412i bk15: 1764a 1873023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890696
Row_Buffer_Locality_read = 0.943299
Row_Buffer_Locality_write = 0.743144
Bank_Level_Parallism = 1.969371
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.165504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065307 
total_CMD = 1894112 
util_bw = 123698 
Wasted_Col = 97275 
Wasted_Row = 47372 
Idle = 1625767 

BW Util Bottlenecks: 
RCDc_limit = 23424 
RCDWRc_limit = 18952 
WTRc_limit = 15492 
RTWc_limit = 60720 
CCDLc_limit = 49194 
rwq = 0 
CCDLc_limit_alone = 33352 
WTRc_limit_alone = 13977 
RTWc_limit_alone = 46393 

Commands details: 
total_CMD = 1894112 
n_nop = 1819716 
Read = 42962 
Write = 0 
L2_Alloc = 0 
L2_WB = 18887 
n_act = 6384 
n_pre = 6368 
n_ref = 0 
n_req = 58278 
total_req = 61849 

Dual Bus Interface Util: 
issued_total_row = 12752 
issued_total_col = 61849 
Row_Bus_Util =  0.006732 
CoL_Bus_Util = 0.032653 
Either_Row_CoL_Bus_Util = 0.039278 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.002756 
queue_avg = 0.998808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.998808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1810475 n_act=6950 n_pre=6934 n_ref_event=0 n_req=65805 n_rd=48062 n_rd_L2_A=0 n_write=0 n_wr_bk=21917 bw_util=0.07389
n_activity=349843 dram_eff=0.4001
bk0: 3544a 1853922i bk1: 2872a 1859357i bk2: 3150a 1859336i bk3: 2624a 1864825i bk4: 3602a 1852128i bk5: 3044a 1857273i bk6: 3600a 1857326i bk7: 3040a 1860135i bk8: 3938a 1851972i bk9: 3410a 1854259i bk10: 3002a 1860372i bk11: 2448a 1861660i bk12: 2740a 1858344i bk13: 2268a 1865672i bk14: 2632a 1863790i bk15: 2148a 1869656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894613
Row_Buffer_Locality_read = 0.944343
Row_Buffer_Locality_write = 0.759905
Bank_Level_Parallism = 2.149310
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.193008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.073891 
total_CMD = 1894112 
util_bw = 139958 
Wasted_Col = 103317 
Wasted_Row = 47841 
Idle = 1602996 

BW Util Bottlenecks: 
RCDc_limit = 25003 
RCDWRc_limit = 19271 
WTRc_limit = 17981 
RTWc_limit = 73719 
CCDLc_limit = 52433 
rwq = 0 
CCDLc_limit_alone = 35249 
WTRc_limit_alone = 16272 
RTWc_limit_alone = 58244 

Commands details: 
total_CMD = 1894112 
n_nop = 1810475 
Read = 48062 
Write = 0 
L2_Alloc = 0 
L2_WB = 21917 
n_act = 6950 
n_pre = 6934 
n_ref = 0 
n_req = 65805 
total_req = 69979 

Dual Bus Interface Util: 
issued_total_row = 13884 
issued_total_col = 69979 
Row_Bus_Util =  0.007330 
CoL_Bus_Util = 0.036946 
Either_Row_CoL_Bus_Util = 0.044156 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.002702 
queue_avg = 1.230997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1819970 n_act=6343 n_pre=6327 n_ref_event=463904 n_req=58134 n_rd=42848 n_rd_L2_A=0 n_write=0 n_wr_bk=18831 bw_util=0.06513
n_activity=325557 dram_eff=0.3789
bk0: 2502a 1866309i bk1: 3268a 1858718i bk2: 2310a 1870876i bk3: 2914a 1863732i bk4: 2556a 1864866i bk5: 3338a 1856903i bk6: 2586a 1867802i bk7: 3348a 1860859i bk8: 2680a 1864195i bk9: 3692a 1855842i bk10: 2054a 1868938i bk11: 2788a 1861881i bk12: 1894a 1870780i bk13: 2626a 1862946i bk14: 1788a 1873679i bk15: 2504a 1867639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891148
Row_Buffer_Locality_read = 0.943545
Row_Buffer_Locality_write = 0.744276
Bank_Level_Parallism = 2.000800
Bank_Level_Parallism_Col = 1.950970
Bank_Level_Parallism_Ready = 1.156441
write_to_read_ratio_blp_rw_average = 0.494502
GrpLevelPara = 1.500144 

BW Util details:
bwutil = 0.065127 
total_CMD = 1894112 
util_bw = 123358 
Wasted_Col = 96912 
Wasted_Row = 45587 
Idle = 1628255 

BW Util Bottlenecks: 
RCDc_limit = 23190 
RCDWRc_limit = 18889 
WTRc_limit = 16020 
RTWc_limit = 63043 
CCDLc_limit = 49638 
rwq = 0 
CCDLc_limit_alone = 33274 
WTRc_limit_alone = 14440 
RTWc_limit_alone = 48259 

Commands details: 
total_CMD = 1894112 
n_nop = 1819970 
Read = 42848 
Write = 0 
L2_Alloc = 0 
L2_WB = 18831 
n_act = 6343 
n_pre = 6327 
n_ref = 463904 
n_req = 58134 
total_req = 61679 

Dual Bus Interface Util: 
issued_total_row = 12670 
issued_total_col = 61679 
Row_Bus_Util =  0.006689 
CoL_Bus_Util = 0.032564 
Either_Row_CoL_Bus_Util = 0.039143 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.002792 
queue_avg = 1.027443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1894112 n_nop=1812161 n_act=6323 n_pre=6307 n_ref_event=0 n_req=65398 n_rd=47746 n_rd_L2_A=0 n_write=0 n_wr_bk=21797 bw_util=0.07343
n_activity=338772 dram_eff=0.4106
bk0: 2862a 1860167i bk1: 3420a 1856001i bk2: 2646a 1863412i bk3: 3136a 1860534i bk4: 3030a 1856060i bk5: 3592a 1852772i bk6: 3052a 1858837i bk7: 3584a 1857912i bk8: 3376a 1854115i bk9: 3930a 1852545i bk10: 2474a 1861062i bk11: 2900a 1860291i bk12: 2252a 1863388i bk13: 2728a 1863477i bk14: 2154a 1866939i bk15: 2610a 1866550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903544
Row_Buffer_Locality_read = 0.949923
Row_Buffer_Locality_write = 0.778099
Bank_Level_Parallism = 2.225474
Bank_Level_Parallism_Col = 2.164020
Bank_Level_Parallism_Ready = 1.193576
write_to_read_ratio_blp_rw_average = 0.526091
GrpLevelPara = 1.678660 

BW Util details:
bwutil = 0.073431 
total_CMD = 1894112 
util_bw = 139086 
Wasted_Col = 101994 
Wasted_Row = 38813 
Idle = 1614219 

BW Util Bottlenecks: 
RCDc_limit = 22057 
RCDWRc_limit = 17378 
WTRc_limit = 19779 
RTWc_limit = 81547 
CCDLc_limit = 49821 
rwq = 0 
CCDLc_limit_alone = 34929 
WTRc_limit_alone = 18161 
RTWc_limit_alone = 68273 

Commands details: 
total_CMD = 1894112 
n_nop = 1812161 
Read = 47746 
Write = 0 
L2_Alloc = 0 
L2_WB = 21797 
n_act = 6323 
n_pre = 6307 
n_ref = 0 
n_req = 65398 
total_req = 69543 

Dual Bus Interface Util: 
issued_total_row = 12630 
issued_total_col = 69543 
Row_Bus_Util =  0.006668 
CoL_Bus_Util = 0.036715 
Either_Row_CoL_Bus_Util = 0.043266 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.002709 
queue_avg = 1.154430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137256, Miss = 24594, Miss_rate = 0.179, Pending_hits = 8858, Reservation_fails = 7080
L2_cache_bank[1]: Access = 163042, Miss = 32052, Miss_rate = 0.197, Pending_hits = 10825, Reservation_fails = 8652
L2_cache_bank[2]: Access = 148766, Miss = 28826, Miss_rate = 0.194, Pending_hits = 9801, Reservation_fails = 7593
L2_cache_bank[3]: Access = 172034, Miss = 34362, Miss_rate = 0.200, Pending_hits = 11278, Reservation_fails = 11564
L2_cache_bank[4]: Access = 161740, Miss = 32188, Miss_rate = 0.199, Pending_hits = 10668, Reservation_fails = 8037
L2_cache_bank[5]: Access = 137488, Miss = 24416, Miss_rate = 0.178, Pending_hits = 8950, Reservation_fails = 8861
L2_cache_bank[6]: Access = 170550, Miss = 34522, Miss_rate = 0.202, Pending_hits = 10889, Reservation_fails = 8068
L2_cache_bank[7]: Access = 150310, Miss = 28690, Miss_rate = 0.191, Pending_hits = 10040, Reservation_fails = 7561
L2_cache_bank[8]: Access = 135770, Miss = 24504, Miss_rate = 0.180, Pending_hits = 8546, Reservation_fails = 5995
L2_cache_bank[9]: Access = 162166, Miss = 31978, Miss_rate = 0.197, Pending_hits = 10727, Reservation_fails = 8489
L2_cache_bank[10]: Access = 149504, Miss = 28694, Miss_rate = 0.192, Pending_hits = 9676, Reservation_fails = 6521
L2_cache_bank[11]: Access = 170128, Miss = 34130, Miss_rate = 0.201, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1858754
L2_total_cache_misses = 358956
L2_total_cache_miss_rate = 0.1931
L2_total_cache_pending_hits = 120862
L2_total_cache_reservation_fails = 95899
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 192
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1631
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 192
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4724
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1631
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1858754
icnt_total_pkts_simt_to_mem=703484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05809
	minimum = 5
	maximum = 18
Network latency average = 5.05809
	minimum = 5
	maximum = 18
Slowest packet = 2392293
Flit latency average = 5.01942
	minimum = 5
	maximum = 18
Slowest flit = 2551020
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133807
	minimum = 0.00473424 (at node 9)
	maximum = 0.044925 (at node 15)
Accepted packet rate average = 0.0133807
	minimum = 0.00436491 (at node 22)
	maximum = 0.0190041 (at node 0)
Injected flit rate average = 0.013959
	minimum = 0.00577511 (at node 9)
	maximum = 0.044925 (at node 15)
Accepted flit rate average= 0.013959
	minimum = 0.00503643 (at node 22)
	maximum = 0.0190041 (at node 0)
Injected packet length average = 1.04322
Accepted packet length average = 1.04322
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8957 (50 samples)
	minimum = 5 (50 samples)
	maximum = 211.04 (50 samples)
Network latency average = 19.6441 (50 samples)
	minimum = 5 (50 samples)
	maximum = 208.12 (50 samples)
Flit latency average = 18.863 (50 samples)
	minimum = 5 (50 samples)
	maximum = 207.64 (50 samples)
Fragmentation average = 0.00173977 (50 samples)
	minimum = 0 (50 samples)
	maximum = 60.4 (50 samples)
Injected packet rate average = 0.0717983 (50 samples)
	minimum = 0.0268694 (50 samples)
	maximum = 0.201793 (50 samples)
Accepted packet rate average = 0.0717983 (50 samples)
	minimum = 0.0247769 (50 samples)
	maximum = 0.109038 (50 samples)
Injected flit rate average = 0.0765411 (50 samples)
	minimum = 0.0348067 (50 samples)
	maximum = 0.201968 (50 samples)
Accepted flit rate average = 0.0765411 (50 samples)
	minimum = 0.0335856 (50 samples)
	maximum = 0.109038 (50 samples)
Injected packet size average = 1.06606 (50 samples)
Accepted packet size average = 1.06606 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 33 sec (5133 sec)
gpgpu_simulation_rate = 44125 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 2508960x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z12lud_internalPfii'
Destroy streams for kernel 51: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 51 
kernel_stream_id = 62720
gpu_sim_cycle = 10695
gpu_sim_insn = 5356800
gpu_ipc =     500.8696
gpu_tot_sim_cycle = 1445657
gpu_tot_sim_insn = 231851848
gpu_tot_ipc =     160.3782
gpu_tot_issued_cta = 9809
gpu_occupancy = 74.8311% 
gpu_tot_occupancy = 32.7626% 
max_total_param_size = 0
gpu_stall_dramfull = 166644
gpu_stall_icnt2sh    = 316659
partiton_level_parallism =       1.1113
partiton_level_parallism_total  =       0.3847
partiton_level_parallism_util =       1.8341
partiton_level_parallism_util_total  =       1.7763
L2_BW  =      84.4896 GB/Sec
L2_BW_total  =      29.4259 GB/Sec
gpu_total_sim_rate=44784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3801710
	L1I_total_cache_misses = 59351
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44006
L1D_cache:
	L1D_cache_core[0]: Access = 42518, Miss = 25575, Miss_rate = 0.602, Pending_hits = 2678, Reservation_fails = 15525
	L1D_cache_core[1]: Access = 42405, Miss = 25618, Miss_rate = 0.604, Pending_hits = 2883, Reservation_fails = 15140
	L1D_cache_core[2]: Access = 42326, Miss = 25597, Miss_rate = 0.605, Pending_hits = 2577, Reservation_fails = 14613
	L1D_cache_core[3]: Access = 41620, Miss = 25579, Miss_rate = 0.615, Pending_hits = 2593, Reservation_fails = 17977
	L1D_cache_core[4]: Access = 42325, Miss = 25064, Miss_rate = 0.592, Pending_hits = 2919, Reservation_fails = 14016
	L1D_cache_core[5]: Access = 42582, Miss = 25781, Miss_rate = 0.605, Pending_hits = 2867, Reservation_fails = 12859
	L1D_cache_core[6]: Access = 42167, Miss = 25569, Miss_rate = 0.606, Pending_hits = 2792, Reservation_fails = 15515
	L1D_cache_core[7]: Access = 42260, Miss = 25242, Miss_rate = 0.597, Pending_hits = 2771, Reservation_fails = 11826
	L1D_cache_core[8]: Access = 42883, Miss = 25796, Miss_rate = 0.602, Pending_hits = 2630, Reservation_fails = 12810
	L1D_cache_core[9]: Access = 42115, Miss = 25117, Miss_rate = 0.596, Pending_hits = 2908, Reservation_fails = 16982
	L1D_cache_core[10]: Access = 42115, Miss = 25828, Miss_rate = 0.613, Pending_hits = 2672, Reservation_fails = 19670
	L1D_cache_core[11]: Access = 42517, Miss = 25626, Miss_rate = 0.603, Pending_hits = 2709, Reservation_fails = 16056
	L1D_cache_core[12]: Access = 41877, Miss = 25551, Miss_rate = 0.610, Pending_hits = 2743, Reservation_fails = 18399
	L1D_cache_core[13]: Access = 41781, Miss = 25558, Miss_rate = 0.612, Pending_hits = 2683, Reservation_fails = 18324
	L1D_cache_core[14]: Access = 41589, Miss = 24967, Miss_rate = 0.600, Pending_hits = 2522, Reservation_fails = 17477
	L1D_total_cache_accesses = 633080
	L1D_total_cache_misses = 382468
	L1D_total_cache_miss_rate = 0.6041
	L1D_total_cache_pending_hits = 40947
	L1D_total_cache_reservation_fails = 237189
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 229245
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1522
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2844
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2611
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1588
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11536
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4080
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95422

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1664
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7974
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2611
ctas_completed 9809, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35727, 21924, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 240512736
gpgpu_n_tot_w_icount = 7516023
gpgpu_n_stall_shd_mem = 418643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372018
gpgpu_n_mem_write_global = 162792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524608
gpgpu_n_store_insn = 2604672
gpgpu_n_shmem_insn = 84396024
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296672
gpgpu_n_shmem_bkconflict = 96152
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1492609	W0_Idle:10924722	W0_Scoreboard:9199338	W1:5372	W2:5032	W3:4692	W4:4352	W5:4012	W6:3672	W7:3332	W8:2992	W9:2652	W10:2312	W11:1972	W12:1632	W13:1292	W14:952	W15:578	W16:466276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3856041	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2976144 {8:372018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11721024 {72:162792,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59522880 {40:1488072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604672 {8:325584,}
traffic_breakdown_memtocore[INST_ACC_R] = 3416320 {40:85408,}
maxmflatency = 1529 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:111870 	24820 	21022 	34245 	78584 	66689 	29741 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	991243 	682691 	128070 	11682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20154 	970 	193 	471765 	26642 	25124 	9658 	1357 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197798 	247003 	237222 	285075 	662149 	184407 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1119 	467 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.319797  9.397028  9.257485  9.859223  7.963387  9.249004  8.710723  9.777083  8.375000  9.369565  8.056657  9.713930  9.686792 10.130919 10.200837 11.183280 
dram[1]:  9.417690  9.757143 10.654971  9.914607  9.017279  8.537415  9.085653 10.535417  8.569091  9.490566  8.833333  9.992682 10.155340  9.924675 10.745520 11.704762 
dram[2]:  9.224532  7.889952  9.941606  8.622905  9.392277  8.258294  9.843750  8.264286  9.370909  8.339367  9.360465  8.120846  9.899182  9.827586 11.120635  9.804082 
dram[3]:  9.569139  9.157517  9.917226 10.424068  8.586325  8.600410 10.626834  9.200000  9.233723  8.856074 10.611528  8.575758  9.693671 10.126214 10.771014 10.411150 
dram[4]:  8.024631  9.422747  9.407855  9.732058  8.013921  9.162055  8.650990  9.824267  8.156250  9.223614  8.283186  9.167849  9.849421 10.236620 10.016461 11.218650 
dram[5]: 10.543011 10.447796 11.603077 10.804568  9.520000  9.337187 10.109557 11.341122  9.085227  9.942056  9.365079 10.012723 10.273312 12.225914 11.839081 12.526502 
average row locality = 375818/39394 = 9.539981
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       929      1354       963      1374      1107      1586      1091      1581      1186      1754       909      1314       809      1223       778      1164 
dram[1]:      1157      1481      1216      1500      1393      1716      1409      1710      1565      1891      1181      1398      1043      1311       999      1257 
dram[2]:      1356       940      1384       956      1580      1110      1595      1081      1749      1192      1353       854      1228       810      1173       766 
dram[3]:      1476      1161      1509      1208      1714      1402      1718      1402      1886      1573      1446      1126      1311      1042      1268       991 
dram[4]:       925      1358       965      1376      1095      1584      1088      1584      1178      1749       899      1297       804      1224       778      1165 
dram[5]:      1258      1358      1323      1375      1501      1577      1503      1566      1662      1744      1244      1282      1121      1203      1090      1147 
total dram writes = 123732
bank skew: 1891/766 = 2.47
chip skew: 22233/19069 = 1.17
average mf latency per bank:
dram[0]:       5673      4385      5549      4606      4881      3788      5046      3716      4428      3429      4497      4016      4296      3928      4166      4034
dram[1]:       4365      4576      4360      4514      4127      4155      4331      4139      3777      3523      4094      3837      3760      3574      3840      3911
dram[2]:       4328      5166      4499      5374      3754      4596      3504      4937      3270      4228      3640      4642      3449      4173      3748      4311
dram[3]:       4315      4109      4350      4297      3940      3750      3899      3862      3416      3258      3687      3744      3526      3391      3780      3536
dram[4]:       5789      4213      5559      4489      4894      3605      4973      3481      4302      3211      4372      3630      4393      3371      4321      3883
dram[5]:       4006      4837      3991      4988      3721      4410      3943      4419      3556      3684      3760      4224      3492      3827      3437      4188
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1529      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1322       868      1503       966      1504       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1445659 -   mf: uid=6729351, sid4294967295:w4294967295, part=0, addr=0xc00b5f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445559), 
Ready @ 1445665 -   mf: uid=6729354, sid4294967295:w4294967295, part=0, addr=0xc00b7700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445565), 
Ready @ 1445670 -   mf: uid=6729357, sid4294967295:w4294967295, part=0, addr=0xc00b2f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445570), 
Ready @ 1445685 -   mf: uid=6729360, sid4294967295:w4294967295, part=0, addr=0xc00b4700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445585), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1833238 n_act=6363 n_pre=6347 n_ref_event=0 n_req=58893 n_rd=43338 n_rd_L2_A=0 n_write=0 n_wr_bk=19122 bw_util=0.06546
n_activity=331147 dram_eff=0.3772
bk0: 2520a 1880003i bk1: 3344a 1872680i bk2: 2290a 1884416i bk3: 2942a 1878027i bk4: 2574a 1879592i bk5: 3378a 1871503i bk6: 2582a 1881803i bk7: 3404a 1874754i bk8: 2712a 1878499i bk9: 3770a 1869476i bk10: 2094a 1881869i bk11: 2838a 1876744i bk12: 1908a 1885376i bk13: 2664a 1877217i bk14: 1792a 1886949i bk15: 2526a 1881186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892143
Row_Buffer_Locality_read = 0.944137
Row_Buffer_Locality_write = 0.747284
Bank_Level_Parallism = 1.982296
Bank_Level_Parallism_Col = 1.944793
Bank_Level_Parallism_Ready = 1.158190
write_to_read_ratio_blp_rw_average = 0.496766
GrpLevelPara = 1.502072 

BW Util details:
bwutil = 0.065464 
total_CMD = 1908229 
util_bw = 124920 
Wasted_Col = 97758 
Wasted_Row = 47066 
Idle = 1638485 

BW Util Bottlenecks: 
RCDc_limit = 23321 
RCDWRc_limit = 19076 
WTRc_limit = 15531 
RTWc_limit = 63264 
CCDLc_limit = 50225 
rwq = 0 
CCDLc_limit_alone = 33916 
WTRc_limit_alone = 13913 
RTWc_limit_alone = 48573 

Commands details: 
total_CMD = 1908229 
n_nop = 1833238 
Read = 43338 
Write = 0 
L2_Alloc = 0 
L2_WB = 19122 
n_act = 6363 
n_pre = 6347 
n_ref = 0 
n_req = 58893 
total_req = 62460 

Dual Bus Interface Util: 
issued_total_row = 12710 
issued_total_col = 62460 
Row_Bus_Util =  0.006661 
CoL_Bus_Util = 0.032732 
Either_Row_CoL_Bus_Util = 0.039299 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002387 
queue_avg = 1.028948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1445667 -   mf: uid=6729356, sid4294967295:w4294967295, part=1, addr=0xc00b4800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445567), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1823734 n_act=6929 n_pre=6913 n_ref_event=0 n_req=66703 n_rd=48650 n_rd_L2_A=0 n_write=0 n_wr_bk=22227 bw_util=0.07429
n_activity=354479 dram_eff=0.3999
bk0: 2908a 1873184i bk1: 3578a 1868234i bk2: 2658a 1878822i bk3: 3166a 1873908i bk4: 3062a 1871303i bk5: 3630a 1864475i bk6: 3104a 1873126i bk7: 3644a 1871101i bk8: 3456a 1868805i bk9: 4000a 1866175i bk10: 2598a 1876377i bk11: 2946a 1873067i bk12: 2308a 1878300i bk13: 2764a 1873308i bk14: 2186a 1883093i bk15: 2642a 1878919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896331
Row_Buffer_Locality_read = 0.945159
Row_Buffer_Locality_write = 0.764748
Bank_Level_Parallism = 2.146719
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.194219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074286 
total_CMD = 1908229 
util_bw = 141754 
Wasted_Col = 104625 
Wasted_Row = 47532 
Idle = 1614318 

BW Util Bottlenecks: 
RCDc_limit = 24824 
RCDWRc_limit = 19464 
WTRc_limit = 18505 
RTWc_limit = 74248 
CCDLc_limit = 53608 
rwq = 0 
CCDLc_limit_alone = 35843 
WTRc_limit_alone = 16669 
RTWc_limit_alone = 58319 

Commands details: 
total_CMD = 1908229 
n_nop = 1823734 
Read = 48650 
Write = 0 
L2_Alloc = 0 
L2_WB = 22227 
n_act = 6929 
n_pre = 6913 
n_ref = 0 
n_req = 66703 
total_req = 70877 

Dual Bus Interface Util: 
issued_total_row = 13842 
issued_total_col = 70877 
Row_Bus_Util =  0.007254 
CoL_Bus_Util = 0.037143 
Either_Row_CoL_Bus_Util = 0.044279 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.002651 
queue_avg = 1.241977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1445663 -   mf: uid=6729353, sid4294967295:w4294967295, part=2, addr=0xc00b7f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445563), 
Ready @ 1445683 -   mf: uid=6729359, sid4294967295:w4294967295, part=2, addr=0xc00b4f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445583), 
Ready @ 1445689 -   mf: uid=6729362, sid4294967295:w4294967295, part=2, addr=0xc00b6700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445589), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1833140 n_act=6437 n_pre=6421 n_ref_event=0 n_req=58866 n_rd=43310 n_rd_L2_A=0 n_write=0 n_wr_bk=19127 bw_util=0.06544
n_activity=332879 dram_eff=0.3751
bk0: 3354a 1872804i bk1: 2530a 1880211i bk2: 2960a 1878094i bk3: 2288a 1883897i bk4: 3360a 1872409i bk5: 2576a 1879189i bk6: 3428a 1874630i bk7: 2566a 1881467i bk8: 3756a 1869556i bk9: 2710a 1878862i bk10: 2930a 1876548i bk11: 1982a 1884135i bk12: 2656a 1876725i bk13: 1904a 1885483i bk14: 2546a 1880411i bk15: 1764a 1887118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890888
Row_Buffer_Locality_read = 0.943385
Row_Buffer_Locality_write = 0.744729
Bank_Level_Parallism = 1.964955
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.164367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065440 
total_CMD = 1908229 
util_bw = 124874 
Wasted_Col = 98457 
Wasted_Row = 47871 
Idle = 1637027 

BW Util Bottlenecks: 
RCDc_limit = 23608 
RCDWRc_limit = 19177 
WTRc_limit = 15693 
RTWc_limit = 61486 
CCDLc_limit = 49669 
rwq = 0 
CCDLc_limit_alone = 33633 
WTRc_limit_alone = 14157 
RTWc_limit_alone = 46986 

Commands details: 
total_CMD = 1908229 
n_nop = 1833140 
Read = 43310 
Write = 0 
L2_Alloc = 0 
L2_WB = 19127 
n_act = 6437 
n_pre = 6421 
n_ref = 0 
n_req = 58866 
total_req = 62437 

Dual Bus Interface Util: 
issued_total_row = 12858 
issued_total_col = 62437 
Row_Bus_Util =  0.006738 
CoL_Bus_Util = 0.032720 
Either_Row_CoL_Bus_Util = 0.039350 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.002743 
queue_avg = 0.995514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.995514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1445665 -   mf: uid=6729355, sid4294967295:w4294967295, part=3, addr=0xc00b5000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445565), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1823525 n_act=7004 n_pre=6988 n_ref_event=0 n_req=66765 n_rd=48706 n_rd_L2_A=0 n_write=0 n_wr_bk=22233 bw_util=0.07435
n_activity=354938 dram_eff=0.3997
bk0: 3576a 1867754i bk1: 2908a 1873098i bk2: 3182a 1873189i bk3: 2656a 1878719i bk4: 3634a 1865706i bk5: 3076a 1870928i bk6: 3652a 1870956i bk7: 3096a 1873405i bk8: 4002a 1865517i bk9: 3474a 1867791i bk10: 3046a 1874078i bk11: 2488a 1875380i bk12: 2772a 1872299i bk13: 2300a 1879581i bk14: 2664a 1877679i bk15: 2180a 1883597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895319
Row_Buffer_Locality_read = 0.944812
Row_Buffer_Locality_write = 0.761836
Bank_Level_Parallism = 2.146800
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.191879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.074351 
total_CMD = 1908229 
util_bw = 141878 
Wasted_Col = 104816 
Wasted_Row = 48222 
Idle = 1613313 

BW Util Bottlenecks: 
RCDc_limit = 25116 
RCDWRc_limit = 19476 
WTRc_limit = 18291 
RTWc_limit = 75187 
CCDLc_limit = 53220 
rwq = 0 
CCDLc_limit_alone = 35698 
WTRc_limit_alone = 16558 
RTWc_limit_alone = 59398 

Commands details: 
total_CMD = 1908229 
n_nop = 1823525 
Read = 48706 
Write = 0 
L2_Alloc = 0 
L2_WB = 22233 
n_act = 7004 
n_pre = 6988 
n_ref = 0 
n_req = 66765 
total_req = 70939 

Dual Bus Interface Util: 
issued_total_row = 13992 
issued_total_col = 70939 
Row_Bus_Util =  0.007332 
CoL_Bus_Util = 0.037175 
Either_Row_CoL_Bus_Util = 0.044389 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.002680 
queue_avg = 1.232045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1445661 -   mf: uid=6729352, sid4294967295:w4294967295, part=4, addr=0xc00b5700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445561), 
Ready @ 1445672 -   mf: uid=6729358, sid4294967295:w4294967295, part=4, addr=0xc00b2700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445572), 
Ready @ 1445687 -   mf: uid=6729361, sid4294967295:w4294967295, part=4, addr=0xc00b6f00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1445587), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1833408 n_act=6392 n_pre=6376 n_ref_event=463904 n_req=58716 n_rd=43192 n_rd_L2_A=0 n_write=0 n_wr_bk=19069 bw_util=0.06526
n_activity=329482 dram_eff=0.3779
bk0: 2502a 1880430i bk1: 3304a 1872520i bk2: 2310a 1885008i bk3: 2946a 1877632i bk4: 2556a 1878913i bk5: 3370a 1870657i bk6: 2586a 1881827i bk7: 3404a 1874469i bk8: 2688a 1878115i bk9: 3756a 1869359i bk10: 2066a 1882808i bk11: 2828a 1875385i bk12: 1894a 1884863i bk13: 2658a 1876873i bk14: 1788a 1887718i bk15: 2536a 1881607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891392
Row_Buffer_Locality_read = 0.943670
Row_Buffer_Locality_write = 0.745942
Bank_Level_Parallism = 1.997723
Bank_Level_Parallism_Col = 1.948048
Bank_Level_Parallism_Ready = 1.155433
write_to_read_ratio_blp_rw_average = 0.495310
GrpLevelPara = 1.498746 

BW Util details:
bwutil = 0.065255 
total_CMD = 1908229 
util_bw = 124522 
Wasted_Col = 97978 
Wasted_Row = 45985 
Idle = 1639744 

BW Util Bottlenecks: 
RCDc_limit = 23342 
RCDWRc_limit = 19080 
WTRc_limit = 16212 
RTWc_limit = 63874 
CCDLc_limit = 50081 
rwq = 0 
CCDLc_limit_alone = 33529 
WTRc_limit_alone = 14618 
RTWc_limit_alone = 48916 

Commands details: 
total_CMD = 1908229 
n_nop = 1833408 
Read = 43192 
Write = 0 
L2_Alloc = 0 
L2_WB = 19069 
n_act = 6392 
n_pre = 6376 
n_ref = 463904 
n_req = 58716 
total_req = 62261 

Dual Bus Interface Util: 
issued_total_row = 12768 
issued_total_col = 62261 
Row_Bus_Util =  0.006691 
CoL_Bus_Util = 0.032628 
Either_Row_CoL_Bus_Util = 0.039210 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.002780 
queue_avg = 1.024048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1908229 n_nop=1825741 n_act=6353 n_pre=6337 n_ref_event=0 n_req=65875 n_rd=48066 n_rd_L2_A=0 n_write=0 n_wr_bk=21954 bw_util=0.07339
n_activity=341596 dram_eff=0.41
bk0: 2894a 1874090i bk1: 3420a 1869937i bk2: 2678a 1877437i bk3: 3136a 1874582i bk4: 3062a 1869863i bk5: 3592a 1866818i bk6: 3104a 1872682i bk7: 3584a 1871625i bk8: 3440a 1867780i bk9: 3930a 1866460i bk10: 2518a 1874957i bk11: 2900a 1874134i bk12: 2284a 1877444i bk13: 2728a 1877448i bk14: 2186a 1881008i bk15: 2610a 1880587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903787
Row_Buffer_Locality_read = 0.950110
Row_Buffer_Locality_write = 0.778764
Bank_Level_Parallism = 2.223310
Bank_Level_Parallism_Col = 2.162133
Bank_Level_Parallism_Ready = 1.192834
write_to_read_ratio_blp_rw_average = 0.526897
GrpLevelPara = 1.678100 

BW Util details:
bwutil = 0.073387 
total_CMD = 1908229 
util_bw = 140040 
Wasted_Col = 102780 
Wasted_Row = 39014 
Idle = 1626395 

BW Util Bottlenecks: 
RCDc_limit = 22121 
RCDWRc_limit = 17493 
WTRc_limit = 19856 
RTWc_limit = 82407 
CCDLc_limit = 50177 
rwq = 0 
CCDLc_limit_alone = 35186 
WTRc_limit_alone = 18237 
RTWc_limit_alone = 69035 

Commands details: 
total_CMD = 1908229 
n_nop = 1825741 
Read = 48066 
Write = 0 
L2_Alloc = 0 
L2_WB = 21954 
n_act = 6353 
n_pre = 6337 
n_ref = 0 
n_req = 65875 
total_req = 70020 

Dual Bus Interface Util: 
issued_total_row = 12690 
issued_total_col = 70020 
Row_Bus_Util =  0.006650 
CoL_Bus_Util = 0.036694 
Either_Row_CoL_Bus_Util = 0.043228 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.002691 
queue_avg = 1.148887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142736, Miss = 24778, Miss_rate = 0.174, Pending_hits = 8905, Reservation_fails = 7080
L2_cache_bank[1]: Access = 165550, Miss = 32532, Miss_rate = 0.197, Pending_hits = 10907, Reservation_fails = 8653
L2_cache_bank[2]: Access = 151526, Miss = 29306, Miss_rate = 0.193, Pending_hits = 9903, Reservation_fails = 7598
L2_cache_bank[3]: Access = 174690, Miss = 34842, Miss_rate = 0.199, Pending_hits = 11286, Reservation_fails = 11571
L2_cache_bank[4]: Access = 164368, Miss = 32668, Miss_rate = 0.199, Pending_hits = 10740, Reservation_fails = 8041
L2_cache_bank[5]: Access = 143020, Miss = 24604, Miss_rate = 0.172, Pending_hits = 9006, Reservation_fails = 9027
L2_cache_bank[6]: Access = 173350, Miss = 35002, Miss_rate = 0.202, Pending_hits = 10893, Reservation_fails = 8071
L2_cache_bank[7]: Access = 153046, Miss = 29174, Miss_rate = 0.191, Pending_hits = 10164, Reservation_fails = 7567
L2_cache_bank[8]: Access = 141174, Miss = 24684, Miss_rate = 0.175, Pending_hits = 8598, Reservation_fails = 6014
L2_cache_bank[9]: Access = 164730, Miss = 32462, Miss_rate = 0.197, Pending_hits = 10816, Reservation_fails = 8493
L2_cache_bank[10]: Access = 152120, Miss = 29174, Miss_rate = 0.192, Pending_hits = 9780, Reservation_fails = 6525
L2_cache_bank[11]: Access = 172784, Miss = 34130, Miss_rate = 0.198, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1899094
L2_total_cache_misses = 363356
L2_total_cache_miss_rate = 0.1913
L2_total_cache_pending_hits = 121602
L2_total_cache_reservation_fails = 96118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 884
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4712
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1750
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 220
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5024
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 66
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1750
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1899094
icnt_total_pkts_simt_to_mem=718969
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.2668
	minimum = 5
	maximum = 270
Network latency average = 50.3844
	minimum = 5
	maximum = 270
Slowest packet = 2428236
Flit latency average = 47.4473
	minimum = 5
	maximum = 270
Slowest flit = 2588834
Fragmentation average = 0.000248923
	minimum = 0
	maximum = 13
Injected packet rate average = 0.180856
	minimum = 0.0677887 (at node 9)
	maximum = 0.517251 (at node 20)
Accepted packet rate average = 0.180856
	minimum = 0.0735858 (at node 16)
	maximum = 0.274147 (at node 12)
Injected flit rate average = 0.193323
	minimum = 0.0902291 (at node 9)
	maximum = 0.517251 (at node 20)
Accepted flit rate average= 0.193323
	minimum = 0.103506 (at node 16)
	maximum = 0.274147 (at node 12)
Injected packet length average = 1.06893
Accepted packet length average = 1.06893
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.55 (51 samples)
	minimum = 5 (51 samples)
	maximum = 212.196 (51 samples)
Network latency average = 20.2469 (51 samples)
	minimum = 5 (51 samples)
	maximum = 209.333 (51 samples)
Flit latency average = 19.4235 (51 samples)
	minimum = 5 (51 samples)
	maximum = 208.863 (51 samples)
Fragmentation average = 0.00171054 (51 samples)
	minimum = 0 (51 samples)
	maximum = 59.4706 (51 samples)
Injected packet rate average = 0.0739367 (51 samples)
	minimum = 0.0276718 (51 samples)
	maximum = 0.207979 (51 samples)
Accepted packet rate average = 0.0739367 (51 samples)
	minimum = 0.025734 (51 samples)
	maximum = 0.112275 (51 samples)
Injected flit rate average = 0.078831 (51 samples)
	minimum = 0.0358934 (51 samples)
	maximum = 0.20815 (51 samples)
Accepted flit rate average = 0.078831 (51 samples)
	minimum = 0.0349566 (51 samples)
	maximum = 0.112275 (51 samples)
Injected packet size average = 1.0662 (51 samples)
Accepted packet size average = 1.0662 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 17 sec (5177 sec)
gpgpu_simulation_rate = 44784 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 2508960x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 52 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 52: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 52 
kernel_stream_id = 62328
gpu_sim_cycle = 29083
gpu_sim_insn = 19880
gpu_ipc =       0.6836
gpu_tot_sim_cycle = 1474740
gpu_tot_sim_insn = 231871728
gpu_tot_ipc =     157.2289
gpu_tot_issued_cta = 9810
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.7015% 
max_total_param_size = 0
gpu_stall_dramfull = 166644
gpu_stall_icnt2sh    = 316659
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3772
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7762
L2_BW  =       0.1094 GB/Sec
L2_BW_total  =      28.8477 GB/Sec
gpu_total_sim_rate=44124

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3803382
	L1I_total_cache_misses = 59363
	L1I_total_cache_miss_rate = 0.0156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44006
L1D_cache:
	L1D_cache_core[0]: Access = 42518, Miss = 25575, Miss_rate = 0.602, Pending_hits = 2678, Reservation_fails = 15525
	L1D_cache_core[1]: Access = 42405, Miss = 25618, Miss_rate = 0.604, Pending_hits = 2883, Reservation_fails = 15140
	L1D_cache_core[2]: Access = 42357, Miss = 25613, Miss_rate = 0.605, Pending_hits = 2577, Reservation_fails = 14613
	L1D_cache_core[3]: Access = 41620, Miss = 25579, Miss_rate = 0.615, Pending_hits = 2593, Reservation_fails = 17977
	L1D_cache_core[4]: Access = 42325, Miss = 25064, Miss_rate = 0.592, Pending_hits = 2919, Reservation_fails = 14016
	L1D_cache_core[5]: Access = 42582, Miss = 25781, Miss_rate = 0.605, Pending_hits = 2867, Reservation_fails = 12859
	L1D_cache_core[6]: Access = 42167, Miss = 25569, Miss_rate = 0.606, Pending_hits = 2792, Reservation_fails = 15515
	L1D_cache_core[7]: Access = 42260, Miss = 25242, Miss_rate = 0.597, Pending_hits = 2771, Reservation_fails = 11826
	L1D_cache_core[8]: Access = 42883, Miss = 25796, Miss_rate = 0.602, Pending_hits = 2630, Reservation_fails = 12810
	L1D_cache_core[9]: Access = 42115, Miss = 25117, Miss_rate = 0.596, Pending_hits = 2908, Reservation_fails = 16982
	L1D_cache_core[10]: Access = 42115, Miss = 25828, Miss_rate = 0.613, Pending_hits = 2672, Reservation_fails = 19670
	L1D_cache_core[11]: Access = 42517, Miss = 25626, Miss_rate = 0.603, Pending_hits = 2709, Reservation_fails = 16056
	L1D_cache_core[12]: Access = 41877, Miss = 25551, Miss_rate = 0.610, Pending_hits = 2743, Reservation_fails = 18399
	L1D_cache_core[13]: Access = 41781, Miss = 25558, Miss_rate = 0.612, Pending_hits = 2683, Reservation_fails = 18324
	L1D_cache_core[14]: Access = 41589, Miss = 24967, Miss_rate = 0.600, Pending_hits = 2522, Reservation_fails = 17477
	L1D_total_cache_accesses = 633111
	L1D_total_cache_misses = 382484
	L1D_total_cache_miss_rate = 0.6041
	L1D_total_cache_pending_hits = 40947
	L1D_total_cache_reservation_fails = 237189
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229251
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1672

Total_core_cache_fail_stats:
ctas_completed 9810, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
35727, 21924, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 240607104
gpgpu_n_tot_w_icount = 7518972
gpgpu_n_stall_shd_mem = 419147
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372034
gpgpu_n_mem_write_global = 162807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7524864
gpgpu_n_store_insn = 2604912
gpgpu_n_shmem_insn = 84400720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7296768
gpgpu_n_shmem_bkconflict = 96656
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 96656
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1492609	W0_Idle:10957792	W0_Scoreboard:9221483	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:466587	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7004901
single_issue_nums: WS0:3858990	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2976272 {8:372034,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11722104 {72:162807,}
traffic_breakdown_coretomem[INST_ACC_R] = 170912 {8:21364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59525440 {40:1488136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2604912 {8:325614,}
traffic_breakdown_memtocore[INST_ACC_R] = 3418240 {40:85456,}
maxmflatency = 1529 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:111920 	24821 	21022 	34262 	78618 	66689 	29741 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	991289 	682739 	128070 	11682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20166 	970 	193 	471796 	26642 	25124 	9658 	1357 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	197892 	247003 	237222 	285075 	662149 	184407 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1122 	479 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.319797  9.397028  9.257485  9.859223  7.963387  9.249004  8.773067  9.777083  8.375000  9.369565  8.056657  9.713930  9.686792 10.133705 10.200837 11.192926 
dram[1]:  9.417690  9.757143 10.654971  9.914607  9.017279  8.537415  9.085653 10.535417  8.569091  9.490566  8.833333  9.992682 10.155340  9.924675 10.745520 11.707936 
dram[2]:  9.224532  7.889952  9.941606  8.622905  9.392277  8.258294  9.843750  8.335714  9.370909  8.339367  9.360465  8.120846  9.899182  9.827586 11.130158  9.804082 
dram[3]:  9.569139  9.157517  9.917226 10.424068  8.586325  8.600410 10.626834  9.200000  9.233723  8.856074 10.611528  8.575758  9.693671 10.126214 10.773913 10.411150 
dram[4]:  8.034483  9.422747  9.407855  9.732058  8.013921  9.162055  8.712872  9.824267  8.158483  9.223614  8.283186  9.167849  9.849421 10.239436 10.016461 11.225080 
dram[5]: 10.525469 10.447796 11.603077 10.804568  9.520000  9.337187 10.109557 11.341122  9.085227  9.942056  9.365079 10.012723 10.276527 12.225914 11.839081 12.526502 
average row locality = 375920/39395 = 9.542328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       929      1354       963      1374      1107      1586      1096      1581      1186      1754       909      1314       809      1224       778      1167 
dram[1]:      1157      1481      1216      1500      1393      1716      1409      1710      1565      1891      1181      1398      1043      1311       999      1258 
dram[2]:      1356       940      1384       956      1580      1110      1595      1087      1749      1192      1353       854      1228       810      1176       766 
dram[3]:      1476      1161      1509      1208      1714      1402      1718      1402      1886      1573      1446      1126      1311      1042      1269       991 
dram[4]:       925      1358       965      1376      1095      1584      1093      1584      1179      1749       899      1297       804      1225       778      1167 
dram[5]:      1258      1358      1323      1375      1501      1577      1503      1566      1662      1744      1244      1282      1122      1203      1090      1147 
total dram writes = 123762
bank skew: 1891/766 = 2.47
chip skew: 22234/19078 = 1.17
average mf latency per bank:
dram[0]:       5673      4385      5549      4606      4881      3788      5028      3716      4428      3429      4497      4016      4296      3925      4166      4023
dram[1]:       4365      4576      4360      4514      4127      4155      4331      4139      3777      3523      4094      3837      3760      3574      3840      3908
dram[2]:       4328      5166      4499      5374      3754      4596      3504      4917      3270      4228      3640      4642      3449      4173      3738      4311
dram[3]:       4315      4109      4350      4297      3940      3750      3899      3862      3416      3258      3687      3744      3526      3391      3777      3536
dram[4]:       5789      4213      5559      4489      4894      3605      4957      3481      4299      3211      4372      3630      4393      3368      4321      3876
dram[5]:       4006      4837      3991      4988      3721      4410      3943      4419      3556      3684      3760      4224      3489      3827      3437      4188
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1529      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1322       868      1503       966      1504       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1871598 n_act=6363 n_pre=6347 n_ref_event=0 n_req=58922 n_rd=43358 n_rd_L2_A=0 n_write=0 n_wr_bk=19131 bw_util=0.0642
n_activity=331388 dram_eff=0.3771
bk0: 2520a 1918392i bk1: 3344a 1911069i bk2: 2290a 1922805i bk3: 2942a 1916416i bk4: 2574a 1917981i bk5: 3378a 1909892i bk6: 2602a 1920070i bk7: 3404a 1913143i bk8: 2712a 1916888i bk9: 3770a 1907865i bk10: 2094a 1920258i bk11: 2838a 1915133i bk12: 1908a 1923765i bk13: 2664a 1915606i bk14: 1792a 1925338i bk15: 2526a 1919575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892196
Row_Buffer_Locality_read = 0.944163
Row_Buffer_Locality_write = 0.747430
Bank_Level_Parallism = 1.981734
Bank_Level_Parallism_Col = 1.944115
Bank_Level_Parallism_Ready = 1.158117
write_to_read_ratio_blp_rw_average = 0.496699
GrpLevelPara = 1.501712 

BW Util details:
bwutil = 0.064203 
total_CMD = 1946618 
util_bw = 124978 
Wasted_Col = 97863 
Wasted_Row = 47066 
Idle = 1676711 

BW Util Bottlenecks: 
RCDc_limit = 23321 
RCDWRc_limit = 19076 
WTRc_limit = 15576 
RTWc_limit = 63314 
CCDLc_limit = 50245 
rwq = 0 
CCDLc_limit_alone = 33926 
WTRc_limit_alone = 13953 
RTWc_limit_alone = 48618 

Commands details: 
total_CMD = 1946618 
n_nop = 1871598 
Read = 43358 
Write = 0 
L2_Alloc = 0 
L2_WB = 19131 
n_act = 6363 
n_pre = 6347 
n_ref = 0 
n_req = 58922 
total_req = 62489 

Dual Bus Interface Util: 
issued_total_row = 12710 
issued_total_col = 62489 
Row_Bus_Util =  0.006529 
CoL_Bus_Util = 0.032101 
Either_Row_CoL_Bus_Util = 0.038539 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002386 
queue_avg = 1.008789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1862122 n_act=6929 n_pre=6913 n_ref_event=0 n_req=66704 n_rd=48650 n_rd_L2_A=0 n_write=0 n_wr_bk=22228 bw_util=0.07282
n_activity=354490 dram_eff=0.3999
bk0: 2908a 1911573i bk1: 3578a 1906623i bk2: 2658a 1917211i bk3: 3166a 1912297i bk4: 3062a 1909692i bk5: 3630a 1902864i bk6: 3104a 1911515i bk7: 3644a 1909490i bk8: 3456a 1907194i bk9: 4000a 1904564i bk10: 2598a 1914766i bk11: 2946a 1911456i bk12: 2308a 1916689i bk13: 2764a 1911697i bk14: 2186a 1921482i bk15: 2642a 1917308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896333
Row_Buffer_Locality_read = 0.945159
Row_Buffer_Locality_write = 0.764761
Bank_Level_Parallism = 2.146715
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.194216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072822 
total_CMD = 1946618 
util_bw = 141756 
Wasted_Col = 104625 
Wasted_Row = 47532 
Idle = 1652705 

BW Util Bottlenecks: 
RCDc_limit = 24824 
RCDWRc_limit = 19464 
WTRc_limit = 18505 
RTWc_limit = 74248 
CCDLc_limit = 53608 
rwq = 0 
CCDLc_limit_alone = 35843 
WTRc_limit_alone = 16669 
RTWc_limit_alone = 58319 

Commands details: 
total_CMD = 1946618 
n_nop = 1862122 
Read = 48650 
Write = 0 
L2_Alloc = 0 
L2_WB = 22228 
n_act = 6929 
n_pre = 6913 
n_ref = 0 
n_req = 66704 
total_req = 70878 

Dual Bus Interface Util: 
issued_total_row = 13842 
issued_total_col = 70878 
Row_Bus_Util =  0.007111 
CoL_Bus_Util = 0.036411 
Either_Row_CoL_Bus_Util = 0.043407 
Issued_on_Two_Bus_Simul_Util = 0.000115 
issued_two_Eff = 0.002651 
queue_avg = 1.217484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21748
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1871496 n_act=6437 n_pre=6421 n_ref_event=0 n_req=58899 n_rd=43334 n_rd_L2_A=0 n_write=0 n_wr_bk=19136 bw_util=0.06418
n_activity=333156 dram_eff=0.375
bk0: 3354a 1911193i bk1: 2530a 1918600i bk2: 2960a 1916483i bk3: 2288a 1922286i bk4: 3360a 1910798i bk5: 2576a 1917578i bk6: 3428a 1913019i bk7: 2590a 1919707i bk8: 3756a 1907945i bk9: 2710a 1917251i bk10: 2930a 1914937i bk11: 1982a 1922524i bk12: 2656a 1915114i bk13: 1904a 1923872i bk14: 2546a 1918800i bk15: 1764a 1925507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890949
Row_Buffer_Locality_read = 0.943416
Row_Buffer_Locality_write = 0.744876
Bank_Level_Parallism = 1.964293
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.164281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064183 
total_CMD = 1946618 
util_bw = 124940 
Wasted_Col = 98583 
Wasted_Row = 47871 
Idle = 1675224 

BW Util Bottlenecks: 
RCDc_limit = 23608 
RCDWRc_limit = 19177 
WTRc_limit = 15747 
RTWc_limit = 61546 
CCDLc_limit = 49693 
rwq = 0 
CCDLc_limit_alone = 33645 
WTRc_limit_alone = 14205 
RTWc_limit_alone = 47040 

Commands details: 
total_CMD = 1946618 
n_nop = 1871496 
Read = 43334 
Write = 0 
L2_Alloc = 0 
L2_WB = 19136 
n_act = 6437 
n_pre = 6421 
n_ref = 0 
n_req = 58899 
total_req = 62470 

Dual Bus Interface Util: 
issued_total_row = 12858 
issued_total_col = 62470 
Row_Bus_Util =  0.006605 
CoL_Bus_Util = 0.032092 
Either_Row_CoL_Bus_Util = 0.038591 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.002742 
queue_avg = 0.976043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1861913 n_act=7004 n_pre=6988 n_ref_event=0 n_req=66766 n_rd=48706 n_rd_L2_A=0 n_write=0 n_wr_bk=22234 bw_util=0.07289
n_activity=354949 dram_eff=0.3997
bk0: 3576a 1906143i bk1: 2908a 1911487i bk2: 3182a 1911578i bk3: 2656a 1917108i bk4: 3634a 1904095i bk5: 3076a 1909317i bk6: 3652a 1909345i bk7: 3096a 1911794i bk8: 4002a 1903906i bk9: 3474a 1906180i bk10: 3046a 1912467i bk11: 2488a 1913769i bk12: 2772a 1910688i bk13: 2300a 1917970i bk14: 2664a 1916068i bk15: 2180a 1921986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895321
Row_Buffer_Locality_read = 0.944812
Row_Buffer_Locality_write = 0.761849
Bank_Level_Parallism = 2.146796
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.191876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.072885 
total_CMD = 1946618 
util_bw = 141880 
Wasted_Col = 104816 
Wasted_Row = 48222 
Idle = 1651700 

BW Util Bottlenecks: 
RCDc_limit = 25116 
RCDWRc_limit = 19476 
WTRc_limit = 18291 
RTWc_limit = 75187 
CCDLc_limit = 53220 
rwq = 0 
CCDLc_limit_alone = 35698 
WTRc_limit_alone = 16558 
RTWc_limit_alone = 59398 

Commands details: 
total_CMD = 1946618 
n_nop = 1861913 
Read = 48706 
Write = 0 
L2_Alloc = 0 
L2_WB = 22234 
n_act = 7004 
n_pre = 6988 
n_ref = 0 
n_req = 66766 
total_req = 70940 

Dual Bus Interface Util: 
issued_total_row = 13992 
issued_total_col = 70940 
Row_Bus_Util =  0.007188 
CoL_Bus_Util = 0.036443 
Either_Row_CoL_Bus_Util = 0.043514 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.002680 
queue_avg = 1.207748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1871764 n_act=6392 n_pre=6376 n_ref_event=463904 n_req=58749 n_rd=43216 n_rd_L2_A=0 n_write=0 n_wr_bk=19078 bw_util=0.064
n_activity=329752 dram_eff=0.3778
bk0: 2506a 1918815i bk1: 3304a 1910909i bk2: 2310a 1923397i bk3: 2946a 1916021i bk4: 2556a 1917302i bk5: 3370a 1909046i bk6: 2606a 1920093i bk7: 3404a 1912858i bk8: 2688a 1916484i bk9: 3756a 1907748i bk10: 2066a 1921197i bk11: 2828a 1913774i bk12: 1894a 1923252i bk13: 2658a 1915262i bk14: 1788a 1926107i bk15: 2536a 1919996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891453
Row_Buffer_Locality_read = 0.943701
Row_Buffer_Locality_write = 0.746089
Bank_Level_Parallism = 1.997093
Bank_Level_Parallism_Col = 1.947301
Bank_Level_Parallism_Ready = 1.155352
write_to_read_ratio_blp_rw_average = 0.495276
GrpLevelPara = 1.498335 

BW Util details:
bwutil = 0.064002 
total_CMD = 1946618 
util_bw = 124588 
Wasted_Col = 98096 
Wasted_Row = 45985 
Idle = 1677949 

BW Util Bottlenecks: 
RCDc_limit = 23342 
RCDWRc_limit = 19080 
WTRc_limit = 16257 
RTWc_limit = 63937 
CCDLc_limit = 50107 
rwq = 0 
CCDLc_limit_alone = 33541 
WTRc_limit_alone = 14658 
RTWc_limit_alone = 48970 

Commands details: 
total_CMD = 1946618 
n_nop = 1871764 
Read = 43216 
Write = 0 
L2_Alloc = 0 
L2_WB = 19078 
n_act = 6392 
n_pre = 6376 
n_ref = 463904 
n_req = 58749 
total_req = 62294 

Dual Bus Interface Util: 
issued_total_row = 12768 
issued_total_col = 62294 
Row_Bus_Util =  0.006559 
CoL_Bus_Util = 0.032001 
Either_Row_CoL_Bus_Util = 0.038453 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.002779 
queue_avg = 1.003988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1946618 n_nop=1864123 n_act=6354 n_pre=6338 n_ref_event=0 n_req=65880 n_rd=48070 n_rd_L2_A=0 n_write=0 n_wr_bk=21955 bw_util=0.07195
n_activity=341648 dram_eff=0.4099
bk0: 2898a 1912449i bk1: 3420a 1908324i bk2: 2678a 1915825i bk3: 3136a 1912970i bk4: 3062a 1908251i bk5: 3592a 1905206i bk6: 3104a 1911071i bk7: 3584a 1910014i bk8: 3440a 1906169i bk9: 3930a 1904849i bk10: 2518a 1913346i bk11: 2900a 1912523i bk12: 2284a 1915834i bk13: 2728a 1915838i bk14: 2186a 1919398i bk15: 2610a 1918977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903780
Row_Buffer_Locality_read = 0.950094
Row_Buffer_Locality_write = 0.778776
Bank_Level_Parallism = 2.223163
Bank_Level_Parallism_Col = 2.162022
Bank_Level_Parallism_Ready = 1.192820
write_to_read_ratio_blp_rw_average = 0.526851
GrpLevelPara = 1.678036 

BW Util details:
bwutil = 0.071945 
total_CMD = 1946618 
util_bw = 140050 
Wasted_Col = 102795 
Wasted_Row = 39024 
Idle = 1664749 

BW Util Bottlenecks: 
RCDc_limit = 22133 
RCDWRc_limit = 17493 
WTRc_limit = 19857 
RTWc_limit = 82407 
CCDLc_limit = 50180 
rwq = 0 
CCDLc_limit_alone = 35189 
WTRc_limit_alone = 18238 
RTWc_limit_alone = 69035 

Commands details: 
total_CMD = 1946618 
n_nop = 1864123 
Read = 48070 
Write = 0 
L2_Alloc = 0 
L2_WB = 21955 
n_act = 6354 
n_pre = 6338 
n_ref = 0 
n_req = 65880 
total_req = 70025 

Dual Bus Interface Util: 
issued_total_row = 12692 
issued_total_col = 70025 
Row_Bus_Util =  0.006520 
CoL_Bus_Util = 0.035973 
Either_Row_CoL_Bus_Util = 0.042379 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002691 
queue_avg = 1.126267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142774, Miss = 24798, Miss_rate = 0.174, Pending_hits = 8905, Reservation_fails = 7080
L2_cache_bank[1]: Access = 165550, Miss = 32532, Miss_rate = 0.197, Pending_hits = 10907, Reservation_fails = 8653
L2_cache_bank[2]: Access = 151534, Miss = 29306, Miss_rate = 0.193, Pending_hits = 9903, Reservation_fails = 7598
L2_cache_bank[3]: Access = 174690, Miss = 34842, Miss_rate = 0.199, Pending_hits = 11286, Reservation_fails = 11571
L2_cache_bank[4]: Access = 164376, Miss = 32668, Miss_rate = 0.199, Pending_hits = 10740, Reservation_fails = 8041
L2_cache_bank[5]: Access = 143054, Miss = 24628, Miss_rate = 0.172, Pending_hits = 9006, Reservation_fails = 9027
L2_cache_bank[6]: Access = 173358, Miss = 35002, Miss_rate = 0.202, Pending_hits = 10893, Reservation_fails = 8071
L2_cache_bank[7]: Access = 153046, Miss = 29174, Miss_rate = 0.191, Pending_hits = 10164, Reservation_fails = 7567
L2_cache_bank[8]: Access = 141212, Miss = 24708, Miss_rate = 0.175, Pending_hits = 8598, Reservation_fails = 6014
L2_cache_bank[9]: Access = 164730, Miss = 32462, Miss_rate = 0.197, Pending_hits = 10816, Reservation_fails = 8493
L2_cache_bank[10]: Access = 152128, Miss = 29178, Miss_rate = 0.192, Pending_hits = 9780, Reservation_fails = 6525
L2_cache_bank[11]: Access = 172784, Miss = 34130, Miss_rate = 0.198, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1899236
L2_total_cache_misses = 363428
L2_total_cache_miss_rate = 0.1914
L2_total_cache_pending_hits = 121602
L2_total_cache_reservation_fails = 96118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=1899236
icnt_total_pkts_simt_to_mem=719027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2455407
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2618063
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000235596
	minimum = 0 (at node 0)
	maximum = 0.00147853 (at node 2)
Accepted packet rate average = 0.000235596
	minimum = 0 (at node 0)
	maximum = 0.00488258 (at node 2)
Injected flit rate average = 0.000254699
	minimum = 0 (at node 0)
	maximum = 0.00199429 (at node 2)
Accepted flit rate average= 0.000254699
	minimum = 0 (at node 0)
	maximum = 0.00488258 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2375 (52 samples)
	minimum = 5 (52 samples)
	maximum = 208.346 (52 samples)
Network latency average = 19.9552 (52 samples)
	minimum = 5 (52 samples)
	maximum = 205.423 (52 samples)
Flit latency average = 19.1461 (52 samples)
	minimum = 5 (52 samples)
	maximum = 204.942 (52 samples)
Fragmentation average = 0.00167764 (52 samples)
	minimum = 0 (52 samples)
	maximum = 58.3269 (52 samples)
Injected packet rate average = 0.0725194 (52 samples)
	minimum = 0.0271396 (52 samples)
	maximum = 0.204007 (52 samples)
Accepted packet rate average = 0.0725194 (52 samples)
	minimum = 0.0252391 (52 samples)
	maximum = 0.11021 (52 samples)
Injected flit rate average = 0.0773199 (52 samples)
	minimum = 0.0352032 (52 samples)
	maximum = 0.204185 (52 samples)
Accepted flit rate average = 0.0773199 (52 samples)
	minimum = 0.0342843 (52 samples)
	maximum = 0.11021 (52 samples)
Injected packet size average = 1.0662 (52 samples)
Accepted packet size average = 1.0662 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 35 sec (5255 sec)
gpgpu_simulation_rate = 44124 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 2500000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z13lud_perimeterPfii'
Destroy streams for kernel 53: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 53 
kernel_stream_id = 62328
gpu_sim_cycle = 29914
gpu_sim_insn = 275520
gpu_ipc =       9.2104
gpu_tot_sim_cycle = 1504654
gpu_tot_sim_insn = 232147248
gpu_tot_ipc =     154.2861
gpu_tot_issued_cta = 9824
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.8928% 
max_total_param_size = 0
gpu_stall_dramfull = 166644
gpu_stall_icnt2sh    = 316659
partiton_level_parallism =       0.0735
partiton_level_parallism_total  =       0.3711
partiton_level_parallism_util =       1.0319
partiton_level_parallism_util_total  =       1.7712
L2_BW  =       5.9336 GB/Sec
L2_BW_total  =      28.3922 GB/Sec
gpu_total_sim_rate=43432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3811922
	L1I_total_cache_misses = 60455
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44006
L1D_cache:
	L1D_cache_core[0]: Access = 42597, Miss = 25623, Miss_rate = 0.602, Pending_hits = 2678, Reservation_fails = 15525
	L1D_cache_core[1]: Access = 42484, Miss = 25666, Miss_rate = 0.604, Pending_hits = 2883, Reservation_fails = 15140
	L1D_cache_core[2]: Access = 42357, Miss = 25613, Miss_rate = 0.605, Pending_hits = 2577, Reservation_fails = 14613
	L1D_cache_core[3]: Access = 41699, Miss = 25627, Miss_rate = 0.615, Pending_hits = 2593, Reservation_fails = 17977
	L1D_cache_core[4]: Access = 42404, Miss = 25120, Miss_rate = 0.592, Pending_hits = 2919, Reservation_fails = 14016
	L1D_cache_core[5]: Access = 42661, Miss = 25829, Miss_rate = 0.605, Pending_hits = 2867, Reservation_fails = 12859
	L1D_cache_core[6]: Access = 42246, Miss = 25617, Miss_rate = 0.606, Pending_hits = 2792, Reservation_fails = 15515
	L1D_cache_core[7]: Access = 42339, Miss = 25290, Miss_rate = 0.597, Pending_hits = 2771, Reservation_fails = 11826
	L1D_cache_core[8]: Access = 42962, Miss = 25844, Miss_rate = 0.602, Pending_hits = 2630, Reservation_fails = 12810
	L1D_cache_core[9]: Access = 42194, Miss = 25165, Miss_rate = 0.596, Pending_hits = 2908, Reservation_fails = 16982
	L1D_cache_core[10]: Access = 42194, Miss = 25876, Miss_rate = 0.613, Pending_hits = 2672, Reservation_fails = 19670
	L1D_cache_core[11]: Access = 42596, Miss = 25674, Miss_rate = 0.603, Pending_hits = 2709, Reservation_fails = 16056
	L1D_cache_core[12]: Access = 41956, Miss = 25599, Miss_rate = 0.610, Pending_hits = 2743, Reservation_fails = 18399
	L1D_cache_core[13]: Access = 41860, Miss = 25606, Miss_rate = 0.612, Pending_hits = 2683, Reservation_fails = 18324
	L1D_cache_core[14]: Access = 41668, Miss = 25015, Miss_rate = 0.600, Pending_hits = 2522, Reservation_fails = 17477
	L1D_total_cache_accesses = 634217
	L1D_total_cache_misses = 383164
	L1D_total_cache_miss_rate = 0.6042
	L1D_total_cache_pending_hits = 40947
	L1D_total_cache_reservation_fails = 237189
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 229377
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 132
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1104
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 449
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10212

Total_core_cache_fail_stats:
ctas_completed 9824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
36933, 21924, 12276, 12276, 12276, 12276, 12276, 12276, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11811, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 11346, 
gpgpu_n_tot_thrd_icount = 241147392
gpgpu_n_tot_w_icount = 7535856
gpgpu_n_stall_shd_mem = 422283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 372706
gpgpu_n_mem_write_global = 163241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7535616
gpgpu_n_store_insn = 2611856
gpgpu_n_shmem_insn = 84489872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7299456
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 21659
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21659
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1493323	W0_Idle:11534812	W0_Scoreboard:9418745	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7005279
single_issue_nums: WS0:3875874	WS1:3659982	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2981648 {8:372706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11753352 {72:163241,}
traffic_breakdown_coretomem[INST_ACC_R] = 179648 {8:22456,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59632960 {40:1490824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2611856 {8:326482,}
traffic_breakdown_memtocore[INST_ACC_R] = 3592960 {40:89824,}
maxmflatency = 1529 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 277 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 62 
mrq_lat_table:112389 	24891 	21028 	34335 	78777 	66692 	29741 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	994640 	682944 	128070 	11682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21244 	979 	198 	472902 	26642 	25124 	9658 	1357 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	201440 	247011 	237222 	285075 	662149 	184407 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1157 	483 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.285714  9.394068  9.311378  9.859223  7.963387  9.249004  8.773067  9.818750  8.459091  9.369565  8.161473  9.738806  9.837736 10.139276 10.284519 11.192926 
dram[1]:  9.414216  9.753564 10.654971  9.914607  9.017279  8.537415  9.128480 10.535417  8.569091  9.492281  8.836228 10.004878 10.161812  9.927273 10.745520 11.707936 
dram[2]:  9.221992  7.888361  9.941606  8.656425  9.392277  8.258294  9.885417  8.335714  9.370909  8.423077  9.383721  8.235649  9.904633  9.980843 11.130158  9.865306 
dram[3]:  9.566000  9.145238  9.917226 10.424068  8.586325  8.600410 10.626834  9.252174  9.235393  8.856074 10.624060  8.603536  9.696202 10.129450 10.773913 10.411150 
dram[4]:  8.019560  9.411135  9.462235  9.732058  8.013921  9.162055  8.712872  9.874477  8.241072  9.223614  8.392330  9.193853 10.003861 10.242253 10.098765 11.225080 
dram[5]: 10.536193 10.447796 11.603077 10.804568  9.520000  9.337187 10.132558 11.341122  9.085227  9.942056  9.353562 10.025445 10.279743 12.225914 11.839081 12.526502 
average row locality = 376700/39416 = 9.557033
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       937      1354       969      1374      1107      1586      1096      1581      1191      1754       914      1324       817      1226       786      1167 
dram[1]:      1157      1481      1216      1500      1393      1716      1409      1710      1565      1892      1191      1403      1045      1312       999      1258 
dram[2]:      1356       947      1384       960      1580      1110      1595      1087      1749      1197      1363       860      1230       818      1176       773 
dram[3]:      1476      1161      1509      1208      1714      1402      1718      1402      1887      1573      1451      1137      1312      1043      1269       991 
dram[4]:       931      1358       971      1376      1095      1584      1093      1584      1184      1749       904      1308       812      1226       786      1167 
dram[5]:      1258      1358      1323      1375      1501      1577      1503      1566      1662      1744      1249      1287      1123      1203      1090      1147 
total dram writes = 123962
bank skew: 1892/773 = 2.45
chip skew: 22253/19128 = 1.16
average mf latency per bank:
dram[0]:       5633      4385      5522      4606      4886      3788      5075      3729      4423      3429      4486      3986      4267      3919      4133      4023
dram[1]:       4365      4576      4360      4514      4127      4155      4345      4148      3777      3521      4059      3823      3753      3571      3840      3908
dram[2]:       4328      5136      4499      5360      3754      4602      3517      4971      3270      4224      3613      4623      3444      4145      3738      4281
dram[3]:       4315      4109      4350      4297      3940      3750      3909      3879      3414      3258      3674      3708      3523      3387      3777      3536
dram[4]:       5760      4213      5533      4489      4900      3605      5003      3496      4294      3211      4361      3599      4362      3366      4287      3876
dram[5]:       4006      4837      3991      4988      3721      4410      3957      4430      3556      3684      3745      4208      3486      3827      3437      4188
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1529      1137       722      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       696      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253       712
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1322       868      1503       966      1504       989       718      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1910852 n_act=6369 n_pre=6353 n_ref_event=0 n_req=59142 n_rd=43526 n_rd_L2_A=0 n_write=0 n_wr_bk=19183 bw_util=0.06315
n_activity=333103 dram_eff=0.3765
bk0: 2540a 1957597i bk1: 3352a 1950513i bk2: 2302a 1962161i bk3: 2942a 1955895i bk4: 2574a 1957461i bk5: 3378a 1949375i bk6: 2602a 1959554i bk7: 3424a 1952605i bk8: 2744a 1956233i bk9: 3770a 1947352i bk10: 2126a 1959610i bk11: 2838a 1954523i bk12: 1940a 1963049i bk13: 2664a 1955077i bk14: 1804a 1964743i bk15: 2526a 1959069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892496
Row_Buffer_Locality_read = 0.944286
Row_Buffer_Locality_write = 0.748143
Bank_Level_Parallism = 1.978190
Bank_Level_Parallism_Col = 1.940058
Bank_Level_Parallism_Ready = 1.157709
write_to_read_ratio_blp_rw_average = 0.496664
GrpLevelPara = 1.499134 

BW Util details:
bwutil = 0.063148 
total_CMD = 1986104 
util_bw = 125418 
Wasted_Col = 98591 
Wasted_Row = 47122 
Idle = 1714973 

BW Util Bottlenecks: 
RCDc_limit = 23365 
RCDWRc_limit = 19086 
WTRc_limit = 15791 
RTWc_limit = 63746 
CCDLc_limit = 50458 
rwq = 0 
CCDLc_limit_alone = 34032 
WTRc_limit_alone = 14146 
RTWc_limit_alone = 48965 

Commands details: 
total_CMD = 1986104 
n_nop = 1910852 
Read = 43526 
Write = 0 
L2_Alloc = 0 
L2_WB = 19183 
n_act = 6369 
n_pre = 6353 
n_ref = 0 
n_req = 59142 
total_req = 62709 

Dual Bus Interface Util: 
issued_total_row = 12722 
issued_total_col = 62709 
Row_Bus_Util =  0.006406 
CoL_Bus_Util = 0.031574 
Either_Row_CoL_Bus_Util = 0.037889 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002379 
queue_avg = 0.989555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.989555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1901547 n_act=6932 n_pre=6916 n_ref_event=0 n_req=66759 n_rd=48686 n_rd_L2_A=0 n_write=0 n_wr_bk=22247 bw_util=0.07143
n_activity=354950 dram_eff=0.3997
bk0: 2916a 1951025i bk1: 3586a 1946072i bk2: 2658a 1956695i bk3: 3166a 1951783i bk4: 3062a 1949178i bk5: 3630a 1942350i bk6: 3124a 1950979i bk7: 3644a 1948976i bk8: 3456a 1946681i bk9: 4000a 1944052i bk10: 2598a 1954155i bk11: 2946a 1950940i bk12: 2308a 1956153i bk13: 2764a 1951162i bk14: 2186a 1960968i bk15: 2642a 1956794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896374
Row_Buffer_Locality_read = 0.945159
Row_Buffer_Locality_write = 0.764953
Bank_Level_Parallism = 2.145991
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.194066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071429 
total_CMD = 1986104 
util_bw = 141866 
Wasted_Col = 104743 
Wasted_Row = 47555 
Idle = 1691940 

BW Util Bottlenecks: 
RCDc_limit = 24848 
RCDWRc_limit = 19471 
WTRc_limit = 18506 
RTWc_limit = 74333 
CCDLc_limit = 53655 
rwq = 0 
CCDLc_limit_alone = 35866 
WTRc_limit_alone = 16670 
RTWc_limit_alone = 58380 

Commands details: 
total_CMD = 1986104 
n_nop = 1901547 
Read = 48686 
Write = 0 
L2_Alloc = 0 
L2_WB = 22247 
n_act = 6932 
n_pre = 6916 
n_ref = 0 
n_req = 66759 
total_req = 70933 

Dual Bus Interface Util: 
issued_total_row = 13848 
issued_total_col = 70933 
Row_Bus_Util =  0.006972 
CoL_Bus_Util = 0.035715 
Either_Row_CoL_Bus_Util = 0.042574 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.002649 
queue_avg = 1.193357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19336
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1910769 n_act=6441 n_pre=6425 n_ref_event=0 n_req=59104 n_rd=43490 n_rd_L2_A=0 n_write=0 n_wr_bk=19185 bw_util=0.06311
n_activity=334755 dram_eff=0.3745
bk0: 3362a 1950647i bk1: 2546a 1957865i bk2: 2960a 1955964i bk3: 2296a 1961678i bk4: 3360a 1950281i bk5: 2576a 1957061i bk6: 3448a 1952480i bk7: 2590a 1959193i bk8: 3756a 1947431i bk9: 2742a 1956600i bk10: 2930a 1954324i bk11: 2014a 1961855i bk12: 2656a 1954581i bk13: 1936a 1963142i bk14: 2546a 1958289i bk15: 1772a 1964945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891259
Row_Buffer_Locality_read = 0.943573
Row_Buffer_Locality_write = 0.745549
Bank_Level_Parallism = 1.960962
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.163778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063114 
total_CMD = 1986104 
util_bw = 125350 
Wasted_Col = 99276 
Wasted_Row = 47910 
Idle = 1713568 

BW Util Bottlenecks: 
RCDc_limit = 23632 
RCDWRc_limit = 19191 
WTRc_limit = 15961 
RTWc_limit = 61957 
CCDLc_limit = 49881 
rwq = 0 
CCDLc_limit_alone = 33730 
WTRc_limit_alone = 14395 
RTWc_limit_alone = 47372 

Commands details: 
total_CMD = 1986104 
n_nop = 1910769 
Read = 43490 
Write = 0 
L2_Alloc = 0 
L2_WB = 19185 
n_act = 6441 
n_pre = 6425 
n_ref = 0 
n_req = 59104 
total_req = 62675 

Dual Bus Interface Util: 
issued_total_row = 12866 
issued_total_col = 62675 
Row_Bus_Util =  0.006478 
CoL_Bus_Util = 0.031557 
Either_Row_CoL_Bus_Util = 0.037931 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.002734 
queue_avg = 0.957419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1901340 n_act=7006 n_pre=6990 n_ref_event=0 n_req=66821 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22253 bw_util=0.07149
n_activity=355387 dram_eff=0.3995
bk0: 3584a 1945596i bk1: 2912a 1950941i bk2: 3182a 1951061i bk3: 2656a 1956592i bk4: 3634a 1943580i bk5: 3076a 1948803i bk6: 3652a 1948831i bk7: 3120a 1951253i bk8: 4002a 1943392i bk9: 3474a 1945666i bk10: 3046a 1951953i bk11: 2488a 1953136i bk12: 2772a 1950155i bk13: 2300a 1957456i bk14: 2664a 1955555i bk15: 2180a 1961474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895377
Row_Buffer_Locality_read = 0.944811
Row_Buffer_Locality_write = 0.762100
Bank_Level_Parallism = 2.146071
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.191729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071492 
total_CMD = 1986104 
util_bw = 141990 
Wasted_Col = 104937 
Wasted_Row = 48242 
Idle = 1690935 

BW Util Bottlenecks: 
RCDc_limit = 25140 
RCDWRc_limit = 19476 
WTRc_limit = 18293 
RTWc_limit = 75278 
CCDLc_limit = 53271 
rwq = 0 
CCDLc_limit_alone = 35721 
WTRc_limit_alone = 16560 
RTWc_limit_alone = 59461 

Commands details: 
total_CMD = 1986104 
n_nop = 1901340 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22253 
n_act = 7006 
n_pre = 6990 
n_ref = 0 
n_req = 66821 
total_req = 70995 

Dual Bus Interface Util: 
issued_total_row = 13996 
issued_total_col = 70995 
Row_Bus_Util =  0.007047 
CoL_Bus_Util = 0.035746 
Either_Row_CoL_Bus_Util = 0.042679 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002678 
queue_avg = 1.183815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1911032 n_act=6396 n_pre=6380 n_ref_event=463904 n_req=58959 n_rd=43376 n_rd_L2_A=0 n_write=0 n_wr_bk=19128 bw_util=0.06294
n_activity=331424 dram_eff=0.3772
bk0: 2518a 1958138i bk1: 3308a 1950361i bk2: 2322a 1962746i bk3: 2946a 1955504i bk4: 2556a 1956786i bk5: 3370a 1948531i bk6: 2606a 1959579i bk7: 3428a 1952318i bk8: 2720a 1955834i bk9: 3756a 1947234i bk10: 2098a 1960546i bk11: 2828a 1953143i bk12: 1926a 1962546i bk13: 2658a 1954750i bk14: 1800a 1965524i bk15: 2536a 1959485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891772
Row_Buffer_Locality_read = 0.943863
Row_Buffer_Locality_write = 0.746775
Bank_Level_Parallism = 1.993504
Bank_Level_Parallism_Col = 1.943262
Bank_Level_Parallism_Ready = 1.154833
write_to_read_ratio_blp_rw_average = 0.495427
GrpLevelPara = 1.495899 

BW Util details:
bwutil = 0.062941 
total_CMD = 1986104 
util_bw = 125008 
Wasted_Col = 98783 
Wasted_Row = 46028 
Idle = 1716285 

BW Util Bottlenecks: 
RCDc_limit = 23366 
RCDWRc_limit = 19094 
WTRc_limit = 16437 
RTWc_limit = 64365 
CCDLc_limit = 50303 
rwq = 0 
CCDLc_limit_alone = 33629 
WTRc_limit_alone = 14818 
RTWc_limit_alone = 49310 

Commands details: 
total_CMD = 1986104 
n_nop = 1911032 
Read = 43376 
Write = 0 
L2_Alloc = 0 
L2_WB = 19128 
n_act = 6396 
n_pre = 6380 
n_ref = 463904 
n_req = 58959 
total_req = 62504 

Dual Bus Interface Util: 
issued_total_row = 12776 
issued_total_col = 62504 
Row_Bus_Util =  0.006433 
CoL_Bus_Util = 0.031471 
Either_Row_CoL_Bus_Util = 0.037799 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.002771 
queue_avg = 0.984653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984653
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1986104 n_nop=1903570 n_act=6356 n_pre=6340 n_ref_event=0 n_req=65915 n_rd=48094 n_rd_L2_A=0 n_write=0 n_wr_bk=21966 bw_util=0.07055
n_activity=341921 dram_eff=0.4098
bk0: 2902a 1951931i bk1: 3420a 1947810i bk2: 2678a 1955311i bk3: 3136a 1952457i bk4: 3062a 1947738i bk5: 3592a 1944694i bk6: 3124a 1950509i bk7: 3584a 1949499i bk8: 3440a 1945655i bk9: 3930a 1944336i bk10: 2518a 1952709i bk11: 2900a 1952007i bk12: 2284a 1955298i bk13: 2728a 1955322i bk14: 2186a 1958883i bk15: 2610a 1958463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903800
Row_Buffer_Locality_read = 0.950098
Row_Buffer_Locality_write = 0.778856
Bank_Level_Parallism = 2.222707
Bank_Level_Parallism_Col = 2.161508
Bank_Level_Parallism_Ready = 1.192725
write_to_read_ratio_blp_rw_average = 0.526992
GrpLevelPara = 1.677604 

BW Util details:
bwutil = 0.070550 
total_CMD = 1986104 
util_bw = 140120 
Wasted_Col = 102885 
Wasted_Row = 39036 
Idle = 1704063 

BW Util Bottlenecks: 
RCDc_limit = 22145 
RCDWRc_limit = 17499 
WTRc_limit = 19857 
RTWc_limit = 82485 
CCDLc_limit = 50219 
rwq = 0 
CCDLc_limit_alone = 35204 
WTRc_limit_alone = 18238 
RTWc_limit_alone = 69089 

Commands details: 
total_CMD = 1986104 
n_nop = 1903570 
Read = 48094 
Write = 0 
L2_Alloc = 0 
L2_WB = 21966 
n_act = 6356 
n_pre = 6340 
n_ref = 0 
n_req = 65915 
total_req = 70060 

Dual Bus Interface Util: 
issued_total_row = 12696 
issued_total_col = 70060 
Row_Bus_Util =  0.006392 
CoL_Bus_Util = 0.035275 
Either_Row_CoL_Bus_Util = 0.041556 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.002690 
queue_avg = 1.103916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 143956, Miss = 24948, Miss_rate = 0.173, Pending_hits = 8929, Reservation_fails = 7297
L2_cache_bank[1]: Access = 166118, Miss = 32570, Miss_rate = 0.196, Pending_hits = 10951, Reservation_fails = 8866
L2_cache_bank[2]: Access = 151990, Miss = 29344, Miss_rate = 0.193, Pending_hits = 9947, Reservation_fails = 7811
L2_cache_bank[3]: Access = 175258, Miss = 34860, Miss_rate = 0.199, Pending_hits = 11310, Reservation_fails = 11781
L2_cache_bank[4]: Access = 164832, Miss = 32706, Miss_rate = 0.198, Pending_hits = 10784, Reservation_fails = 8252
L2_cache_bank[5]: Access = 144238, Miss = 24766, Miss_rate = 0.172, Pending_hits = 9018, Reservation_fails = 9138
L2_cache_bank[6]: Access = 173814, Miss = 35020, Miss_rate = 0.201, Pending_hits = 10917, Reservation_fails = 8281
L2_cache_bank[7]: Access = 153518, Miss = 29212, Miss_rate = 0.190, Pending_hits = 10200, Reservation_fails = 7681
L2_cache_bank[8]: Access = 142338, Miss = 24850, Miss_rate = 0.175, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 165202, Miss = 32500, Miss_rate = 0.197, Pending_hits = 10852, Reservation_fails = 8608
L2_cache_bank[10]: Access = 152640, Miss = 29212, Miss_rate = 0.191, Pending_hits = 9812, Reservation_fails = 6620
L2_cache_bank[11]: Access = 173256, Miss = 34130, Miss_rate = 0.197, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1907160
L2_total_cache_misses = 364118
L2_total_cache_miss_rate = 0.1909
L2_total_cache_pending_hits = 121934
L2_total_cache_reservation_fails = 97941
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 204
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 19
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1823
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 204
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 898
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1823
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1907160
icnt_total_pkts_simt_to_mem=721659
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07143
	minimum = 5
	maximum = 18
Network latency average = 5.07143
	minimum = 5
	maximum = 18
Slowest packet = 2455457
Flit latency average = 5.03894
	minimum = 5
	maximum = 18
Slowest flit = 2618264
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0125322
	minimum = 0 (at node 2)
	maximum = 0.0395801 (at node 20)
Accepted packet rate average = 0.0125322
	minimum = 0 (at node 2)
	maximum = 0.0189209 (at node 0)
Injected flit rate average = 0.0130696
	minimum = 0 (at node 2)
	maximum = 0.0395801 (at node 20)
Accepted flit rate average= 0.0130696
	minimum = 0 (at node 2)
	maximum = 0.0189209 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9325 (53 samples)
	minimum = 5 (53 samples)
	maximum = 204.755 (53 samples)
Network latency average = 19.6744 (53 samples)
	minimum = 5 (53 samples)
	maximum = 201.887 (53 samples)
Flit latency average = 18.88 (53 samples)
	minimum = 5 (53 samples)
	maximum = 201.415 (53 samples)
Fragmentation average = 0.00164599 (53 samples)
	minimum = 0 (53 samples)
	maximum = 57.2264 (53 samples)
Injected packet rate average = 0.0713876 (53 samples)
	minimum = 0.0266275 (53 samples)
	maximum = 0.200905 (53 samples)
Accepted packet rate average = 0.0713876 (53 samples)
	minimum = 0.0247629 (53 samples)
	maximum = 0.108488 (53 samples)
Injected flit rate average = 0.0761076 (53 samples)
	minimum = 0.034539 (53 samples)
	maximum = 0.20108 (53 samples)
Accepted flit rate average = 0.0761076 (53 samples)
	minimum = 0.0336375 (53 samples)
	maximum = 0.108488 (53 samples)
Injected packet size average = 1.06612 (53 samples)
Accepted packet size average = 1.06612 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 5 sec (5345 sec)
gpgpu_simulation_rate = 43432 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z12lud_internalPfii'
Destroy streams for kernel 54: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 54 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 9823
gpu_sim_insn = 4666368
gpu_ipc =     475.0451
gpu_tot_sim_cycle = 1514477
gpu_tot_sim_insn = 236813616
gpu_tot_ipc =     156.3666
gpu_tot_issued_cta = 10020
gpu_occupancy = 74.1507% 
gpu_tot_occupancy = 32.2863% 
max_total_param_size = 0
gpu_stall_dramfull = 173395
gpu_stall_icnt2sh    = 324253
partiton_level_parallism =       1.1303
partiton_level_parallism_total  =       0.3761
partiton_level_parallism_util =       1.9002
partiton_level_parallism_util_total  =       1.7735
L2_BW  =      86.9730 GB/Sec
L2_BW_total  =      28.7721 GB/Sec
gpu_total_sim_rate=43960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3885618
	L1I_total_cache_misses = 62014
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46270
L1D_cache:
	L1D_cache_core[0]: Access = 43301, Miss = 26055, Miss_rate = 0.602, Pending_hits = 2756, Reservation_fails = 16582
	L1D_cache_core[1]: Access = 43316, Miss = 26207, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 16372
	L1D_cache_core[2]: Access = 43253, Miss = 26191, Miss_rate = 0.606, Pending_hits = 2624, Reservation_fails = 15020
	L1D_cache_core[3]: Access = 42595, Miss = 26229, Miss_rate = 0.616, Pending_hits = 2659, Reservation_fails = 18579
	L1D_cache_core[4]: Access = 43108, Miss = 25598, Miss_rate = 0.594, Pending_hits = 2967, Reservation_fails = 15468
	L1D_cache_core[5]: Access = 43557, Miss = 26389, Miss_rate = 0.606, Pending_hits = 2940, Reservation_fails = 13162
	L1D_cache_core[6]: Access = 43142, Miss = 26187, Miss_rate = 0.607, Pending_hits = 2879, Reservation_fails = 16315
	L1D_cache_core[7]: Access = 43107, Miss = 25781, Miss_rate = 0.598, Pending_hits = 2832, Reservation_fails = 13029
	L1D_cache_core[8]: Access = 43858, Miss = 26418, Miss_rate = 0.602, Pending_hits = 2740, Reservation_fails = 13409
	L1D_cache_core[9]: Access = 43026, Miss = 25708, Miss_rate = 0.597, Pending_hits = 2972, Reservation_fails = 18205
	L1D_cache_core[10]: Access = 43090, Miss = 26452, Miss_rate = 0.614, Pending_hits = 2751, Reservation_fails = 20075
	L1D_cache_core[11]: Access = 43428, Miss = 26226, Miss_rate = 0.604, Pending_hits = 2755, Reservation_fails = 18035
	L1D_cache_core[12]: Access = 42788, Miss = 26175, Miss_rate = 0.612, Pending_hits = 2775, Reservation_fails = 19056
	L1D_cache_core[13]: Access = 42820, Miss = 26150, Miss_rate = 0.611, Pending_hits = 2787, Reservation_fails = 18885
	L1D_cache_core[14]: Access = 42372, Miss = 25463, Miss_rate = 0.601, Pending_hits = 2594, Reservation_fails = 18421
	L1D_total_cache_accesses = 646761
	L1D_total_cache_misses = 391229
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 42023
	L1D_total_cache_reservation_fails = 250613
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234081
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 711759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13089
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11487
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90544
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31091
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 724848

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 55086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11487
ctas_completed 10020, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37119, 22110, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 245813760
gpgpu_n_tot_w_icount = 7681680
gpgpu_n_stall_shd_mem = 429136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 380599
gpgpu_n_mem_write_global = 166377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686144
gpgpu_n_store_insn = 2662032
gpgpu_n_shmem_insn = 86195856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7449984
gpgpu_n_shmem_bkconflict = 99792
gpgpu_n_l1cache_bkconflict = 22240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 99792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1525277	W0_Idle:11544724	W0_Scoreboard:9512867	W1:5688	W2:5328	W3:4968	W4:4608	W5:4248	W6:3888	W7:3528	W8:3168	W9:2808	W10:2448	W11:2088	W12:1728	W13:1368	W14:1008	W15:612	W16:483093	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3948786	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3044792 {8:380599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11979144 {72:166377,}
traffic_breakdown_coretomem[INST_ACC_R] = 180240 {8:22530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60895840 {40:1522396,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662032 {8:332754,}
traffic_breakdown_memtocore[INST_ACC_R] = 3604800 {40:90120,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:114270 	25281 	21284 	34680 	79221 	66973 	29794 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1016430 	693349 	132007 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21302 	995 	198 	481909 	27197 	26174 	9928 	1361 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203739 	251514 	241210 	290535 	677720 	190430 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1165 	491 	35 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.293233  9.475687  9.326347  9.975728  7.968037  9.293069  8.769231  9.873706  8.480725  9.407143  8.146893  9.697561  9.837736 10.220056 10.284519 11.337621 
dram[1]:  9.508557  9.831301 10.795321 10.022472  9.086021  8.549747  9.035564 10.434694  8.671480  9.558574  8.855745 10.053140 10.317152  9.989611 10.906810 11.850794 
dram[2]:  9.302278  7.869977 10.058394  8.673184  9.455465  8.264775  9.939959  8.331754  9.375000  8.442438  9.394495  8.216867  9.994551  9.980843 11.273016  9.869388 
dram[3]:  9.642715  9.247031 10.024609 10.558740  8.627551  8.651731 10.567010  9.181236  9.295868  8.959184 10.665012  8.655000  9.764557 10.288026 10.904347 10.554007 
dram[4]:  8.029340  9.502137  9.477342  9.846889  8.018518  9.208251  8.709359  9.925156  8.251671  9.197899  8.376471  9.181818 10.003861 10.352113 10.098765 11.356914 
dram[5]: 10.614973 10.466357 11.726153 10.824873  9.570796  9.334616 10.161663 11.318604  9.184558  9.923650  9.435696 10.002532 10.414791 12.252492 11.980843 12.554770 
average row locality = 380350/39614 = 9.601403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       940      1370       974      1390      1117      1604      1112      1605      1201      1786       917      1341       817      1235       786      1180 
dram[1]:      1173      1497      1232      1516      1411      1734      1433      1734      1592      1924      1208      1419      1061      1320      1012      1271 
dram[2]:      1372       951      1400       966      1598      1121      1619      1102      1781      1206      1380       862      1239       818      1189       774 
dram[3]:      1492      1177      1525      1223      1732      1421      1742      1424      1919      1600      1466      1152      1319      1060      1282      1004 
dram[4]:       935      1374       976      1392      1105      1603      1109      1606      1193      1781       907      1322       812      1237       786      1180 
dram[5]:      1266      1366      1331      1383      1511      1585      1514      1579      1678      1754      1255      1298      1133      1211      1095      1155 
total dram writes = 125260
bank skew: 1924/774 = 2.49
chip skew: 22538/19318 = 1.17
average mf latency per bank:
dram[0]:       5732      4356      5678      4578      5026      3771      5252      3807      4709      3406      4959      3974      4878      3920      4450      4007
dram[1]:       4334      4550      4336      4492      4099      4136      4420      4222      3757      3502      4045      3819      3737      3587      3837      3900
dram[2]:       4304      5245      4480      5522      3736      4762      3597      5227      3249      4548      3608      5094      3451      4711      3724      4558
dram[3]:       4291      4081      4330      4275      3921      3725      3972      4000      3394      3247      3671      3701      3535      3375      3767      3537
dram[4]:       5866      4191      5700      4471      5060      3587      5221      3615      4639      3193      4848      3602      4977      3371      4613      3862
dram[5]:       4006      4833      3996      4987      3721      4410      4060      4570      3564      3700      3767      4207      3493      3842      3458      4190
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       721      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1923274 n_act=6397 n_pre=6381 n_ref_event=0 n_req=59630 n_rd=43822 n_rd_L2_A=0 n_write=0 n_wr_bk=19375 bw_util=0.06323
n_activity=336392 dram_eff=0.3757
bk0: 2540a 1970561i bk1: 3384a 1963291i bk2: 2302a 1975110i bk3: 2974a 1968676i bk4: 2574a 1970410i bk5: 3410a 1962073i bk6: 2602a 1972485i bk7: 3456a 1965318i bk8: 2752a 1969168i bk9: 3834a 1959780i bk10: 2126a 1972548i bk11: 2882a 1967055i bk12: 1940a 1975994i bk13: 2684a 1967848i bk14: 1804a 1977701i bk15: 2558a 1971741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892906
Row_Buffer_Locality_read = 0.944526
Row_Buffer_Locality_write = 0.749810
Bank_Level_Parallism = 1.974427
Bank_Level_Parallism_Col = 1.936565
Bank_Level_Parallism_Ready = 1.156843
write_to_read_ratio_blp_rw_average = 0.497457
GrpLevelPara = 1.496501 

BW Util details:
bwutil = 0.063226 
total_CMD = 1999070 
util_bw = 126394 
Wasted_Col = 99467 
Wasted_Row = 47412 
Idle = 1725797 

BW Util Bottlenecks: 
RCDc_limit = 23435 
RCDWRc_limit = 19213 
WTRc_limit = 15918 
RTWc_limit = 64334 
CCDLc_limit = 50855 
rwq = 0 
CCDLc_limit_alone = 34254 
WTRc_limit_alone = 14261 
RTWc_limit_alone = 49390 

Commands details: 
total_CMD = 1999070 
n_nop = 1923274 
Read = 43822 
Write = 0 
L2_Alloc = 0 
L2_WB = 19375 
n_act = 6397 
n_pre = 6381 
n_ref = 0 
n_req = 59630 
total_req = 63197 

Dual Bus Interface Util: 
issued_total_row = 12778 
issued_total_col = 63197 
Row_Bus_Util =  0.006392 
CoL_Bus_Util = 0.031613 
Either_Row_CoL_Bus_Util = 0.037916 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002362 
queue_avg = 0.985416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.985416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1514561 -   mf: uid=6882356, sid4294967295:w4294967295, part=1, addr=0xc009f800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1514461), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1913540 n_act=6982 n_pre=6966 n_ref_event=0 n_req=67633 n_rd=49270 n_rd_L2_A=0 n_write=0 n_wr_bk=22537 bw_util=0.07184
n_activity=359766 dram_eff=0.3992
bk0: 2948a 1963707i bk1: 3618a 1958860i bk2: 2690a 1969412i bk3: 3198a 1964518i bk4: 3094a 1961943i bk5: 3662a 1955070i bk6: 3156a 1963490i bk7: 3676a 1961480i bk8: 3520a 1959190i bk9: 4064a 1956535i bk10: 2642a 1966733i bk11: 2990a 1963554i bk12: 2340a 1968714i bk13: 2780a 1963797i bk14: 2218a 1973623i bk15: 2674a 1969589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896973
Row_Buffer_Locality_read = 0.945586
Row_Buffer_Locality_write = 0.766541
Bank_Level_Parallism = 2.141618
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071840 
total_CMD = 1999070 
util_bw = 143614 
Wasted_Col = 106117 
Wasted_Row = 47973 
Idle = 1701366 

BW Util Bottlenecks: 
RCDc_limit = 24948 
RCDWRc_limit = 19672 
WTRc_limit = 18805 
RTWc_limit = 75375 
CCDLc_limit = 54365 
rwq = 0 
CCDLc_limit_alone = 36277 
WTRc_limit_alone = 16928 
RTWc_limit_alone = 59164 

Commands details: 
total_CMD = 1999070 
n_nop = 1913540 
Read = 49270 
Write = 0 
L2_Alloc = 0 
L2_WB = 22537 
n_act = 6982 
n_pre = 6966 
n_ref = 0 
n_req = 67633 
total_req = 71807 

Dual Bus Interface Util: 
issued_total_row = 13948 
issued_total_col = 71807 
Row_Bus_Util =  0.006977 
CoL_Bus_Util = 0.035920 
Either_Row_CoL_Bus_Util = 0.042785 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.002631 
queue_avg = 1.191899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1923180 n_act=6470 n_pre=6454 n_ref_event=0 n_req=59601 n_rd=43794 n_rd_L2_A=0 n_write=0 n_wr_bk=19378 bw_util=0.0632
n_activity=338161 dram_eff=0.3736
bk0: 3394a 1963438i bk1: 2550a 1970774i bk2: 2992a 1968802i bk3: 2296a 1974612i bk4: 3392a 1962983i bk5: 2576a 1969936i bk6: 3480a 1965172i bk7: 2590a 1972105i bk8: 3820a 1959893i bk9: 2750a 1969520i bk10: 2974a 1966832i bk11: 2014a 1974779i bk12: 2680a 1967288i bk13: 1936a 1976094i bk14: 2578a 1971044i bk15: 1772a 1977873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891680
Row_Buffer_Locality_read = 0.943805
Row_Buffer_Locality_write = 0.747264
Bank_Level_Parallism = 1.957180
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063201 
total_CMD = 1999070 
util_bw = 126344 
Wasted_Col = 100171 
Wasted_Row = 48246 
Idle = 1724309 

BW Util Bottlenecks: 
RCDc_limit = 23716 
RCDWRc_limit = 19323 
WTRc_limit = 16134 
RTWc_limit = 62533 
CCDLc_limit = 50295 
rwq = 0 
CCDLc_limit_alone = 33962 
WTRc_limit_alone = 14549 
RTWc_limit_alone = 47785 

Commands details: 
total_CMD = 1999070 
n_nop = 1923180 
Read = 43794 
Write = 0 
L2_Alloc = 0 
L2_WB = 19378 
n_act = 6470 
n_pre = 6454 
n_ref = 0 
n_req = 59601 
total_req = 63172 

Dual Bus Interface Util: 
issued_total_row = 12924 
issued_total_col = 63172 
Row_Bus_Util =  0.006465 
CoL_Bus_Util = 0.031601 
Either_Row_CoL_Bus_Util = 0.037963 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.002714 
queue_avg = 0.954147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1514559 -   mf: uid=6882355, sid4294967295:w4294967295, part=3, addr=0xc00a0000, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1514459), 
Ready @ 1514568 -   mf: uid=6882357, sid4294967295:w4294967295, part=3, addr=0xc009e800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1514468), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1913360 n_act=7049 n_pre=7033 n_ref_event=0 n_req=67682 n_rd=49318 n_rd_L2_A=0 n_write=0 n_wr_bk=22538 bw_util=0.07189
n_activity=360099 dram_eff=0.3991
bk0: 3616a 1958374i bk1: 2948a 1963597i bk2: 3214a 1963802i bk3: 2688a 1969240i bk4: 3666a 1956311i bk5: 3108a 1961536i bk6: 3684a 1961356i bk7: 3148a 1963746i bk8: 4062a 1955876i bk9: 3538a 1958215i bk10: 3090a 1964602i bk11: 2528a 1965711i bk12: 2792a 1962793i bk13: 2332a 1970030i bk14: 2696a 1968272i bk15: 2208a 1974242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896073
Row_Buffer_Locality_read = 0.945274
Row_Buffer_Locality_write = 0.763940
Bank_Level_Parallism = 2.142089
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190700
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.071889 
total_CMD = 1999070 
util_bw = 143712 
Wasted_Col = 106308 
Wasted_Row = 48627 
Idle = 1700423 

BW Util Bottlenecks: 
RCDc_limit = 25222 
RCDWRc_limit = 19665 
WTRc_limit = 18485 
RTWc_limit = 76575 
CCDLc_limit = 54011 
rwq = 0 
CCDLc_limit_alone = 36110 
WTRc_limit_alone = 16729 
RTWc_limit_alone = 60430 

Commands details: 
total_CMD = 1999070 
n_nop = 1913360 
Read = 49318 
Write = 0 
L2_Alloc = 0 
L2_WB = 22538 
n_act = 7049 
n_pre = 7033 
n_ref = 0 
n_req = 67682 
total_req = 71856 

Dual Bus Interface Util: 
issued_total_row = 14082 
issued_total_col = 71856 
Row_Bus_Util =  0.007044 
CoL_Bus_Util = 0.035945 
Either_Row_CoL_Bus_Util = 0.042875 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.002660 
queue_avg = 1.181327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1923456 n_act=6426 n_pre=6410 n_ref_event=463904 n_req=59441 n_rd=43668 n_rd_L2_A=0 n_write=0 n_wr_bk=19318 bw_util=0.06302
n_activity=334788 dram_eff=0.3763
bk0: 2518a 1971080i bk1: 3344a 1963177i bk2: 2322a 1975658i bk3: 2978a 1968347i bk4: 2556a 1969740i bk5: 3402a 1961248i bk6: 2606a 1972481i bk7: 3460a 1964986i bk8: 2724a 1968787i bk9: 3820a 1959537i bk10: 2098a 1973480i bk11: 2864a 1965719i bk12: 1926a 1975487i bk13: 2686a 1967400i bk14: 1800a 1978476i bk15: 2564a 1972202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892145
Row_Buffer_Locality_read = 0.944101
Row_Buffer_Locality_write = 0.748304
Bank_Level_Parallism = 1.989491
Bank_Level_Parallism_Col = 1.939681
Bank_Level_Parallism_Ready = 1.154051
write_to_read_ratio_blp_rw_average = 0.496157
GrpLevelPara = 1.493573 

BW Util details:
bwutil = 0.063015 
total_CMD = 1999070 
util_bw = 125972 
Wasted_Col = 99720 
Wasted_Row = 46351 
Idle = 1727027 

BW Util Bottlenecks: 
RCDc_limit = 23438 
RCDWRc_limit = 19237 
WTRc_limit = 16639 
RTWc_limit = 64983 
CCDLc_limit = 50707 
rwq = 0 
CCDLc_limit_alone = 33844 
WTRc_limit_alone = 14998 
RTWc_limit_alone = 49761 

Commands details: 
total_CMD = 1999070 
n_nop = 1923456 
Read = 43668 
Write = 0 
L2_Alloc = 0 
L2_WB = 19318 
n_act = 6426 
n_pre = 6410 
n_ref = 463904 
n_req = 59441 
total_req = 62986 

Dual Bus Interface Util: 
issued_total_row = 12836 
issued_total_col = 62986 
Row_Bus_Util =  0.006421 
CoL_Bus_Util = 0.031508 
Either_Row_CoL_Bus_Util = 0.037825 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.002751 
queue_avg = 0.980915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.980915
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1999070 n_nop=1916052 n_act=6374 n_pre=6358 n_ref_event=0 n_req=66363 n_rd=48394 n_rd_L2_A=0 n_write=0 n_wr_bk=22114 bw_util=0.07054
n_activity=344717 dram_eff=0.4091
bk0: 2934a 1964817i bk1: 3420a 1960678i bk2: 2710a 1968131i bk3: 3136a 1965394i bk4: 3094a 1960492i bk5: 3592a 1957580i bk6: 3156a 1963251i bk7: 3584a 1962330i bk8: 3504a 1958340i bk9: 3930a 1957120i bk10: 2562a 1965543i bk11: 2900a 1964805i bk12: 2316a 1968018i bk13: 2728a 1968033i bk14: 2218a 1971761i bk15: 2610a 1971272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904179
Row_Buffer_Locality_read = 0.950366
Row_Buffer_Locality_write = 0.779787
Bank_Level_Parallism = 2.219469
Bank_Level_Parallism_Col = 2.158615
Bank_Level_Parallism_Ready = 1.191833
write_to_read_ratio_blp_rw_average = 0.528145
GrpLevelPara = 1.676584 

BW Util details:
bwutil = 0.070541 
total_CMD = 1999070 
util_bw = 141016 
Wasted_Col = 103678 
Wasted_Row = 39172 
Idle = 1715204 

BW Util Bottlenecks: 
RCDc_limit = 22162 
RCDWRc_limit = 17604 
WTRc_limit = 19943 
RTWc_limit = 83322 
CCDLc_limit = 50544 
rwq = 0 
CCDLc_limit_alone = 35417 
WTRc_limit_alone = 18321 
RTWc_limit_alone = 69817 

Commands details: 
total_CMD = 1999070 
n_nop = 1916052 
Read = 48394 
Write = 0 
L2_Alloc = 0 
L2_WB = 22114 
n_act = 6374 
n_pre = 6358 
n_ref = 0 
n_req = 66363 
total_req = 70508 

Dual Bus Interface Util: 
issued_total_row = 12732 
issued_total_col = 70508 
Row_Bus_Util =  0.006369 
CoL_Bus_Util = 0.035270 
Either_Row_CoL_Bus_Util = 0.041528 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.002674 
queue_avg = 1.097960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148580, Miss = 25106, Miss_rate = 0.169, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 168722, Miss = 33008, Miss_rate = 0.196, Pending_hits = 11007, Reservation_fails = 8869
L2_cache_bank[2]: Access = 154574, Miss = 29794, Miss_rate = 0.193, Pending_hits = 10038, Reservation_fails = 7811
L2_cache_bank[3]: Access = 177942, Miss = 35294, Miss_rate = 0.198, Pending_hits = 11405, Reservation_fails = 11786
L2_cache_bank[4]: Access = 167428, Miss = 33148, Miss_rate = 0.198, Pending_hits = 10836, Reservation_fails = 8256
L2_cache_bank[5]: Access = 148966, Miss = 24926, Miss_rate = 0.167, Pending_hits = 9046, Reservation_fails = 9257
L2_cache_bank[6]: Access = 176494, Miss = 35454, Miss_rate = 0.201, Pending_hits = 11005, Reservation_fails = 8284
L2_cache_bank[7]: Access = 156350, Miss = 29650, Miss_rate = 0.190, Pending_hits = 10276, Reservation_fails = 7682
L2_cache_bank[8]: Access = 146946, Miss = 25004, Miss_rate = 0.170, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 167990, Miss = 32934, Miss_rate = 0.196, Pending_hits = 10908, Reservation_fails = 8609
L2_cache_bank[10]: Access = 155220, Miss = 29662, Miss_rate = 0.191, Pending_hits = 9884, Reservation_fails = 6621
L2_cache_bank[11]: Access = 176088, Miss = 34130, Miss_rate = 0.194, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1945300
L2_total_cache_misses = 368110
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 122552
L2_total_cache_reservation_fails = 98078
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 250104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12810
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13796
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1244
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 133
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9995
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 399
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1244
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 298896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62182
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15572
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 340
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9995
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1945300
icnt_total_pkts_simt_to_mem=735898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.6073
	minimum = 5
	maximum = 1076
Network latency average = 56.8855
	minimum = 5
	maximum = 1076
Slowest packet = 2471716
Flit latency average = 53.7572
	minimum = 5
	maximum = 1076
Slowest flit = 2634957
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.185668
	minimum = 0.0624046 (at node 0)
	maximum = 0.481319 (at node 20)
Accepted packet rate average = 0.185668
	minimum = 0.0809325 (at node 25)
	maximum = 0.28871 (at node 3)
Injected flit rate average = 0.197492
	minimum = 0.0803217 (at node 0)
	maximum = 0.481319 (at node 20)
Accepted flit rate average= 0.197492
	minimum = 0.111473 (at node 25)
	maximum = 0.28871 (at node 3)
Injected packet length average = 1.06368
Accepted packet length average = 1.06368
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6672 (54 samples)
	minimum = 5 (54 samples)
	maximum = 220.889 (54 samples)
Network latency average = 20.3635 (54 samples)
	minimum = 5 (54 samples)
	maximum = 218.074 (54 samples)
Flit latency average = 19.5258 (54 samples)
	minimum = 5 (54 samples)
	maximum = 217.611 (54 samples)
Fragmentation average = 0.00161551 (54 samples)
	minimum = 0 (54 samples)
	maximum = 56.1667 (54 samples)
Injected packet rate average = 0.0735039 (54 samples)
	minimum = 0.0272901 (54 samples)
	maximum = 0.206098 (54 samples)
Accepted packet rate average = 0.0735039 (54 samples)
	minimum = 0.025803 (54 samples)
	maximum = 0.111825 (54 samples)
Injected flit rate average = 0.0783555 (54 samples)
	minimum = 0.0353868 (54 samples)
	maximum = 0.206269 (54 samples)
Accepted flit rate average = 0.0783555 (54 samples)
	minimum = 0.0350789 (54 samples)
	maximum = 0.111825 (54 samples)
Injected packet size average = 1.066 (54 samples)
Accepted packet size average = 1.066 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 47 sec (5387 sec)
gpgpu_simulation_rate = 43960 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 55 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 55: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 55 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26986
gpu_sim_insn = 19880
gpu_ipc =       0.7367
gpu_tot_sim_cycle = 1541463
gpu_tot_sim_insn = 236833496
gpu_tot_ipc =     153.6420
gpu_tot_issued_cta = 10021
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 32.2325% 
max_total_param_size = 0
gpu_stall_dramfull = 173395
gpu_stall_icnt2sh    = 324253
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3695
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7734
L2_BW  =       0.1179 GB/Sec
L2_BW_total  =      28.2705 GB/Sec
gpu_total_sim_rate=43344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3887290
	L1I_total_cache_misses = 62026
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46270
L1D_cache:
	L1D_cache_core[0]: Access = 43301, Miss = 26055, Miss_rate = 0.602, Pending_hits = 2756, Reservation_fails = 16582
	L1D_cache_core[1]: Access = 43316, Miss = 26207, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 16372
	L1D_cache_core[2]: Access = 43253, Miss = 26191, Miss_rate = 0.606, Pending_hits = 2624, Reservation_fails = 15020
	L1D_cache_core[3]: Access = 42595, Miss = 26229, Miss_rate = 0.616, Pending_hits = 2659, Reservation_fails = 18579
	L1D_cache_core[4]: Access = 43108, Miss = 25598, Miss_rate = 0.594, Pending_hits = 2967, Reservation_fails = 15468
	L1D_cache_core[5]: Access = 43557, Miss = 26389, Miss_rate = 0.606, Pending_hits = 2940, Reservation_fails = 13162
	L1D_cache_core[6]: Access = 43142, Miss = 26187, Miss_rate = 0.607, Pending_hits = 2879, Reservation_fails = 16315
	L1D_cache_core[7]: Access = 43107, Miss = 25781, Miss_rate = 0.598, Pending_hits = 2832, Reservation_fails = 13029
	L1D_cache_core[8]: Access = 43858, Miss = 26418, Miss_rate = 0.602, Pending_hits = 2740, Reservation_fails = 13409
	L1D_cache_core[9]: Access = 43026, Miss = 25708, Miss_rate = 0.597, Pending_hits = 2972, Reservation_fails = 18205
	L1D_cache_core[10]: Access = 43090, Miss = 26452, Miss_rate = 0.614, Pending_hits = 2751, Reservation_fails = 20075
	L1D_cache_core[11]: Access = 43428, Miss = 26226, Miss_rate = 0.604, Pending_hits = 2755, Reservation_fails = 18035
	L1D_cache_core[12]: Access = 42788, Miss = 26175, Miss_rate = 0.612, Pending_hits = 2775, Reservation_fails = 19056
	L1D_cache_core[13]: Access = 42820, Miss = 26150, Miss_rate = 0.611, Pending_hits = 2787, Reservation_fails = 18885
	L1D_cache_core[14]: Access = 42403, Miss = 25479, Miss_rate = 0.601, Pending_hits = 2594, Reservation_fails = 18421
	L1D_total_cache_accesses = 646792
	L1D_total_cache_misses = 391245
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 42023
	L1D_total_cache_reservation_fails = 250613
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234087
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 713419
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13101
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11487
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9196
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31106
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 726520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 55086
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 19746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11487
ctas_completed 10021, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
37119, 22110, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 245908128
gpgpu_n_tot_w_icount = 7684629
gpgpu_n_stall_shd_mem = 429640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 380615
gpgpu_n_mem_write_global = 166392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7686400
gpgpu_n_store_insn = 2662272
gpgpu_n_shmem_insn = 86200552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7450080
gpgpu_n_shmem_bkconflict = 100296
gpgpu_n_l1cache_bkconflict = 22240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 100296
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1525277	W0_Idle:11575716	W0_Scoreboard:9532896	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:483404	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151103
single_issue_nums: WS0:3951735	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3044920 {8:380615,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11980224 {72:166392,}
traffic_breakdown_coretomem[INST_ACC_R] = 180336 {8:22542,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60898400 {40:1522460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2662272 {8:332784,}
traffic_breakdown_memtocore[INST_ACC_R] = 3606720 {40:90168,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:114277 	25281 	21284 	34680 	79227 	66973 	29794 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1016524 	693349 	132007 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21314 	995 	198 	481940 	27197 	26174 	9928 	1361 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203833 	251514 	241210 	290535 	677720 	190430 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1175 	491 	35 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.293233  9.475687  9.326347  9.975728  7.968037  9.293069  8.769231  9.873706  8.480725  9.407143  8.146893  9.697561  9.837736 10.220056 10.284519 11.337621 
dram[1]:  9.508557  9.831301 10.795321 10.022472  9.086021  8.549747  9.035564 10.434694  8.671480  9.558574  8.855745 10.055555 10.317152  9.989611 10.906810 11.850794 
dram[2]:  9.302278  7.869977 10.058394  8.673184  9.455465  8.264775  9.939959  8.331754  9.375000  8.442438  9.394495  8.216867  9.994551  9.980843 11.273016  9.869388 
dram[3]:  9.642715  9.247031 10.024609 10.558740  8.627551  8.651731 10.567010  9.181236  9.295868  8.959184 10.669975  8.655000  9.764557 10.288026 10.904347 10.554007 
dram[4]:  8.019512  9.502137  9.477342  9.846889  8.018518  9.208251  8.709359  9.925156  8.235556  9.197899  8.376471  9.181818 10.003861 10.352113 10.098765 11.356914 
dram[5]: 10.597333 10.466357 11.726153 10.824873  9.570796  9.334616 10.161663 11.318604  9.184558  9.925512  9.435696 10.002532 10.414791 12.252492 11.980843 12.554770 
average row locality = 380363/39617 = 9.601005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       940      1370       974      1390      1117      1604      1112      1605      1201      1786       917      1341       817      1235       786      1180 
dram[1]:      1173      1497      1232      1516      1411      1734      1433      1734      1592      1924      1208      1420      1061      1320      1012      1271 
dram[2]:      1372       951      1400       966      1598      1121      1619      1102      1781      1206      1380       862      1239       818      1189       774 
dram[3]:      1492      1177      1525      1223      1732      1421      1742      1424      1919      1600      1468      1152      1319      1060      1282      1004 
dram[4]:       935      1374       976      1392      1105      1603      1109      1606      1194      1781       907      1322       812      1237       786      1180 
dram[5]:      1266      1366      1331      1383      1511      1585      1514      1579      1678      1755      1255      1298      1133      1211      1095      1155 
total dram writes = 125265
bank skew: 1924/774 = 2.49
chip skew: 22540/19319 = 1.17
average mf latency per bank:
dram[0]:       5732      4356      5678      4578      5026      3771      5252      3807      4712      3406      4959      3974      4878      3920      4450      4007
dram[1]:       4334      4550      4336      4492      4099      4136      4420      4222      3757      3502      4045      3816      3737      3587      3837      3900
dram[2]:       4304      5245      4480      5522      3736      4762      3597      5227      3249      4551      3608      5094      3451      4711      3724      4558
dram[3]:       4291      4081      4330      4275      3921      3725      3972      4000      3394      3247      3666      3701      3535      3375      3767      3537
dram[4]:       5866      4191      5700      4471      5060      3587      5221      3615      4639      3193      4848      3602      4977      3371      4613      3862
dram[5]:       4006      4833      3996      4987      3721      4410      4060      4570      3564      3698      3767      4207      3493      3842      3458      4190
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       721      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1958895 n_act=6397 n_pre=6381 n_ref_event=0 n_req=59630 n_rd=43822 n_rd_L2_A=0 n_write=0 n_wr_bk=19375 bw_util=0.06212
n_activity=336392 dram_eff=0.3757
bk0: 2540a 2006182i bk1: 3384a 1998912i bk2: 2302a 2010731i bk3: 2974a 2004297i bk4: 2574a 2006031i bk5: 3410a 1997694i bk6: 2602a 2008106i bk7: 3456a 2000939i bk8: 2752a 2004789i bk9: 3834a 1995401i bk10: 2126a 2008169i bk11: 2882a 2002676i bk12: 1940a 2011615i bk13: 2684a 2003469i bk14: 1804a 2013322i bk15: 2558a 2007362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892906
Row_Buffer_Locality_read = 0.944526
Row_Buffer_Locality_write = 0.749810
Bank_Level_Parallism = 1.974427
Bank_Level_Parallism_Col = 1.936565
Bank_Level_Parallism_Ready = 1.156843
write_to_read_ratio_blp_rw_average = 0.497457
GrpLevelPara = 1.496501 

BW Util details:
bwutil = 0.062120 
total_CMD = 2034691 
util_bw = 126394 
Wasted_Col = 99467 
Wasted_Row = 47412 
Idle = 1761418 

BW Util Bottlenecks: 
RCDc_limit = 23435 
RCDWRc_limit = 19213 
WTRc_limit = 15918 
RTWc_limit = 64334 
CCDLc_limit = 50855 
rwq = 0 
CCDLc_limit_alone = 34254 
WTRc_limit_alone = 14261 
RTWc_limit_alone = 49390 

Commands details: 
total_CMD = 2034691 
n_nop = 1958895 
Read = 43822 
Write = 0 
L2_Alloc = 0 
L2_WB = 19375 
n_act = 6397 
n_pre = 6381 
n_ref = 0 
n_req = 59630 
total_req = 63197 

Dual Bus Interface Util: 
issued_total_row = 12778 
issued_total_col = 63197 
Row_Bus_Util =  0.006280 
CoL_Bus_Util = 0.031060 
Either_Row_CoL_Bus_Util = 0.037252 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002362 
queue_avg = 0.968165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.968165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1949160 n_act=6982 n_pre=6966 n_ref_event=0 n_req=67634 n_rd=49270 n_rd_L2_A=0 n_write=0 n_wr_bk=22538 bw_util=0.07058
n_activity=359778 dram_eff=0.3992
bk0: 2948a 1999328i bk1: 3618a 1994481i bk2: 2690a 2005033i bk3: 3198a 2000139i bk4: 3094a 1997564i bk5: 3662a 1990691i bk6: 3156a 1999111i bk7: 3676a 1997101i bk8: 3520a 1994811i bk9: 4064a 1992156i bk10: 2642a 2002354i bk11: 2990a 1999175i bk12: 2340a 2004335i bk13: 2780a 1999418i bk14: 2218a 2009244i bk15: 2674a 2005210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896975
Row_Buffer_Locality_read = 0.945586
Row_Buffer_Locality_write = 0.766554
Bank_Level_Parallism = 2.141614
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070584 
total_CMD = 2034691 
util_bw = 143616 
Wasted_Col = 106117 
Wasted_Row = 47973 
Idle = 1736985 

BW Util Bottlenecks: 
RCDc_limit = 24948 
RCDWRc_limit = 19672 
WTRc_limit = 18805 
RTWc_limit = 75375 
CCDLc_limit = 54365 
rwq = 0 
CCDLc_limit_alone = 36277 
WTRc_limit_alone = 16928 
RTWc_limit_alone = 59164 

Commands details: 
total_CMD = 2034691 
n_nop = 1949160 
Read = 49270 
Write = 0 
L2_Alloc = 0 
L2_WB = 22538 
n_act = 6982 
n_pre = 6966 
n_ref = 0 
n_req = 67634 
total_req = 71808 

Dual Bus Interface Util: 
issued_total_row = 13948 
issued_total_col = 71808 
Row_Bus_Util =  0.006855 
CoL_Bus_Util = 0.035292 
Either_Row_CoL_Bus_Util = 0.042036 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.002631 
queue_avg = 1.171032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1958801 n_act=6470 n_pre=6454 n_ref_event=0 n_req=59601 n_rd=43794 n_rd_L2_A=0 n_write=0 n_wr_bk=19378 bw_util=0.06209
n_activity=338161 dram_eff=0.3736
bk0: 3394a 1999059i bk1: 2550a 2006395i bk2: 2992a 2004423i bk3: 2296a 2010233i bk4: 3392a 1998604i bk5: 2576a 2005557i bk6: 3480a 2000793i bk7: 2590a 2007726i bk8: 3820a 1995514i bk9: 2750a 2005141i bk10: 2974a 2002453i bk11: 2014a 2010400i bk12: 2680a 2002909i bk13: 1936a 2011715i bk14: 2578a 2006665i bk15: 1772a 2013494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891680
Row_Buffer_Locality_read = 0.943805
Row_Buffer_Locality_write = 0.747264
Bank_Level_Parallism = 1.957180
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062095 
total_CMD = 2034691 
util_bw = 126344 
Wasted_Col = 100171 
Wasted_Row = 48246 
Idle = 1759930 

BW Util Bottlenecks: 
RCDc_limit = 23716 
RCDWRc_limit = 19323 
WTRc_limit = 16134 
RTWc_limit = 62533 
CCDLc_limit = 50295 
rwq = 0 
CCDLc_limit_alone = 33962 
WTRc_limit_alone = 14549 
RTWc_limit_alone = 47785 

Commands details: 
total_CMD = 2034691 
n_nop = 1958801 
Read = 43794 
Write = 0 
L2_Alloc = 0 
L2_WB = 19378 
n_act = 6470 
n_pre = 6454 
n_ref = 0 
n_req = 59601 
total_req = 63172 

Dual Bus Interface Util: 
issued_total_row = 12924 
issued_total_col = 63172 
Row_Bus_Util =  0.006352 
CoL_Bus_Util = 0.031047 
Either_Row_CoL_Bus_Util = 0.037298 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002714 
queue_avg = 0.937443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1948979 n_act=7049 n_pre=7033 n_ref_event=0 n_req=67684 n_rd=49318 n_rd_L2_A=0 n_write=0 n_wr_bk=22540 bw_util=0.07063
n_activity=360121 dram_eff=0.3991
bk0: 3616a 1993995i bk1: 2948a 1999218i bk2: 3214a 1999423i bk3: 2688a 2004861i bk4: 3666a 1991932i bk5: 3108a 1997157i bk6: 3684a 1996977i bk7: 3148a 1999367i bk8: 4062a 1991497i bk9: 3538a 1993836i bk10: 3090a 2000223i bk11: 2528a 2001332i bk12: 2792a 1998414i bk13: 2332a 2005651i bk14: 2696a 2003893i bk15: 2208a 2009863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896076
Row_Buffer_Locality_read = 0.945274
Row_Buffer_Locality_write = 0.763966
Bank_Level_Parallism = 2.142081
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.070633 
total_CMD = 2034691 
util_bw = 143716 
Wasted_Col = 106308 
Wasted_Row = 48627 
Idle = 1736040 

BW Util Bottlenecks: 
RCDc_limit = 25222 
RCDWRc_limit = 19665 
WTRc_limit = 18485 
RTWc_limit = 76575 
CCDLc_limit = 54011 
rwq = 0 
CCDLc_limit_alone = 36110 
WTRc_limit_alone = 16729 
RTWc_limit_alone = 60430 

Commands details: 
total_CMD = 2034691 
n_nop = 1948979 
Read = 49318 
Write = 0 
L2_Alloc = 0 
L2_WB = 22540 
n_act = 7049 
n_pre = 7033 
n_ref = 0 
n_req = 67684 
total_req = 71858 

Dual Bus Interface Util: 
issued_total_row = 14082 
issued_total_col = 71858 
Row_Bus_Util =  0.006921 
CoL_Bus_Util = 0.035316 
Either_Row_CoL_Bus_Util = 0.042125 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.002660 
queue_avg = 1.160645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1959068 n_act=6428 n_pre=6412 n_ref_event=463904 n_req=59446 n_rd=43672 n_rd_L2_A=0 n_write=0 n_wr_bk=19319 bw_util=0.06192
n_activity=334846 dram_eff=0.3762
bk0: 2522a 2006671i bk1: 3344a 1998797i bk2: 2322a 2011279i bk3: 2978a 2003969i bk4: 2556a 2005362i bk5: 3402a 1996870i bk6: 2606a 2008103i bk7: 3460a 2000608i bk8: 2724a 2004364i bk9: 3820a 1995157i bk10: 2098a 2009100i bk11: 2864a 2001339i bk12: 1926a 2011107i bk13: 2686a 2003020i bk14: 1800a 2014096i bk15: 2564a 2007823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892121
Row_Buffer_Locality_read = 0.944083
Row_Buffer_Locality_write = 0.748257
Bank_Level_Parallism = 1.989444
Bank_Level_Parallism_Col = 1.939606
Bank_Level_Parallism_Ready = 1.154039
write_to_read_ratio_blp_rw_average = 0.496171
GrpLevelPara = 1.493497 

BW Util details:
bwutil = 0.061917 
total_CMD = 2034691 
util_bw = 125982 
Wasted_Col = 99745 
Wasted_Row = 46363 
Idle = 1762601 

BW Util Bottlenecks: 
RCDc_limit = 23450 
RCDWRc_limit = 19243 
WTRc_limit = 16639 
RTWc_limit = 64996 
CCDLc_limit = 50714 
rwq = 0 
CCDLc_limit_alone = 33847 
WTRc_limit_alone = 14998 
RTWc_limit_alone = 49770 

Commands details: 
total_CMD = 2034691 
n_nop = 1959068 
Read = 43672 
Write = 0 
L2_Alloc = 0 
L2_WB = 19319 
n_act = 6428 
n_pre = 6412 
n_ref = 463904 
n_req = 59446 
total_req = 62991 

Dual Bus Interface Util: 
issued_total_row = 12840 
issued_total_col = 62991 
Row_Bus_Util =  0.006311 
CoL_Bus_Util = 0.030959 
Either_Row_CoL_Bus_Util = 0.037167 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.002750 
queue_avg = 0.963778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2034691 n_nop=1951666 n_act=6375 n_pre=6359 n_ref_event=0 n_req=66368 n_rd=48398 n_rd_L2_A=0 n_write=0 n_wr_bk=22115 bw_util=0.06931
n_activity=344769 dram_eff=0.409
bk0: 2938a 2000408i bk1: 3420a 1996298i bk2: 2710a 2003752i bk3: 3136a 2001015i bk4: 3094a 1996113i bk5: 3592a 1993201i bk6: 3156a 1998872i bk7: 3584a 1997951i bk8: 3504a 1993961i bk9: 3930a 1992741i bk10: 2562a 2001164i bk11: 2900a 2000426i bk12: 2316a 2003639i bk13: 2728a 2003654i bk14: 2218a 2007382i bk15: 2610a 2006893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904171
Row_Buffer_Locality_read = 0.950349
Row_Buffer_Locality_write = 0.779800
Bank_Level_Parallism = 2.219323
Bank_Level_Parallism_Col = 2.158505
Bank_Level_Parallism_Ready = 1.191819
write_to_read_ratio_blp_rw_average = 0.528100
GrpLevelPara = 1.676520 

BW Util details:
bwutil = 0.069311 
total_CMD = 2034691 
util_bw = 141026 
Wasted_Col = 103693 
Wasted_Row = 39182 
Idle = 1750790 

BW Util Bottlenecks: 
RCDc_limit = 22174 
RCDWRc_limit = 17604 
WTRc_limit = 19944 
RTWc_limit = 83322 
CCDLc_limit = 50547 
rwq = 0 
CCDLc_limit_alone = 35420 
WTRc_limit_alone = 18322 
RTWc_limit_alone = 69817 

Commands details: 
total_CMD = 2034691 
n_nop = 1951666 
Read = 48398 
Write = 0 
L2_Alloc = 0 
L2_WB = 22115 
n_act = 6375 
n_pre = 6359 
n_ref = 0 
n_req = 66368 
total_req = 70513 

Dual Bus Interface Util: 
issued_total_row = 12734 
issued_total_col = 70513 
Row_Bus_Util =  0.006258 
CoL_Bus_Util = 0.034655 
Either_Row_CoL_Bus_Util = 0.040805 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.002674 
queue_avg = 1.078773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148618, Miss = 25106, Miss_rate = 0.169, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 168722, Miss = 33008, Miss_rate = 0.196, Pending_hits = 11007, Reservation_fails = 8869
L2_cache_bank[2]: Access = 154582, Miss = 29794, Miss_rate = 0.193, Pending_hits = 10038, Reservation_fails = 7811
L2_cache_bank[3]: Access = 177942, Miss = 35294, Miss_rate = 0.198, Pending_hits = 11405, Reservation_fails = 11786
L2_cache_bank[4]: Access = 167436, Miss = 33148, Miss_rate = 0.198, Pending_hits = 10836, Reservation_fails = 8256
L2_cache_bank[5]: Access = 148996, Miss = 24926, Miss_rate = 0.167, Pending_hits = 9046, Reservation_fails = 9257
L2_cache_bank[6]: Access = 176502, Miss = 35454, Miss_rate = 0.201, Pending_hits = 11005, Reservation_fails = 8284
L2_cache_bank[7]: Access = 156350, Miss = 29650, Miss_rate = 0.190, Pending_hits = 10276, Reservation_fails = 7682
L2_cache_bank[8]: Access = 146988, Miss = 25008, Miss_rate = 0.170, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 167990, Miss = 32934, Miss_rate = 0.196, Pending_hits = 10908, Reservation_fails = 8609
L2_cache_bank[10]: Access = 155228, Miss = 29666, Miss_rate = 0.191, Pending_hits = 9884, Reservation_fails = 6621
L2_cache_bank[11]: Access = 176088, Miss = 34130, Miss_rate = 0.194, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1945442
L2_total_cache_misses = 368118
L2_total_cache_miss_rate = 0.1892
L2_total_cache_pending_hits = 122552
L2_total_cache_reservation_fails = 98078
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 250168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12810
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13836
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1244
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 135
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9995
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1244
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 298960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15620
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 340
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9995
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1945442
icnt_total_pkts_simt_to_mem=735956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2514957
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2681198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253904
	minimum = 0 (at node 0)
	maximum = 0.00159342 (at node 14)
Accepted packet rate average = 0.000253904
	minimum = 0 (at node 0)
	maximum = 0.00526199 (at node 14)
Injected flit rate average = 0.000274491
	minimum = 0 (at node 0)
	maximum = 0.00214926 (at node 14)
Accepted flit rate average= 0.000274491
	minimum = 0 (at node 0)
	maximum = 0.00526199 (at node 14)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3697 (55 samples)
	minimum = 5 (55 samples)
	maximum = 217.091 (55 samples)
Network latency average = 20.0856 (55 samples)
	minimum = 5 (55 samples)
	maximum = 214.218 (55 samples)
Flit latency average = 19.2617 (55 samples)
	minimum = 5 (55 samples)
	maximum = 213.745 (55 samples)
Fragmentation average = 0.00158613 (55 samples)
	minimum = 0 (55 samples)
	maximum = 55.1455 (55 samples)
Injected packet rate average = 0.072172 (55 samples)
	minimum = 0.0267939 (55 samples)
	maximum = 0.20238 (55 samples)
Accepted packet rate average = 0.072172 (55 samples)
	minimum = 0.0253339 (55 samples)
	maximum = 0.109887 (55 samples)
Injected flit rate average = 0.0769358 (55 samples)
	minimum = 0.0347434 (55 samples)
	maximum = 0.202558 (55 samples)
Accepted flit rate average = 0.0769358 (55 samples)
	minimum = 0.0344411 (55 samples)
	maximum = 0.109887 (55 samples)
Injected packet size average = 1.06601 (55 samples)
Accepted packet size average = 1.06601 (55 samples)
Hops average = 1 (55 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 4 sec (5464 sec)
gpgpu_simulation_rate = 43344 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 56 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 56 '_Z13lud_perimeterPfii'
Destroy streams for kernel 56: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 56 
kernel_stream_id = 62427
gpu_sim_cycle = 27749
gpu_sim_insn = 255840
gpu_ipc =       9.2198
gpu_tot_sim_cycle = 1569212
gpu_tot_sim_insn = 237089336
gpu_tot_ipc =     151.0882
gpu_tot_issued_cta = 10034
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.5622% 
max_total_param_size = 0
gpu_stall_dramfull = 173395
gpu_stall_icnt2sh    = 324253
partiton_level_parallism =       0.0729
partiton_level_parallism_total  =       0.3643
partiton_level_parallism_util =       1.0290
partiton_level_parallism_util_total  =       1.7689
L2_BW  =       5.8848 GB/Sec
L2_BW_total  =      27.8746 GB/Sec
gpu_total_sim_rate=42680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3895220
	L1I_total_cache_misses = 63039
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 46270
L1D_cache:
	L1D_cache_core[0]: Access = 43380, Miss = 26087, Miss_rate = 0.601, Pending_hits = 2756, Reservation_fails = 16582
	L1D_cache_core[1]: Access = 43395, Miss = 26255, Miss_rate = 0.605, Pending_hits = 2992, Reservation_fails = 16372
	L1D_cache_core[2]: Access = 43332, Miss = 26239, Miss_rate = 0.606, Pending_hits = 2624, Reservation_fails = 15020
	L1D_cache_core[3]: Access = 42674, Miss = 26277, Miss_rate = 0.616, Pending_hits = 2659, Reservation_fails = 18579
	L1D_cache_core[4]: Access = 43187, Miss = 25646, Miss_rate = 0.594, Pending_hits = 2967, Reservation_fails = 15468
	L1D_cache_core[5]: Access = 43636, Miss = 26437, Miss_rate = 0.606, Pending_hits = 2940, Reservation_fails = 13162
	L1D_cache_core[6]: Access = 43221, Miss = 26235, Miss_rate = 0.607, Pending_hits = 2879, Reservation_fails = 16315
	L1D_cache_core[7]: Access = 43186, Miss = 25829, Miss_rate = 0.598, Pending_hits = 2832, Reservation_fails = 13029
	L1D_cache_core[8]: Access = 43937, Miss = 26466, Miss_rate = 0.602, Pending_hits = 2740, Reservation_fails = 13409
	L1D_cache_core[9]: Access = 43105, Miss = 25756, Miss_rate = 0.598, Pending_hits = 2972, Reservation_fails = 18205
	L1D_cache_core[10]: Access = 43169, Miss = 26500, Miss_rate = 0.614, Pending_hits = 2751, Reservation_fails = 20075
	L1D_cache_core[11]: Access = 43507, Miss = 26274, Miss_rate = 0.604, Pending_hits = 2755, Reservation_fails = 18035
	L1D_cache_core[12]: Access = 42867, Miss = 26223, Miss_rate = 0.612, Pending_hits = 2775, Reservation_fails = 19056
	L1D_cache_core[13]: Access = 42820, Miss = 26150, Miss_rate = 0.611, Pending_hits = 2787, Reservation_fails = 18885
	L1D_cache_core[14]: Access = 42403, Miss = 25479, Miss_rate = 0.601, Pending_hits = 2594, Reservation_fails = 18421
	L1D_total_cache_accesses = 647819
	L1D_total_cache_misses = 391853
	L1D_total_cache_miss_rate = 0.6049
	L1D_total_cache_pending_hits = 42023
	L1D_total_cache_reservation_fails = 250613
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 234204
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6917
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1013
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 624
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 403
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7930

Total_core_cache_fail_stats:
ctas_completed 10034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38325, 22110, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 11532, 
gpgpu_n_tot_thrd_icount = 246409824
gpgpu_n_tot_w_icount = 7700307
gpgpu_n_stall_shd_mem = 432552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 381223
gpgpu_n_mem_write_global = 166795
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7696384
gpgpu_n_store_insn = 2668720
gpgpu_n_shmem_insn = 86283336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7452576
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 22240
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1525940	W0_Idle:12075710	W0_Scoreboard:9705945	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7151454
single_issue_nums: WS0:3967413	WS1:3732894	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3049784 {8:381223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12009240 {72:166795,}
traffic_breakdown_coretomem[INST_ACC_R] = 188440 {8:23555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60995680 {40:1524892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2668720 {8:333590,}
traffic_breakdown_memtocore[INST_ACC_R] = 3768800 {40:94220,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:114523 	25322 	21284 	34690 	79274 	66973 	29794 	6962 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1019702 	693409 	132007 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22313 	1006 	201 	482951 	27197 	26174 	9928 	1361 	457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	207060 	251525 	241210 	290535 	677720 	190430 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1211 	491 	35 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.292500  9.454737  9.326347  9.975728  7.968037  9.293069  8.769231  9.873706  8.466063  9.450000  8.146893  9.697561  9.845283 10.253482 10.284519 11.337621 
dram[1]:  9.486618  9.809716 10.795321 10.022472  9.086021  8.549747  9.035564 10.434694  8.716606  9.599320  8.855745 10.055555 10.333333 10.020780 10.906810 11.850794 
dram[2]:  9.284536  7.860849 10.058394  8.673184  9.455465  8.264775  9.939959  8.331754  9.410714  8.425675  9.394495  8.216867 10.021798  9.984674 11.273016  9.869388 
dram[3]:  9.624254  9.215130 10.024609 10.558740  8.627551  8.651731 10.567010  9.181236  9.328926  9.005566 10.669975  8.655000  9.789873 10.304207 10.904347 10.554007 
dram[4]:  8.029268  9.472341  9.477342  9.846889  8.018518  9.208251  8.709359  9.925156  8.237778  9.232924  8.376471  9.181818 10.007722 10.380281 10.098765 11.356914 
dram[5]: 10.582447 10.466357 11.726153 10.824873  9.570796  9.334616 10.161663 11.318604  9.229755  9.934823  9.435696 10.002532 10.414791 12.272426 11.980843 12.554770 
average row locality = 380707/39636 = 9.605082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       940      1371       974      1390      1117      1604      1112      1605      1203      1786       917      1341       819      1247       786      1180 
dram[1]:      1175      1498      1232      1516      1411      1734      1433      1734      1597      1924      1208      1420      1066      1332      1012      1271 
dram[2]:      1374       951      1400       966      1598      1121      1619      1102      1781      1207      1380       862      1249       819      1189       774 
dram[3]:      1494      1178      1525      1223      1732      1421      1742      1424      1919      1605      1468      1152      1329      1065      1282      1004 
dram[4]:       935      1375       976      1392      1105      1603      1109      1606      1195      1781       907      1322       813      1247       786      1180 
dram[5]:      1267      1366      1331      1383      1511      1585      1514      1579      1678      1760      1255      1298      1133      1217      1095      1155 
total dram writes = 125369
bank skew: 1924/774 = 2.49
chip skew: 22563/19332 = 1.17
average mf latency per bank:
dram[0]:       5738      4353      5684      4578      5032      3771      5258      3807      4741      3419      4969      3974      4874      3883      4458      4007
dram[1]:       4326      4547      4336      4492      4099      4136      4420      4222      3758      3514      4045      3816      3720      3554      3837      3900
dram[2]:       4298      5252      4480      5528      3736      4768      3597      5233      3261      4584      3608      5103      3424      4712      3724      4566
dram[3]:       4285      4077      4330      4275      3921      3725      3972      4000      3405      3250      3666      3701      3508      3359      3767      3537
dram[4]:       5873      4188      5706      4471      5066      3587      5226      3615      4677      3205      4858      3602      4979      3344      4621      3862
dram[5]:       4003      4833      3996      4987      3721      4410      4060      4570      3578      3696      3767      4207      3493      3823      3458      4190
maximum mf latency per bank:
dram[0]:        719      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333       721      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        735      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1995458 n_act=6401 n_pre=6385 n_ref_event=0 n_req=59687 n_rd=43862 n_rd_L2_A=0 n_write=0 n_wr_bk=19392 bw_util=0.06108
n_activity=336876 dram_eff=0.3755
bk0: 2548a 2042777i bk1: 3392a 2035486i bk2: 2302a 2047356i bk3: 2974a 2040925i bk4: 2574a 2042659i bk5: 3410a 2034322i bk6: 2602a 2044735i bk7: 3456a 2037568i bk8: 2752a 2041355i bk9: 3858a 2032002i bk10: 2126a 2044796i bk11: 2882a 2039303i bk12: 1940a 2048242i bk13: 2684a 2039957i bk14: 1804a 2049950i bk15: 2558a 2043991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892942
Row_Buffer_Locality_read = 0.944531
Row_Buffer_Locality_write = 0.749953
Bank_Level_Parallism = 1.973747
Bank_Level_Parallism_Col = 1.935845
Bank_Level_Parallism_Ready = 1.156703
write_to_read_ratio_blp_rw_average = 0.497691
GrpLevelPara = 1.495938 

BW Util details:
bwutil = 0.061076 
total_CMD = 2071319 
util_bw = 126508 
Wasted_Col = 99618 
Wasted_Row = 47446 
Idle = 1797747 

BW Util Bottlenecks: 
RCDc_limit = 23459 
RCDWRc_limit = 19226 
WTRc_limit = 15918 
RTWc_limit = 64451 
CCDLc_limit = 50915 
rwq = 0 
CCDLc_limit_alone = 34278 
WTRc_limit_alone = 14261 
RTWc_limit_alone = 49471 

Commands details: 
total_CMD = 2071319 
n_nop = 1995458 
Read = 43862 
Write = 0 
L2_Alloc = 0 
L2_WB = 19392 
n_act = 6401 
n_pre = 6385 
n_ref = 0 
n_req = 59687 
total_req = 63254 

Dual Bus Interface Util: 
issued_total_row = 12786 
issued_total_col = 63254 
Row_Bus_Util =  0.006173 
CoL_Bus_Util = 0.030538 
Either_Row_CoL_Bus_Util = 0.036624 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002360 
queue_avg = 0.951120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1985695 n_act=6986 n_pre=6970 n_ref_event=0 n_req=67719 n_rd=49330 n_rd_L2_A=0 n_write=0 n_wr_bk=22563 bw_util=0.06942
n_activity=360535 dram_eff=0.3988
bk0: 2956a 2035904i bk1: 3626a 2031053i bk2: 2690a 2041657i bk3: 3198a 2036765i bk4: 3094a 2034190i bk5: 3662a 2027319i bk6: 3156a 2035739i bk7: 3676a 2033729i bk8: 3540a 2031315i bk9: 4088a 2028758i bk10: 2642a 2038982i bk11: 2990a 2035803i bk12: 2340a 2040943i bk13: 2780a 2035910i bk14: 2218a 2045873i bk15: 2674a 2041841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897045
Row_Buffer_Locality_read = 0.945611
Row_Buffer_Locality_write = 0.766763
Bank_Level_Parallism = 2.140107
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192506
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069418 
total_CMD = 2071319 
util_bw = 143786 
Wasted_Col = 106370 
Wasted_Row = 48017 
Idle = 1773146 

BW Util Bottlenecks: 
RCDc_limit = 24972 
RCDWRc_limit = 19686 
WTRc_limit = 18851 
RTWc_limit = 75529 
CCDLc_limit = 54441 
rwq = 0 
CCDLc_limit_alone = 36311 
WTRc_limit_alone = 16969 
RTWc_limit_alone = 59281 

Commands details: 
total_CMD = 2071319 
n_nop = 1985695 
Read = 49330 
Write = 0 
L2_Alloc = 0 
L2_WB = 22563 
n_act = 6986 
n_pre = 6970 
n_ref = 0 
n_req = 67719 
total_req = 71893 

Dual Bus Interface Util: 
issued_total_row = 13956 
issued_total_col = 71893 
Row_Bus_Util =  0.006738 
CoL_Bus_Util = 0.034709 
Either_Row_CoL_Bus_Util = 0.041338 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.002628 
queue_avg = 1.150527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1995375 n_act=6474 n_pre=6458 n_ref_event=0 n_req=59647 n_rd=43826 n_rd_L2_A=0 n_write=0 n_wr_bk=19392 bw_util=0.06104
n_activity=338570 dram_eff=0.3734
bk0: 3402a 2035634i bk1: 2554a 2042990i bk2: 2992a 2041048i bk3: 2296a 2046859i bk4: 3392a 2035231i bk5: 2576a 2042185i bk6: 3480a 2037421i bk7: 2590a 2044354i bk8: 3840a 2032122i bk9: 2750a 2041725i bk10: 2974a 2039081i bk11: 2014a 2047028i bk12: 2680a 2039420i bk13: 1936a 2048343i bk14: 2578a 2043294i bk15: 1772a 2050124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891696
Row_Buffer_Locality_read = 0.943801
Row_Buffer_Locality_write = 0.747361
Bank_Level_Parallism = 1.956634
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061041 
total_CMD = 2071319 
util_bw = 126436 
Wasted_Col = 100296 
Wasted_Row = 48280 
Idle = 1796307 

BW Util Bottlenecks: 
RCDc_limit = 23740 
RCDWRc_limit = 19336 
WTRc_limit = 16135 
RTWc_limit = 62624 
CCDLc_limit = 50342 
rwq = 0 
CCDLc_limit_alone = 33981 
WTRc_limit_alone = 14550 
RTWc_limit_alone = 47848 

Commands details: 
total_CMD = 2071319 
n_nop = 1995375 
Read = 43826 
Write = 0 
L2_Alloc = 0 
L2_WB = 19392 
n_act = 6474 
n_pre = 6458 
n_ref = 0 
n_req = 59647 
total_req = 63218 

Dual Bus Interface Util: 
issued_total_row = 12932 
issued_total_col = 63218 
Row_Bus_Util =  0.006243 
CoL_Bus_Util = 0.030521 
Either_Row_CoL_Bus_Util = 0.036665 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002713 
queue_avg = 0.920940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.92094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1985524 n_act=7053 n_pre=7037 n_ref_event=0 n_req=67759 n_rd=49370 n_rd_L2_A=0 n_write=0 n_wr_bk=22563 bw_util=0.06946
n_activity=360800 dram_eff=0.3987
bk0: 3624a 2030572i bk1: 2952a 2035794i bk2: 3214a 2036047i bk3: 2688a 2041487i bk4: 3666a 2028558i bk5: 3108a 2033784i bk6: 3684a 2033604i bk7: 3148a 2035994i bk8: 4082a 2028103i bk9: 3558a 2030340i bk10: 3090a 2036851i bk11: 2528a 2037961i bk12: 2792a 2034925i bk13: 2332a 2042280i bk14: 2696a 2040522i bk15: 2208a 2046494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896132
Row_Buffer_Locality_read = 0.945291
Row_Buffer_Locality_write = 0.764152
Bank_Level_Parallism = 2.140695
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069456 
total_CMD = 2071319 
util_bw = 143866 
Wasted_Col = 106535 
Wasted_Row = 48671 
Idle = 1772247 

BW Util Bottlenecks: 
RCDc_limit = 25246 
RCDWRc_limit = 19679 
WTRc_limit = 18530 
RTWc_limit = 76703 
CCDLc_limit = 54074 
rwq = 0 
CCDLc_limit_alone = 36139 
WTRc_limit_alone = 16769 
RTWc_limit_alone = 60529 

Commands details: 
total_CMD = 2071319 
n_nop = 1985524 
Read = 49370 
Write = 0 
L2_Alloc = 0 
L2_WB = 22563 
n_act = 7053 
n_pre = 7037 
n_ref = 0 
n_req = 67759 
total_req = 71933 

Dual Bus Interface Util: 
issued_total_row = 14090 
issued_total_col = 71933 
Row_Bus_Util =  0.006802 
CoL_Bus_Util = 0.034728 
Either_Row_CoL_Bus_Util = 0.041420 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.002657 
queue_avg = 1.140323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14032
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1995651 n_act=6430 n_pre=6414 n_ref_event=463904 n_req=59487 n_rd=43700 n_rd_L2_A=0 n_write=0 n_wr_bk=19332 bw_util=0.06086
n_activity=335197 dram_eff=0.3761
bk0: 2526a 2043297i bk1: 3348a 2035376i bk2: 2322a 2047904i bk3: 2978a 2040595i bk4: 2556a 2041988i bk5: 3402a 2033496i bk6: 2606a 2044730i bk7: 3460a 2037235i bk8: 2724a 2040973i bk9: 3840a 2031763i bk10: 2098a 2045728i bk11: 2864a 2037967i bk12: 1926a 2047736i bk13: 2686a 2039552i bk14: 1800a 2050726i bk15: 2564a 2044453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892161
Row_Buffer_Locality_read = 0.944096
Row_Buffer_Locality_write = 0.748401
Bank_Level_Parallism = 1.988918
Bank_Level_Parallism_Col = 1.939098
Bank_Level_Parallism_Ready = 1.153939
write_to_read_ratio_blp_rw_average = 0.496324
GrpLevelPara = 1.493122 

BW Util details:
bwutil = 0.060862 
total_CMD = 2071319 
util_bw = 126064 
Wasted_Col = 99845 
Wasted_Row = 46385 
Idle = 1799025 

BW Util Bottlenecks: 
RCDc_limit = 23462 
RCDWRc_limit = 19250 
WTRc_limit = 16639 
RTWc_limit = 65074 
CCDLc_limit = 50755 
rwq = 0 
CCDLc_limit_alone = 33864 
WTRc_limit_alone = 14998 
RTWc_limit_alone = 49824 

Commands details: 
total_CMD = 2071319 
n_nop = 1995651 
Read = 43700 
Write = 0 
L2_Alloc = 0 
L2_WB = 19332 
n_act = 6430 
n_pre = 6414 
n_ref = 463904 
n_req = 59487 
total_req = 63032 

Dual Bus Interface Util: 
issued_total_row = 12844 
issued_total_col = 63032 
Row_Bus_Util =  0.006201 
CoL_Bus_Util = 0.030431 
Either_Row_CoL_Bus_Util = 0.036531 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.002749 
queue_avg = 0.946774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.946774
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2071319 n_nop=1988252 n_act=6376 n_pre=6360 n_ref_event=0 n_req=66408 n_rd=48426 n_rd_L2_A=0 n_write=0 n_wr_bk=22127 bw_util=0.06812
n_activity=345089 dram_eff=0.4089
bk0: 2942a 2037012i bk1: 3420a 2032925i bk2: 2710a 2040379i bk3: 3136a 2037642i bk4: 3094a 2032740i bk5: 3592a 2029828i bk6: 3156a 2035499i bk7: 3584a 2034578i bk8: 3528a 2030563i bk9: 3930a 2029272i bk10: 2562a 2037793i bk11: 2900a 2037055i bk12: 2316a 2040268i bk13: 2728a 2040243i bk14: 2218a 2044011i bk15: 2610a 2043522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904213
Row_Buffer_Locality_read = 0.950378
Row_Buffer_Locality_write = 0.779891
Bank_Level_Parallism = 2.218742
Bank_Level_Parallism_Col = 2.157922
Bank_Level_Parallism_Ready = 1.191711
write_to_read_ratio_blp_rw_average = 0.528286
GrpLevelPara = 1.676273 

BW Util details:
bwutil = 0.068124 
total_CMD = 2071319 
util_bw = 141106 
Wasted_Col = 103791 
Wasted_Row = 39194 
Idle = 1787228 

BW Util Bottlenecks: 
RCDc_limit = 22174 
RCDWRc_limit = 17611 
WTRc_limit = 19944 
RTWc_limit = 83413 
CCDLc_limit = 50564 
rwq = 0 
CCDLc_limit_alone = 35437 
WTRc_limit_alone = 18322 
RTWc_limit_alone = 69908 

Commands details: 
total_CMD = 2071319 
n_nop = 1988252 
Read = 48426 
Write = 0 
L2_Alloc = 0 
L2_WB = 22127 
n_act = 6376 
n_pre = 6360 
n_ref = 0 
n_req = 66408 
total_req = 70553 

Dual Bus Interface Util: 
issued_total_row = 12736 
issued_total_col = 70553 
Row_Bus_Util =  0.006149 
CoL_Bus_Util = 0.034062 
Either_Row_CoL_Bus_Util = 0.040103 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.002673 
queue_avg = 1.059703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149672, Miss = 25118, Miss_rate = 0.168, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 169274, Miss = 33050, Miss_rate = 0.195, Pending_hits = 11031, Reservation_fails = 8869
L2_cache_bank[2]: Access = 155014, Miss = 29832, Miss_rate = 0.192, Pending_hits = 10058, Reservation_fails = 7811
L2_cache_bank[3]: Access = 178494, Miss = 35336, Miss_rate = 0.198, Pending_hits = 11441, Reservation_fails = 11904
L2_cache_bank[4]: Access = 167868, Miss = 33186, Miss_rate = 0.198, Pending_hits = 10856, Reservation_fails = 8256
L2_cache_bank[5]: Access = 149992, Miss = 24932, Miss_rate = 0.166, Pending_hits = 9046, Reservation_fails = 9257
L2_cache_bank[6]: Access = 176934, Miss = 35492, Miss_rate = 0.201, Pending_hits = 11025, Reservation_fails = 8284
L2_cache_bank[7]: Access = 156782, Miss = 29684, Miss_rate = 0.189, Pending_hits = 10296, Reservation_fails = 7682
L2_cache_bank[8]: Access = 148036, Miss = 25014, Miss_rate = 0.169, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 168422, Miss = 32968, Miss_rate = 0.196, Pending_hits = 10928, Reservation_fails = 8609
L2_cache_bank[10]: Access = 155724, Miss = 29704, Miss_rate = 0.191, Pending_hits = 9908, Reservation_fails = 6621
L2_cache_bank[11]: Access = 176520, Miss = 34130, Miss_rate = 0.193, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1952732
L2_total_cache_misses = 368446
L2_total_cache_miss_rate = 0.1887
L2_total_cache_pending_hits = 122736
L2_total_cache_reservation_fails = 98196
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 44
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3972
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 806
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 118
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1952732
icnt_total_pkts_simt_to_mem=738383
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06335
	minimum = 5
	maximum = 16
Network latency average = 5.06335
	minimum = 5
	maximum = 16
Slowest packet = 2515017
Flit latency average = 5.02645
	minimum = 5
	maximum = 16
Slowest flit = 2681409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124315
	minimum = 0 (at node 13)
	maximum = 0.0379834 (at node 15)
Accepted packet rate average = 0.0124315
	minimum = 0 (at node 13)
	maximum = 0.0203971 (at node 1)
Injected flit rate average = 0.0129694
	minimum = 0 (at node 13)
	maximum = 0.0379834 (at node 15)
Accepted flit rate average= 0.0129694
	minimum = 0 (at node 13)
	maximum = 0.0203971 (at node 1)
Injected packet length average = 1.04327
Accepted packet length average = 1.04327
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0785 (56 samples)
	minimum = 5 (56 samples)
	maximum = 213.5 (56 samples)
Network latency average = 19.8174 (56 samples)
	minimum = 5 (56 samples)
	maximum = 210.679 (56 samples)
Flit latency average = 19.0075 (56 samples)
	minimum = 5 (56 samples)
	maximum = 210.214 (56 samples)
Fragmentation average = 0.00155781 (56 samples)
	minimum = 0 (56 samples)
	maximum = 54.1607 (56 samples)
Injected packet rate average = 0.0711052 (56 samples)
	minimum = 0.0263154 (56 samples)
	maximum = 0.199444 (56 samples)
Accepted packet rate average = 0.0711052 (56 samples)
	minimum = 0.0248815 (56 samples)
	maximum = 0.108289 (56 samples)
Injected flit rate average = 0.0757936 (56 samples)
	minimum = 0.034123 (56 samples)
	maximum = 0.199619 (56 samples)
Accepted flit rate average = 0.0757936 (56 samples)
	minimum = 0.033826 (56 samples)
	maximum = 0.108289 (56 samples)
Injected packet size average = 1.06593 (56 samples)
Accepted packet size average = 1.06593 (56 samples)
Hops average = 1 (56 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 35 sec (5555 sec)
gpgpu_simulation_rate = 42680 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 57 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 57 '_Z12lud_internalPfii'
Destroy streams for kernel 57: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 57 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 8655
gpu_sim_insn = 4023552
gpu_ipc =     464.8818
gpu_tot_sim_cycle = 1577867
gpu_tot_sim_insn = 241112888
gpu_tot_ipc =     152.8094
gpu_tot_issued_cta = 10203
gpu_occupancy = 73.3738% 
gpu_tot_occupancy = 31.8932% 
max_total_param_size = 0
gpu_stall_dramfull = 175699
gpu_stall_icnt2sh    = 331919
partiton_level_parallism =       1.1456
partiton_level_parallism_total  =       0.3685
partiton_level_parallism_util =       1.8987
partiton_level_parallism_util_total  =       1.7710
L2_BW  =      88.6476 GB/Sec
L2_BW_total  =      28.2080 GB/Sec
gpu_total_sim_rate=43102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3958764
	L1I_total_cache_misses = 64389
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48104
L1D_cache:
	L1D_cache_core[0]: Access = 44148, Miss = 26583, Miss_rate = 0.602, Pending_hits = 2784, Reservation_fails = 17613
	L1D_cache_core[1]: Access = 44035, Miss = 26679, Miss_rate = 0.606, Pending_hits = 3009, Reservation_fails = 18316
	L1D_cache_core[2]: Access = 43972, Miss = 26671, Miss_rate = 0.607, Pending_hits = 2655, Reservation_fails = 16548
	L1D_cache_core[3]: Access = 43378, Miss = 26710, Miss_rate = 0.616, Pending_hits = 2682, Reservation_fails = 19792
	L1D_cache_core[4]: Access = 43891, Miss = 26126, Miss_rate = 0.595, Pending_hits = 2983, Reservation_fails = 16720
	L1D_cache_core[5]: Access = 44404, Miss = 26967, Miss_rate = 0.607, Pending_hits = 2970, Reservation_fails = 13940
	L1D_cache_core[6]: Access = 43925, Miss = 26775, Miss_rate = 0.610, Pending_hits = 2879, Reservation_fails = 17055
	L1D_cache_core[7]: Access = 43954, Miss = 26277, Miss_rate = 0.598, Pending_hits = 2909, Reservation_fails = 13457
	L1D_cache_core[8]: Access = 44769, Miss = 27041, Miss_rate = 0.604, Pending_hits = 2742, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 43809, Miss = 26228, Miss_rate = 0.599, Pending_hits = 2986, Reservation_fails = 19028
	L1D_cache_core[10]: Access = 43937, Miss = 27048, Miss_rate = 0.616, Pending_hits = 2779, Reservation_fails = 20907
	L1D_cache_core[11]: Access = 44211, Miss = 26769, Miss_rate = 0.605, Pending_hits = 2755, Reservation_fails = 18633
	L1D_cache_core[12]: Access = 43571, Miss = 26709, Miss_rate = 0.613, Pending_hits = 2791, Reservation_fails = 19991
	L1D_cache_core[13]: Access = 43588, Miss = 26665, Miss_rate = 0.612, Pending_hits = 2810, Reservation_fails = 19206
	L1D_cache_core[14]: Access = 43043, Miss = 25919, Miss_rate = 0.602, Pending_hits = 2597, Reservation_fails = 19925
	L1D_total_cache_accesses = 658635
	L1D_total_cache_misses = 399167
	L1D_total_cache_miss_rate = 0.6061
	L1D_total_cache_pending_hits = 42331
	L1D_total_cache_reservation_fails = 265153
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238260
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7554
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 775613
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13321
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 98672
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33810
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 790064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 63492
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25880
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13321
ctas_completed 10203, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38604, 22389, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250433376
gpgpu_n_tot_w_icount = 7826043
gpgpu_n_stall_shd_mem = 439947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 388365
gpgpu_n_mem_write_global = 169499
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826176
gpgpu_n_store_insn = 2711984
gpgpu_n_shmem_insn = 87754312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582368
gpgpu_n_shmem_bkconflict = 103208
gpgpu_n_l1cache_bkconflict = 24227
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103208
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24227
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1555892	W0_Idle:12084932	W0_Scoreboard:9788451	W1:6004	W2:5624	W3:5244	W4:4864	W5:4484	W6:4104	W7:3724	W8:3344	W9:2964	W10:2584	W11:2204	W12:1824	W13:1444	W14:1064	W15:646	W16:498731	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4030281	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3106920 {8:388365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12203928 {72:169499,}
traffic_breakdown_coretomem[INST_ACC_R] = 188992 {8:23624,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62138400 {40:1553460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2711984 {8:338998,}
traffic_breakdown_memtocore[INST_ACC_R] = 3779840 {40:94496,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:115653 	25542 	21454 	34935 	79535 	67281 	29891 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038456 	704974 	135664 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22359 	1020 	201 	491042 	27647 	26621 	10289 	1824 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209135 	255752 	245635 	295155 	691753 	195012 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1222 	496 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.553684  9.326347 10.031553  7.968037  9.388119  8.769231  9.880412  8.466063  9.464664  8.146893  9.748793  9.845283 10.342618 10.284519 11.379421 
dram[1]:  9.598540  9.904859 10.862573 10.096629  9.189247  8.630692  9.045834 10.417850  8.698046  9.611765  8.849879 10.105263 10.433657 10.129870 10.946237 11.923809 
dram[2]:  9.379381  7.856471 10.114355  8.673184  9.552631  8.264775  9.946392  8.331754  9.403169  8.425675  9.443182  8.216867 10.098093  9.988505 11.314285  9.869388 
dram[3]:  9.715706  9.291764 10.087248 10.610315  8.709184  8.739307 10.549180  9.178344  9.292683  8.965391 10.662592  8.645162  9.898734 10.404531 10.971014 10.606272 
dram[4]:  8.012165  9.540255  9.477342  9.889952  8.018518  9.302554  8.709359  9.919254  8.237778  9.227980  8.376471  9.214781 10.007722 10.459155 10.098765 11.382637 
dram[5]: 10.686171 10.484919 11.772307 10.845178  9.648231  9.350000 10.160919 11.299304  9.254206  9.922078  9.415585  9.984848 10.498392 12.299004 12.011495 12.583039 
average row locality = 383146/39759 = 9.636711
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1386       974      1401      1117      1620      1112      1616      1203      1811       917      1357       819      1255       786      1189 
dram[1]:      1189      1513      1243      1529      1427      1750      1444      1745      1621      1949      1217      1437      1077      1342      1023      1282 
dram[2]:      1388       953      1411       966      1614      1121      1630      1102      1808      1207      1395       862      1257       820      1198       774 
dram[3]:      1508      1193      1537      1233      1748      1436      1753      1433      1946      1629      1485      1158      1340      1076      1293      1015 
dram[4]:       936      1390       976      1402      1105      1619      1109      1615      1195      1808       907      1333       813      1255       786      1188 
dram[5]:      1274      1374      1334      1391      1518      1593      1522      1582      1688      1773      1261      1301      1135      1225      1099      1163 
total dram writes = 126252
bank skew: 1949/774 = 2.52
chip skew: 22788/19437 = 1.17
average mf latency per bank:
dram[0]:       5882      4348      5771      4567      5157      3754      5400      3799      4935      3609      5226      3964      5179      3899      4753      4023
dram[1]:       4322      4531      4325      4475      4078      4120      4407      4214      3882      3640      4054      3806      3723      3553      3845      3900
dram[2]:       4285      5417      4469      5605      3719      4882      3590      5369      3392      4788      3607      5398      3436      5026      3734      4961
dram[3]:       4269      4071      4315      4271      3905      3710      3964      3995      3493      3379      3660      3720      3506      3367      3762      3547
dram[4]:       6073      4182      5763      4464      5132      3572      5288      3612      4809      3338      5125      3610      5286      3365      4991      3885
dram[5]:       4022      4833      4013      4979      3726      4410      4057      4581      3789      3810      3784      4231      3520      3825      3483      4197
maximum mf latency per bank:
dram[0]:        994      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1006      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        962      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=2006544 n_act=6414 n_pre=6398 n_ref_event=0 n_req=60000 n_rd=44062 n_rd_L2_A=0 n_write=0 n_wr_bk=19505 bw_util=0.06104
n_activity=338908 dram_eff=0.3751
bk0: 2548a 2054180i bk1: 3424a 2046551i bk2: 2302a 2058778i bk3: 2986a 2052319i bk4: 2574a 2054087i bk5: 3442a 2045593i bk6: 2602a 2056168i bk7: 3468a 2048853i bk8: 2752a 2052786i bk9: 3898a 2043053i bk10: 2126a 2056213i bk11: 2926a 2050427i bk12: 1940a 2059653i bk13: 2708a 2051253i bk14: 1804a 2061367i bk15: 2562a 2055247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893283
Row_Buffer_Locality_read = 0.944692
Row_Buffer_Locality_write = 0.751161
Bank_Level_Parallism = 1.971421
Bank_Level_Parallism_Col = 1.933388
Bank_Level_Parallism_Ready = 1.156155
write_to_read_ratio_blp_rw_average = 0.498047
GrpLevelPara = 1.494373 

BW Util details:
bwutil = 0.061042 
total_CMD = 2082743 
util_bw = 127134 
Wasted_Col = 100268 
Wasted_Row = 47566 
Idle = 1807775 

BW Util Bottlenecks: 
RCDc_limit = 23502 
RCDWRc_limit = 19281 
WTRc_limit = 16060 
RTWc_limit = 64920 
CCDLc_limit = 51194 
rwq = 0 
CCDLc_limit_alone = 34424 
WTRc_limit_alone = 14388 
RTWc_limit_alone = 49822 

Commands details: 
total_CMD = 2082743 
n_nop = 2006544 
Read = 44062 
Write = 0 
L2_Alloc = 0 
L2_WB = 19505 
n_act = 6414 
n_pre = 6398 
n_ref = 0 
n_req = 60000 
total_req = 63567 

Dual Bus Interface Util: 
issued_total_row = 12812 
issued_total_col = 63567 
Row_Bus_Util =  0.006152 
CoL_Bus_Util = 0.030521 
Either_Row_CoL_Bus_Util = 0.036586 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002362 
queue_avg = 0.948323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.948323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=1996438 n_act=7014 n_pre=6998 n_ref_event=0 n_req=68344 n_rd=49730 n_rd_L2_A=0 n_write=0 n_wr_bk=22788 bw_util=0.06964
n_activity=363820 dram_eff=0.3986
bk0: 2988a 2047074i bk1: 3658a 2042108i bk2: 2702a 2053074i bk3: 3218a 2048008i bk4: 3126a 2045166i bk5: 3694a 2038503i bk6: 3168a 2046950i bk7: 3688a 2044972i bk8: 3584a 2042235i bk9: 4128a 2039741i bk10: 2666a 2050155i bk11: 3034a 2046885i bk12: 2360a 2052092i bk13: 2812a 2047188i bk14: 2218a 2057208i bk15: 2686a 2053014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897577
Row_Buffer_Locality_read = 0.945908
Row_Buffer_Locality_write = 0.768454
Bank_Level_Parallism = 2.140588
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069637 
total_CMD = 2082743 
util_bw = 145036 
Wasted_Col = 107225 
Wasted_Row = 48199 
Idle = 1782283 

BW Util Bottlenecks: 
RCDc_limit = 25040 
RCDWRc_limit = 19780 
WTRc_limit = 19207 
RTWc_limit = 76316 
CCDLc_limit = 54832 
rwq = 0 
CCDLc_limit_alone = 36530 
WTRc_limit_alone = 17294 
RTWc_limit_alone = 59927 

Commands details: 
total_CMD = 2082743 
n_nop = 1996438 
Read = 49730 
Write = 0 
L2_Alloc = 0 
L2_WB = 22788 
n_act = 7014 
n_pre = 6998 
n_ref = 0 
n_req = 68344 
total_req = 72518 

Dual Bus Interface Util: 
issued_total_row = 14012 
issued_total_col = 72518 
Row_Bus_Util =  0.006728 
CoL_Bus_Util = 0.034819 
Either_Row_CoL_Bus_Util = 0.041438 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.002607 
queue_avg = 1.150460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=2006451 n_act=6489 n_pre=6473 n_ref_event=0 n_req=59965 n_rd=44030 n_rd_L2_A=0 n_write=0 n_wr_bk=19506 bw_util=0.06101
n_activity=340559 dram_eff=0.3731
bk0: 3434a 2046838i bk1: 2558a 2054376i bk2: 3004a 2052434i bk3: 2296a 2058285i bk4: 3424a 2046526i bk5: 2576a 2053615i bk6: 3492a 2048734i bk7: 2590a 2055784i bk8: 3884a 2043104i bk9: 2750a 2053139i bk10: 3018a 2050168i bk11: 2014a 2058441i bk12: 2700a 2050719i bk13: 1936a 2059742i bk14: 2582a 2054554i bk15: 1772a 2061547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892020
Row_Buffer_Locality_read = 0.943970
Row_Buffer_Locality_write = 0.748478
Bank_Level_Parallism = 1.954179
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061012 
total_CMD = 2082743 
util_bw = 127072 
Wasted_Col = 100876 
Wasted_Row = 48463 
Idle = 1806332 

BW Util Bottlenecks: 
RCDc_limit = 23786 
RCDWRc_limit = 19398 
WTRc_limit = 16257 
RTWc_limit = 63023 
CCDLc_limit = 50644 
rwq = 0 
CCDLc_limit_alone = 34147 
WTRc_limit_alone = 14661 
RTWc_limit_alone = 48122 

Commands details: 
total_CMD = 2082743 
n_nop = 2006451 
Read = 44030 
Write = 0 
L2_Alloc = 0 
L2_WB = 19506 
n_act = 6489 
n_pre = 6473 
n_ref = 0 
n_req = 59965 
total_req = 63536 

Dual Bus Interface Util: 
issued_total_row = 12962 
issued_total_col = 63536 
Row_Bus_Util =  0.006224 
CoL_Bus_Util = 0.030506 
Either_Row_CoL_Bus_Util = 0.036631 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002700 
queue_avg = 0.917999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.917999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=1996268 n_act=7089 n_pre=7073 n_ref_event=0 n_req=68367 n_rd=49758 n_rd_L2_A=0 n_write=0 n_wr_bk=22783 bw_util=0.06966
n_activity=364338 dram_eff=0.3982
bk0: 3656a 2041745i bk1: 2988a 2046986i bk2: 3230a 2047317i bk3: 2696a 2052906i bk4: 3698a 2039713i bk5: 3136a 2044820i bk6: 3696a 2044892i bk7: 3156a 2047243i bk8: 4126a 2038870i bk9: 3602a 2041262i bk10: 3134a 2047934i bk11: 2544a 2049067i bk12: 2824a 2046132i bk13: 2352a 2053410i bk14: 2708a 2051703i bk15: 2212a 2057843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896529
Row_Buffer_Locality_read = 0.945516
Row_Buffer_Locality_write = 0.765544
Bank_Level_Parallism = 2.139937
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.069659 
total_CMD = 2082743 
util_bw = 145082 
Wasted_Col = 107445 
Wasted_Row = 49010 
Idle = 1781206 

BW Util Bottlenecks: 
RCDc_limit = 25348 
RCDWRc_limit = 19810 
WTRc_limit = 18827 
RTWc_limit = 77498 
CCDLc_limit = 54457 
rwq = 0 
CCDLc_limit_alone = 36350 
WTRc_limit_alone = 17044 
RTWc_limit_alone = 61174 

Commands details: 
total_CMD = 2082743 
n_nop = 1996268 
Read = 49758 
Write = 0 
L2_Alloc = 0 
L2_WB = 22783 
n_act = 7089 
n_pre = 7073 
n_ref = 0 
n_req = 68367 
total_req = 72541 

Dual Bus Interface Util: 
issued_total_row = 14162 
issued_total_col = 72541 
Row_Bus_Util =  0.006800 
CoL_Bus_Util = 0.034830 
Either_Row_CoL_Bus_Util = 0.041520 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.002637 
queue_avg = 1.139752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=2006748 n_act=6447 n_pre=6431 n_ref_event=463904 n_req=59780 n_rd=43888 n_rd_L2_A=0 n_write=0 n_wr_bk=19437 bw_util=0.06081
n_activity=337178 dram_eff=0.3756
bk0: 2526a 2054702i bk1: 3384a 2046463i bk2: 2322a 2059326i bk3: 2986a 2051977i bk4: 2556a 2053415i bk5: 3434a 2044766i bk6: 2606a 2056163i bk7: 3468a 2048582i bk8: 2724a 2052405i bk9: 3884a 2042699i bk10: 2098a 2057143i bk11: 2904a 2049149i bk12: 1926a 2059145i bk13: 2706a 2050859i bk14: 1800a 2062144i bk15: 2564a 2055727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892406
Row_Buffer_Locality_read = 0.944222
Row_Buffer_Locality_write = 0.749308
Bank_Level_Parallism = 1.986448
Bank_Level_Parallism_Col = 1.936774
Bank_Level_Parallism_Ready = 1.153342
write_to_read_ratio_blp_rw_average = 0.496736
GrpLevelPara = 1.491547 

BW Util details:
bwutil = 0.060809 
total_CMD = 2082743 
util_bw = 126650 
Wasted_Col = 100423 
Wasted_Row = 46578 
Idle = 1809092 

BW Util Bottlenecks: 
RCDc_limit = 23511 
RCDWRc_limit = 19326 
WTRc_limit = 16745 
RTWc_limit = 65463 
CCDLc_limit = 51027 
rwq = 0 
CCDLc_limit_alone = 34014 
WTRc_limit_alone = 15095 
RTWc_limit_alone = 50100 

Commands details: 
total_CMD = 2082743 
n_nop = 2006748 
Read = 43888 
Write = 0 
L2_Alloc = 0 
L2_WB = 19437 
n_act = 6447 
n_pre = 6431 
n_ref = 463904 
n_req = 59780 
total_req = 63325 

Dual Bus Interface Util: 
issued_total_row = 12878 
issued_total_col = 63325 
Row_Bus_Util =  0.006183 
CoL_Bus_Util = 0.030405 
Either_Row_CoL_Bus_Util = 0.036488 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.002737 
queue_avg = 0.943770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.94377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2082743 n_nop=1999366 n_act=6390 n_pre=6374 n_ref_event=0 n_req=66690 n_rd=48602 n_rd_L2_A=0 n_write=0 n_wr_bk=22233 bw_util=0.06802
n_activity=346752 dram_eff=0.4086
bk0: 2974a 2048372i bk1: 3420a 2044218i bk2: 2722a 2051790i bk3: 3136a 2049074i bk4: 3122a 2043921i bk5: 3592a 2041191i bk6: 3168a 2046750i bk7: 3584a 2045955i bk8: 3568a 2041738i bk9: 3930a 2040553i bk10: 2586a 2048996i bk11: 2900a 2048444i bk12: 2340a 2051605i bk13: 2728a 2051546i bk14: 2222a 2055424i bk15: 2610a 2054850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904408
Row_Buffer_Locality_read = 0.950516
Row_Buffer_Locality_write = 0.780517
Bank_Level_Parallism = 2.217410
Bank_Level_Parallism_Col = 2.156697
Bank_Level_Parallism_Ready = 1.191374
write_to_read_ratio_blp_rw_average = 0.528341
GrpLevelPara = 1.675758 

BW Util details:
bwutil = 0.068021 
total_CMD = 2082743 
util_bw = 141670 
Wasted_Col = 104245 
Wasted_Row = 39288 
Idle = 1797540 

BW Util Bottlenecks: 
RCDc_limit = 22198 
RCDWRc_limit = 17678 
WTRc_limit = 20047 
RTWc_limit = 83797 
CCDLc_limit = 50759 
rwq = 0 
CCDLc_limit_alone = 35587 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70252 

Commands details: 
total_CMD = 2082743 
n_nop = 1999366 
Read = 48602 
Write = 0 
L2_Alloc = 0 
L2_WB = 22233 
n_act = 6390 
n_pre = 6374 
n_ref = 0 
n_req = 66690 
total_req = 70835 

Dual Bus Interface Util: 
issued_total_row = 12764 
issued_total_col = 70835 
Row_Bus_Util =  0.006128 
CoL_Bus_Util = 0.034010 
Either_Row_CoL_Bus_Util = 0.040032 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.002663 
queue_avg = 1.055303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153260, Miss = 25122, Miss_rate = 0.164, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 171990, Miss = 33376, Miss_rate = 0.194, Pending_hits = 11099, Reservation_fails = 8877
L2_cache_bank[2]: Access = 157446, Miss = 30138, Miss_rate = 0.191, Pending_hits = 10124, Reservation_fails = 7814
L2_cache_bank[3]: Access = 181290, Miss = 35688, Miss_rate = 0.197, Pending_hits = 11529, Reservation_fails = 11907
L2_cache_bank[4]: Access = 170420, Miss = 33512, Miss_rate = 0.197, Pending_hits = 10930, Reservation_fails = 8258
L2_cache_bank[5]: Access = 153658, Miss = 24940, Miss_rate = 0.162, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 179558, Miss = 35846, Miss_rate = 0.200, Pending_hits = 11089, Reservation_fails = 8287
L2_cache_bank[7]: Access = 159306, Miss = 29974, Miss_rate = 0.188, Pending_hits = 10359, Reservation_fails = 7683
L2_cache_bank[8]: Access = 151626, Miss = 25016, Miss_rate = 0.165, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 171010, Miss = 33276, Miss_rate = 0.195, Pending_hits = 10983, Reservation_fails = 8613
L2_cache_bank[10]: Access = 158300, Miss = 30008, Miss_rate = 0.190, Pending_hits = 9977, Reservation_fails = 6625
L2_cache_bank[11]: Access = 179120, Miss = 34130, Miss_rate = 0.191, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1986984
L2_total_cache_misses = 371026
L2_total_cache_miss_rate = 0.1867
L2_total_cache_pending_hits = 123295
L2_total_cache_reservation_fails = 98324
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13357
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14088
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1256
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 138
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10095
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 414
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1256
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 327528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67620
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15896
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 368
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10095
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1986984
icnt_total_pkts_simt_to_mem=751002
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.4933
	minimum = 5
	maximum = 781
Network latency average = 57.3996
	minimum = 5
	maximum = 781
Slowest packet = 2532295
Flit latency average = 54.422
	minimum = 5
	maximum = 781
Slowest flit = 2699090
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.189002
	minimum = 0.067591 (at node 1)
	maximum = 0.42357 (at node 20)
Accepted packet rate average = 0.189002
	minimum = 0.086424 (at node 17)
	maximum = 0.301791 (at node 8)
Injected flit rate average = 0.200573
	minimum = 0.0860774 (at node 1)
	maximum = 0.42357 (at node 20)
Accepted flit rate average= 0.200573
	minimum = 0.115656 (at node 23)
	maximum = 0.301791 (at node 8)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7875 (57 samples)
	minimum = 5 (57 samples)
	maximum = 223.456 (57 samples)
Network latency average = 20.4767 (57 samples)
	minimum = 5 (57 samples)
	maximum = 220.684 (57 samples)
Flit latency average = 19.6288 (57 samples)
	minimum = 5 (57 samples)
	maximum = 220.228 (57 samples)
Fragmentation average = 0.00153048 (57 samples)
	minimum = 0 (57 samples)
	maximum = 53.2105 (57 samples)
Injected packet rate average = 0.0731736 (57 samples)
	minimum = 0.0270396 (57 samples)
	maximum = 0.203376 (57 samples)
Accepted packet rate average = 0.0731736 (57 samples)
	minimum = 0.0259612 (57 samples)
	maximum = 0.111684 (57 samples)
Injected flit rate average = 0.0779827 (57 samples)
	minimum = 0.0350345 (57 samples)
	maximum = 0.203548 (57 samples)
Accepted flit rate average = 0.0779827 (57 samples)
	minimum = 0.0352617 (57 samples)
	maximum = 0.111684 (57 samples)
Injected packet size average = 1.06572 (57 samples)
Accepted packet size average = 1.06572 (57 samples)
Hops average = 1 (57 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 14 sec (5594 sec)
gpgpu_simulation_rate = 43102 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 58 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 58: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 58 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26851
gpu_sim_insn = 19880
gpu_ipc =       0.7404
gpu_tot_sim_cycle = 1604718
gpu_tot_sim_insn = 241132768
gpu_tot_ipc =     150.2649
gpu_tot_issued_cta = 10204
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.8420% 
max_total_param_size = 0
gpu_stall_dramfull = 175699
gpu_stall_icnt2sh    = 331919
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3624
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7709
L2_BW  =       0.1185 GB/Sec
L2_BW_total  =      27.7380 GB/Sec
gpu_total_sim_rate=42475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3960436
	L1I_total_cache_misses = 64401
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48104
L1D_cache:
	L1D_cache_core[0]: Access = 44148, Miss = 26583, Miss_rate = 0.602, Pending_hits = 2784, Reservation_fails = 17613
	L1D_cache_core[1]: Access = 44035, Miss = 26679, Miss_rate = 0.606, Pending_hits = 3009, Reservation_fails = 18316
	L1D_cache_core[2]: Access = 43972, Miss = 26671, Miss_rate = 0.607, Pending_hits = 2655, Reservation_fails = 16548
	L1D_cache_core[3]: Access = 43378, Miss = 26710, Miss_rate = 0.616, Pending_hits = 2682, Reservation_fails = 19792
	L1D_cache_core[4]: Access = 43891, Miss = 26126, Miss_rate = 0.595, Pending_hits = 2983, Reservation_fails = 16720
	L1D_cache_core[5]: Access = 44404, Miss = 26967, Miss_rate = 0.607, Pending_hits = 2970, Reservation_fails = 13940
	L1D_cache_core[6]: Access = 43925, Miss = 26775, Miss_rate = 0.610, Pending_hits = 2879, Reservation_fails = 17055
	L1D_cache_core[7]: Access = 43954, Miss = 26277, Miss_rate = 0.598, Pending_hits = 2909, Reservation_fails = 13457
	L1D_cache_core[8]: Access = 44769, Miss = 27041, Miss_rate = 0.604, Pending_hits = 2742, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 43809, Miss = 26228, Miss_rate = 0.599, Pending_hits = 2986, Reservation_fails = 19028
	L1D_cache_core[10]: Access = 43968, Miss = 27064, Miss_rate = 0.616, Pending_hits = 2779, Reservation_fails = 20907
	L1D_cache_core[11]: Access = 44211, Miss = 26769, Miss_rate = 0.605, Pending_hits = 2755, Reservation_fails = 18633
	L1D_cache_core[12]: Access = 43571, Miss = 26709, Miss_rate = 0.613, Pending_hits = 2791, Reservation_fails = 19991
	L1D_cache_core[13]: Access = 43588, Miss = 26665, Miss_rate = 0.612, Pending_hits = 2810, Reservation_fails = 19206
	L1D_cache_core[14]: Access = 43043, Miss = 25919, Miss_rate = 0.602, Pending_hits = 2597, Reservation_fails = 19925
	L1D_total_cache_accesses = 658666
	L1D_total_cache_misses = 399183
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 42331
	L1D_total_cache_reservation_fails = 265153
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 238266
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7554
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48438
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 777273
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14463
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13321
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 10477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 98688
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33825
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 791736

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 63492
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 53
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25880
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13321
ctas_completed 10204, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
38604, 22389, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250527744
gpgpu_n_tot_w_icount = 7828992
gpgpu_n_stall_shd_mem = 440451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 388381
gpgpu_n_mem_write_global = 169514
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7826432
gpgpu_n_store_insn = 2712224
gpgpu_n_shmem_insn = 87759008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7582464
gpgpu_n_shmem_bkconflict = 103712
gpgpu_n_l1cache_bkconflict = 24227
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24227
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1555892	W0_Idle:12115654	W0_Scoreboard:9808480	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:499042	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277190
single_issue_nums: WS0:4033230	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3107048 {8:388381,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12205008 {72:169514,}
traffic_breakdown_coretomem[INST_ACC_R] = 189088 {8:23636,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62140960 {40:1553524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2712224 {8:339028,}
traffic_breakdown_memtocore[INST_ACC_R] = 3781760 {40:94544,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 63 
mrq_lat_table:115655 	25542 	21454 	34935 	79538 	67281 	29891 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1038550 	704974 	135664 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22371 	1020 	201 	491073 	27647 	26621 	10289 	1824 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209229 	255752 	245635 	295155 	691753 	195012 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1232 	496 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.553684  9.326347 10.031553  7.968037  9.388119  8.769231  9.880412  8.466063  9.464664  8.146893  9.748793  9.845283 10.342618 10.284519 11.379421 
dram[1]:  9.598540  9.904859 10.862573 10.096629  9.189247  8.630692  9.045834 10.417850  8.698046  9.611765  8.849879 10.105263 10.433657 10.129870 10.946237 11.923809 
dram[2]:  9.379381  7.856471 10.114355  8.673184  9.552631  8.264775  9.946392  8.331754  9.403169  8.425675  9.443182  8.216867 10.098093  9.988505 11.314285  9.869388 
dram[3]:  9.715706  9.291764 10.087248 10.610315  8.709184  8.739307 10.549180  9.178344  9.292683  8.965391 10.662592  8.645162  9.898734 10.404531 10.971014 10.606272 
dram[4]:  8.012165  9.540255  9.477342  9.889952  8.018518  9.302554  8.709359  9.919254  8.237778  9.227980  8.376471  9.214781 10.007722 10.459155 10.098765 11.382637 
dram[5]: 10.668435 10.484919 11.772307 10.845178  9.648231  9.350000 10.160919 11.299304  9.254206  9.922078  9.415585  9.984848 10.501608 12.299004 12.011495 12.583039 
average row locality = 383151/39760 = 9.636595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1386       974      1401      1117      1620      1112      1616      1203      1811       917      1357       819      1255       786      1189 
dram[1]:      1189      1513      1243      1529      1427      1750      1444      1745      1621      1949      1217      1437      1077      1342      1023      1282 
dram[2]:      1388       953      1411       966      1614      1121      1630      1102      1808      1207      1395       862      1257       820      1198       774 
dram[3]:      1508      1193      1537      1233      1748      1436      1753      1433      1946      1629      1485      1158      1340      1076      1293      1015 
dram[4]:       936      1390       976      1402      1105      1619      1109      1615      1195      1808       907      1333       813      1255       786      1188 
dram[5]:      1274      1374      1334      1391      1518      1593      1522      1582      1688      1773      1261      1301      1136      1225      1099      1163 
total dram writes = 126253
bank skew: 1949/774 = 2.52
chip skew: 22788/19437 = 1.17
average mf latency per bank:
dram[0]:       5882      4348      5771      4567      5157      3754      5400      3799      4937      3609      5229      3964      5179      3899      4753      4023
dram[1]:       4322      4531      4325      4475      4078      4120      4407      4214      3882      3640      4054      3806      3723      3553      3845      3900
dram[2]:       4285      5417      4469      5605      3719      4882      3590      5369      3392      4790      3607      5400      3436      5026      3734      4961
dram[3]:       4269      4071      4315      4271      3905      3710      3964      3995      3493      3379      3660      3720      3506      3367      3762      3547
dram[4]:       6073      4182      5763      4464      5132      3572      5288      3612      4810      3338      5127      3610      5286      3365      4991      3885
dram[5]:       4022      4833      4013      4979      3726      4410      4057      4581      3789      3810      3784      4231      3517      3825      3483      4197
maximum mf latency per bank:
dram[0]:        994      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1006      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        962      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2041987 n_act=6414 n_pre=6398 n_ref_event=0 n_req=60000 n_rd=44062 n_rd_L2_A=0 n_write=0 n_wr_bk=19505 bw_util=0.06002
n_activity=338908 dram_eff=0.3751
bk0: 2548a 2089623i bk1: 3424a 2081994i bk2: 2302a 2094221i bk3: 2986a 2087762i bk4: 2574a 2089530i bk5: 3442a 2081036i bk6: 2602a 2091611i bk7: 3468a 2084296i bk8: 2752a 2088229i bk9: 3898a 2078496i bk10: 2126a 2091656i bk11: 2926a 2085870i bk12: 1940a 2095096i bk13: 2708a 2086696i bk14: 1804a 2096810i bk15: 2562a 2090690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893283
Row_Buffer_Locality_read = 0.944692
Row_Buffer_Locality_write = 0.751161
Bank_Level_Parallism = 1.971421
Bank_Level_Parallism_Col = 1.933388
Bank_Level_Parallism_Ready = 1.156155
write_to_read_ratio_blp_rw_average = 0.498047
GrpLevelPara = 1.494373 

BW Util details:
bwutil = 0.060020 
total_CMD = 2118186 
util_bw = 127134 
Wasted_Col = 100268 
Wasted_Row = 47566 
Idle = 1843218 

BW Util Bottlenecks: 
RCDc_limit = 23502 
RCDWRc_limit = 19281 
WTRc_limit = 16060 
RTWc_limit = 64920 
CCDLc_limit = 51194 
rwq = 0 
CCDLc_limit_alone = 34424 
WTRc_limit_alone = 14388 
RTWc_limit_alone = 49822 

Commands details: 
total_CMD = 2118186 
n_nop = 2041987 
Read = 44062 
Write = 0 
L2_Alloc = 0 
L2_WB = 19505 
n_act = 6414 
n_pre = 6398 
n_ref = 0 
n_req = 60000 
total_req = 63567 

Dual Bus Interface Util: 
issued_total_row = 12812 
issued_total_col = 63567 
Row_Bus_Util =  0.006049 
CoL_Bus_Util = 0.030010 
Either_Row_CoL_Bus_Util = 0.035974 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002362 
queue_avg = 0.932455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2031881 n_act=7014 n_pre=6998 n_ref_event=0 n_req=68344 n_rd=49730 n_rd_L2_A=0 n_write=0 n_wr_bk=22788 bw_util=0.06847
n_activity=363820 dram_eff=0.3986
bk0: 2988a 2082517i bk1: 3658a 2077551i bk2: 2702a 2088517i bk3: 3218a 2083451i bk4: 3126a 2080609i bk5: 3694a 2073946i bk6: 3168a 2082393i bk7: 3688a 2080415i bk8: 3584a 2077678i bk9: 4128a 2075184i bk10: 2666a 2085598i bk11: 3034a 2082328i bk12: 2360a 2087535i bk13: 2812a 2082631i bk14: 2218a 2092651i bk15: 2686a 2088457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897577
Row_Buffer_Locality_read = 0.945908
Row_Buffer_Locality_write = 0.768454
Bank_Level_Parallism = 2.140588
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068472 
total_CMD = 2118186 
util_bw = 145036 
Wasted_Col = 107225 
Wasted_Row = 48199 
Idle = 1817726 

BW Util Bottlenecks: 
RCDc_limit = 25040 
RCDWRc_limit = 19780 
WTRc_limit = 19207 
RTWc_limit = 76316 
CCDLc_limit = 54832 
rwq = 0 
CCDLc_limit_alone = 36530 
WTRc_limit_alone = 17294 
RTWc_limit_alone = 59927 

Commands details: 
total_CMD = 2118186 
n_nop = 2031881 
Read = 49730 
Write = 0 
L2_Alloc = 0 
L2_WB = 22788 
n_act = 7014 
n_pre = 6998 
n_ref = 0 
n_req = 68344 
total_req = 72518 

Dual Bus Interface Util: 
issued_total_row = 14012 
issued_total_col = 72518 
Row_Bus_Util =  0.006615 
CoL_Bus_Util = 0.034236 
Either_Row_CoL_Bus_Util = 0.040745 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.002607 
queue_avg = 1.131210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2041894 n_act=6489 n_pre=6473 n_ref_event=0 n_req=59965 n_rd=44030 n_rd_L2_A=0 n_write=0 n_wr_bk=19506 bw_util=0.05999
n_activity=340559 dram_eff=0.3731
bk0: 3434a 2082281i bk1: 2558a 2089819i bk2: 3004a 2087877i bk3: 2296a 2093728i bk4: 3424a 2081969i bk5: 2576a 2089058i bk6: 3492a 2084177i bk7: 2590a 2091227i bk8: 3884a 2078547i bk9: 2750a 2088582i bk10: 3018a 2085611i bk11: 2014a 2093884i bk12: 2700a 2086162i bk13: 1936a 2095185i bk14: 2582a 2089997i bk15: 1772a 2096990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892020
Row_Buffer_Locality_read = 0.943970
Row_Buffer_Locality_write = 0.748478
Bank_Level_Parallism = 1.954179
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162117
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059991 
total_CMD = 2118186 
util_bw = 127072 
Wasted_Col = 100876 
Wasted_Row = 48463 
Idle = 1841775 

BW Util Bottlenecks: 
RCDc_limit = 23786 
RCDWRc_limit = 19398 
WTRc_limit = 16257 
RTWc_limit = 63023 
CCDLc_limit = 50644 
rwq = 0 
CCDLc_limit_alone = 34147 
WTRc_limit_alone = 14661 
RTWc_limit_alone = 48122 

Commands details: 
total_CMD = 2118186 
n_nop = 2041894 
Read = 44030 
Write = 0 
L2_Alloc = 0 
L2_WB = 19506 
n_act = 6489 
n_pre = 6473 
n_ref = 0 
n_req = 59965 
total_req = 63536 

Dual Bus Interface Util: 
issued_total_row = 12962 
issued_total_col = 63536 
Row_Bus_Util =  0.006119 
CoL_Bus_Util = 0.029995 
Either_Row_CoL_Bus_Util = 0.036018 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002700 
queue_avg = 0.902638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.902638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2031711 n_act=7089 n_pre=7073 n_ref_event=0 n_req=68367 n_rd=49758 n_rd_L2_A=0 n_write=0 n_wr_bk=22783 bw_util=0.06849
n_activity=364338 dram_eff=0.3982
bk0: 3656a 2077188i bk1: 2988a 2082429i bk2: 3230a 2082760i bk3: 2696a 2088349i bk4: 3698a 2075156i bk5: 3136a 2080263i bk6: 3696a 2080335i bk7: 3156a 2082686i bk8: 4126a 2074313i bk9: 3602a 2076705i bk10: 3134a 2083377i bk11: 2544a 2084510i bk12: 2824a 2081575i bk13: 2352a 2088853i bk14: 2708a 2087146i bk15: 2212a 2093286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896529
Row_Buffer_Locality_read = 0.945516
Row_Buffer_Locality_write = 0.765544
Bank_Level_Parallism = 2.139937
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190497
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.068494 
total_CMD = 2118186 
util_bw = 145082 
Wasted_Col = 107445 
Wasted_Row = 49010 
Idle = 1816649 

BW Util Bottlenecks: 
RCDc_limit = 25348 
RCDWRc_limit = 19810 
WTRc_limit = 18827 
RTWc_limit = 77498 
CCDLc_limit = 54457 
rwq = 0 
CCDLc_limit_alone = 36350 
WTRc_limit_alone = 17044 
RTWc_limit_alone = 61174 

Commands details: 
total_CMD = 2118186 
n_nop = 2031711 
Read = 49758 
Write = 0 
L2_Alloc = 0 
L2_WB = 22783 
n_act = 7089 
n_pre = 7073 
n_ref = 0 
n_req = 68367 
total_req = 72541 

Dual Bus Interface Util: 
issued_total_row = 14162 
issued_total_col = 72541 
Row_Bus_Util =  0.006686 
CoL_Bus_Util = 0.034247 
Either_Row_CoL_Bus_Util = 0.040825 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.002637 
queue_avg = 1.120681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2042191 n_act=6447 n_pre=6431 n_ref_event=463904 n_req=59780 n_rd=43888 n_rd_L2_A=0 n_write=0 n_wr_bk=19437 bw_util=0.05979
n_activity=337178 dram_eff=0.3756
bk0: 2526a 2090145i bk1: 3384a 2081906i bk2: 2322a 2094769i bk3: 2986a 2087420i bk4: 2556a 2088858i bk5: 3434a 2080209i bk6: 2606a 2091606i bk7: 3468a 2084025i bk8: 2724a 2087848i bk9: 3884a 2078142i bk10: 2098a 2092586i bk11: 2904a 2084592i bk12: 1926a 2094588i bk13: 2706a 2086302i bk14: 1800a 2097587i bk15: 2564a 2091170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892406
Row_Buffer_Locality_read = 0.944222
Row_Buffer_Locality_write = 0.749308
Bank_Level_Parallism = 1.986448
Bank_Level_Parallism_Col = 1.936774
Bank_Level_Parallism_Ready = 1.153342
write_to_read_ratio_blp_rw_average = 0.496736
GrpLevelPara = 1.491547 

BW Util details:
bwutil = 0.059792 
total_CMD = 2118186 
util_bw = 126650 
Wasted_Col = 100423 
Wasted_Row = 46578 
Idle = 1844535 

BW Util Bottlenecks: 
RCDc_limit = 23511 
RCDWRc_limit = 19326 
WTRc_limit = 16745 
RTWc_limit = 65463 
CCDLc_limit = 51027 
rwq = 0 
CCDLc_limit_alone = 34014 
WTRc_limit_alone = 15095 
RTWc_limit_alone = 50100 

Commands details: 
total_CMD = 2118186 
n_nop = 2042191 
Read = 43888 
Write = 0 
L2_Alloc = 0 
L2_WB = 19437 
n_act = 6447 
n_pre = 6431 
n_ref = 463904 
n_req = 59780 
total_req = 63325 

Dual Bus Interface Util: 
issued_total_row = 12878 
issued_total_col = 63325 
Row_Bus_Util =  0.006080 
CoL_Bus_Util = 0.029896 
Either_Row_CoL_Bus_Util = 0.035877 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.002737 
queue_avg = 0.927978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.927978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118186 n_nop=2034802 n_act=6391 n_pre=6375 n_ref_event=0 n_req=66695 n_rd=48606 n_rd_L2_A=0 n_write=0 n_wr_bk=22234 bw_util=0.06689
n_activity=346804 dram_eff=0.4085
bk0: 2978a 2083785i bk1: 3420a 2079659i bk2: 2722a 2087232i bk3: 3136a 2084517i bk4: 3122a 2079364i bk5: 3592a 2076634i bk6: 3168a 2082193i bk7: 3584a 2081398i bk8: 3568a 2077181i bk9: 3930a 2075996i bk10: 2586a 2084439i bk11: 2900a 2083887i bk12: 2340a 2087048i bk13: 2728a 2086989i bk14: 2222a 2090867i bk15: 2610a 2090294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904401
Row_Buffer_Locality_read = 0.950500
Row_Buffer_Locality_write = 0.780530
Bank_Level_Parallism = 2.217265
Bank_Level_Parallism_Col = 2.156588
Bank_Level_Parallism_Ready = 1.191361
write_to_read_ratio_blp_rw_average = 0.528296
GrpLevelPara = 1.675694 

BW Util details:
bwutil = 0.066887 
total_CMD = 2118186 
util_bw = 141680 
Wasted_Col = 104260 
Wasted_Row = 39298 
Idle = 1832948 

BW Util Bottlenecks: 
RCDc_limit = 22210 
RCDWRc_limit = 17678 
WTRc_limit = 20047 
RTWc_limit = 83797 
CCDLc_limit = 50762 
rwq = 0 
CCDLc_limit_alone = 35590 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70252 

Commands details: 
total_CMD = 2118186 
n_nop = 2034802 
Read = 48606 
Write = 0 
L2_Alloc = 0 
L2_WB = 22234 
n_act = 6391 
n_pre = 6375 
n_ref = 0 
n_req = 66695 
total_req = 70840 

Dual Bus Interface Util: 
issued_total_row = 12766 
issued_total_col = 70840 
Row_Bus_Util =  0.006027 
CoL_Bus_Util = 0.033444 
Either_Row_CoL_Bus_Util = 0.039366 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.002662 
queue_avg = 1.037680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153302, Miss = 25122, Miss_rate = 0.164, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 171990, Miss = 33376, Miss_rate = 0.194, Pending_hits = 11099, Reservation_fails = 8877
L2_cache_bank[2]: Access = 157454, Miss = 30138, Miss_rate = 0.191, Pending_hits = 10124, Reservation_fails = 7814
L2_cache_bank[3]: Access = 181290, Miss = 35688, Miss_rate = 0.197, Pending_hits = 11529, Reservation_fails = 11907
L2_cache_bank[4]: Access = 170428, Miss = 33512, Miss_rate = 0.197, Pending_hits = 10930, Reservation_fails = 8258
L2_cache_bank[5]: Access = 153688, Miss = 24940, Miss_rate = 0.162, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 179566, Miss = 35846, Miss_rate = 0.200, Pending_hits = 11089, Reservation_fails = 8287
L2_cache_bank[7]: Access = 159306, Miss = 29974, Miss_rate = 0.188, Pending_hits = 10359, Reservation_fails = 7683
L2_cache_bank[8]: Access = 151664, Miss = 25016, Miss_rate = 0.165, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 171010, Miss = 33276, Miss_rate = 0.195, Pending_hits = 10983, Reservation_fails = 8613
L2_cache_bank[10]: Access = 158308, Miss = 30012, Miss_rate = 0.190, Pending_hits = 9977, Reservation_fails = 6625
L2_cache_bank[11]: Access = 179120, Miss = 34130, Miss_rate = 0.191, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1987126
L2_total_cache_misses = 371030
L2_total_cache_miss_rate = 0.1867
L2_total_cache_pending_hits = 123295
L2_total_cache_reservation_fails = 98324
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13357
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1256
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10095
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 417
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1256
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 327592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67650
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15944
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 368
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10095
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1987126
icnt_total_pkts_simt_to_mem=751060
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2568623
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2737986
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000255181
	minimum = 0 (at node 0)
	maximum = 0.00160143 (at node 10)
Accepted packet rate average = 0.000255181
	minimum = 0 (at node 0)
	maximum = 0.00528844 (at node 10)
Injected flit rate average = 0.000275871
	minimum = 0 (at node 0)
	maximum = 0.00216007 (at node 10)
Accepted flit rate average= 0.000275871
	minimum = 0 (at node 0)
	maximum = 0.00528844 (at node 10)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5033 (58 samples)
	minimum = 5 (58 samples)
	maximum = 219.81 (58 samples)
Network latency average = 20.2113 (58 samples)
	minimum = 5 (58 samples)
	maximum = 216.983 (58 samples)
Flit latency average = 19.3766 (58 samples)
	minimum = 5 (58 samples)
	maximum = 216.517 (58 samples)
Fragmentation average = 0.00150409 (58 samples)
	minimum = 0 (58 samples)
	maximum = 52.2931 (58 samples)
Injected packet rate average = 0.0719164 (58 samples)
	minimum = 0.0265734 (58 samples)
	maximum = 0.199897 (58 samples)
Accepted packet rate average = 0.0719164 (58 samples)
	minimum = 0.0255136 (58 samples)
	maximum = 0.10985 (58 samples)
Injected flit rate average = 0.0766429 (58 samples)
	minimum = 0.0344304 (58 samples)
	maximum = 0.200076 (58 samples)
Accepted flit rate average = 0.0766429 (58 samples)
	minimum = 0.0346537 (58 samples)
	maximum = 0.10985 (58 samples)
Injected packet size average = 1.06572 (58 samples)
Accepted packet size average = 1.06572 (58 samples)
Hops average = 1 (58 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 37 sec (5677 sec)
gpgpu_simulation_rate = 42475 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 59 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 59 '_Z13lud_perimeterPfii'
Destroy streams for kernel 59: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 59 
kernel_stream_id = 62750
gpu_sim_cycle = 27798
gpu_sim_insn = 236160
gpu_ipc =       8.4956
gpu_tot_sim_cycle = 1632516
gpu_tot_sim_insn = 241368928
gpu_tot_ipc =     147.8509
gpu_tot_issued_cta = 10216
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.2312% 
max_total_param_size = 0
gpu_stall_dramfull = 175699
gpu_stall_icnt2sh    = 331919
partiton_level_parallism =       0.0677
partiton_level_parallism_total  =       0.3574
partiton_level_parallism_util =       1.0444
partiton_level_parallism_util_total  =       1.7669
L2_BW  =       5.4699 GB/Sec
L2_BW_total  =      27.3588 GB/Sec
gpu_total_sim_rate=41809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3967756
	L1I_total_cache_misses = 65336
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48104
L1D_cache:
	L1D_cache_core[0]: Access = 44227, Miss = 26631, Miss_rate = 0.602, Pending_hits = 2784, Reservation_fails = 17613
	L1D_cache_core[1]: Access = 44114, Miss = 26727, Miss_rate = 0.606, Pending_hits = 3009, Reservation_fails = 18316
	L1D_cache_core[2]: Access = 44051, Miss = 26719, Miss_rate = 0.607, Pending_hits = 2655, Reservation_fails = 16548
	L1D_cache_core[3]: Access = 43457, Miss = 26758, Miss_rate = 0.616, Pending_hits = 2682, Reservation_fails = 19792
	L1D_cache_core[4]: Access = 43970, Miss = 26174, Miss_rate = 0.595, Pending_hits = 2983, Reservation_fails = 16720
	L1D_cache_core[5]: Access = 44483, Miss = 27015, Miss_rate = 0.607, Pending_hits = 2970, Reservation_fails = 13940
	L1D_cache_core[6]: Access = 44004, Miss = 26823, Miss_rate = 0.610, Pending_hits = 2879, Reservation_fails = 17055
	L1D_cache_core[7]: Access = 44033, Miss = 26325, Miss_rate = 0.598, Pending_hits = 2909, Reservation_fails = 13457
	L1D_cache_core[8]: Access = 44769, Miss = 27041, Miss_rate = 0.604, Pending_hits = 2742, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 43809, Miss = 26228, Miss_rate = 0.599, Pending_hits = 2986, Reservation_fails = 19028
	L1D_cache_core[10]: Access = 43968, Miss = 27064, Miss_rate = 0.616, Pending_hits = 2779, Reservation_fails = 20907
	L1D_cache_core[11]: Access = 44290, Miss = 26817, Miss_rate = 0.605, Pending_hits = 2755, Reservation_fails = 18633
	L1D_cache_core[12]: Access = 43650, Miss = 26757, Miss_rate = 0.613, Pending_hits = 2791, Reservation_fails = 19991
	L1D_cache_core[13]: Access = 43667, Miss = 26713, Miss_rate = 0.612, Pending_hits = 2810, Reservation_fails = 19206
	L1D_cache_core[14]: Access = 43122, Miss = 25967, Miss_rate = 0.602, Pending_hits = 2597, Reservation_fails = 19925
	L1D_total_cache_accesses = 659614
	L1D_total_cache_misses = 399759
	L1D_total_cache_miss_rate = 0.6060
	L1D_total_cache_pending_hits = 42331
	L1D_total_cache_reservation_fails = 265153
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 238374
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6385
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 935
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 372
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7320

Total_core_cache_fail_stats:
ctas_completed 10216, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39810, 22389, 12741, 12741, 12741, 12741, 12741, 12741, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 11718, 
gpgpu_n_tot_thrd_icount = 250990848
gpgpu_n_tot_w_icount = 7843464
gpgpu_n_stall_shd_mem = 443139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 388957
gpgpu_n_mem_write_global = 169886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7835648
gpgpu_n_store_insn = 2718176
gpgpu_n_shmem_insn = 87835424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7584768
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 24227
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24227
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1556504	W0_Idle:12594146	W0_Scoreboard:9970972	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7277514
single_issue_nums: WS0:4047702	WS1:3795762	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3111656 {8:388957,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12231792 {72:169886,}
traffic_breakdown_coretomem[INST_ACC_R] = 196568 {8:24571,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62233120 {40:1555828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2718176 {8:339772,}
traffic_breakdown_memtocore[INST_ACC_R] = 3931360 {40:98284,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:115873 	25578 	21454 	34945 	79590 	67285 	29891 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1041529 	705043 	135664 	13394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23295 	1029 	203 	492021 	27647 	26621 	10289 	1824 	500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212273 	255756 	245635 	295155 	691753 	195012 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1265 	496 	37 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.494781  9.326347 10.031553  7.968037  9.388119  8.769231  9.880412  8.466063  9.478799  8.146893  9.777778  9.845283 10.353761 10.284519 11.398714 
dram[1]:  9.594660  9.901011 10.862573 10.096629  9.189247  8.630692  9.045834 10.417850  8.709220  9.625210  8.886199 10.133971 10.446602 10.145454 10.956989 11.942857 
dram[2]:  9.340164  7.856471 10.114355  8.673184  9.552631  8.264775  9.946392  8.331754  9.424295  8.425675  9.470454  8.216867 10.114442  9.988505 11.333333  9.869388 
dram[3]:  9.712301  9.279343 10.087248 10.610315  8.709184  8.739307 10.549180  9.178344  9.312195  8.992714 10.691932  8.648515  9.916455 10.417476 10.988406 10.613240 
dram[4]:  8.012165  9.510549  9.477342  9.889952  8.018518  9.302554  8.709359  9.919254  8.237778  9.248705  8.376471  9.233256 10.007722 10.476056 10.098765 11.395498 
dram[5]: 10.679045 10.484919 11.772307 10.845178  9.648231  9.350000 10.160919 11.299304  9.269159  9.925789  9.446754  9.967255 10.504823 12.305648 12.011495 12.593639 
average row locality = 383471/39776 = 9.640763
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1388       974      1401      1117      1620      1112      1616      1203      1811       917      1357       819      1259       786      1195 
dram[1]:      1189      1513      1243      1529      1427      1750      1444      1745      1624      1949      1220      1437      1081      1348      1026      1288 
dram[2]:      1389       953      1411       966      1614      1121      1630      1102      1808      1207      1395       862      1263       820      1204       774 
dram[3]:      1508      1193      1537      1233      1748      1436      1753      1433      1946      1632      1485      1160      1347      1080      1299      1017 
dram[4]:       936      1391       976      1402      1105      1619      1109      1615      1195      1808       907      1333       813      1261       786      1192 
dram[5]:      1274      1374      1334      1391      1518      1593      1522      1582      1688      1775      1261      1304      1137      1227      1099      1166 
total dram writes = 126349
bank skew: 1949/774 = 2.52
chip skew: 22813/19448 = 1.17
average mf latency per bank:
dram[0]:       5888      4342      5777      4567      5163      3754      5405      3799      4958      3614      5256      3973      5186      3887      4761      4002
dram[1]:       4322      4531      4325      4475      4078      4120      4407      4214      3882      3644      4054      3814      3709      3538      3834      3882
dram[2]:       4281      5423      4469      5611      3719      4888      3590      5375      3398      4811      3616      5421      3420      5033      3715      4969
dram[3]:       4269      4071      4315      4271      3905      3710      3964      3995      3499      3381      3668      3721      3488      3355      3745      3540
dram[4]:       6079      4179      5770      4464      5138      3572      5293      3612      4826      3344      5155      3617      5294      3349      4999      3872
dram[5]:       4022      4833      4013      4979      3726      4410      4057      4581      3794      3811      3793      4226      3514      3819      3483      4186
maximum mf latency per bank:
dram[0]:        994      1335       964      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1006      1426       996      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:        962      1343      1001      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2078632 n_act=6418 n_pre=6402 n_ref_event=0 n_req=60040 n_rd=44090 n_rd_L2_A=0 n_write=0 n_wr_bk=19517 bw_util=0.05904
n_activity=339307 dram_eff=0.3749
bk0: 2548a 2126320i bk1: 3432a 2118577i bk2: 2302a 2130910i bk3: 2986a 2124451i bk4: 2574a 2126220i bk5: 3442a 2117726i bk6: 2602a 2128303i bk7: 3468a 2120988i bk8: 2752a 2124922i bk9: 3906a 2115180i bk10: 2126a 2128349i bk11: 2938a 2122550i bk12: 1940a 2131790i bk13: 2708a 2123351i bk14: 1804a 2133506i bk15: 2562a 2127327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893288
Row_Buffer_Locality_read = 0.944681
Row_Buffer_Locality_write = 0.751223
Bank_Level_Parallism = 1.970717
Bank_Level_Parallism_Col = 1.932826
Bank_Level_Parallism_Ready = 1.156058
write_to_read_ratio_blp_rw_average = 0.498137
GrpLevelPara = 1.493984 

BW Util details:
bwutil = 0.059035 
total_CMD = 2154879 
util_bw = 127214 
Wasted_Col = 100377 
Wasted_Row = 47624 
Idle = 1879664 

BW Util Bottlenecks: 
RCDc_limit = 23526 
RCDWRc_limit = 19295 
WTRc_limit = 16060 
RTWc_limit = 64985 
CCDLc_limit = 51232 
rwq = 0 
CCDLc_limit_alone = 34442 
WTRc_limit_alone = 14388 
RTWc_limit_alone = 49867 

Commands details: 
total_CMD = 2154879 
n_nop = 2078632 
Read = 44090 
Write = 0 
L2_Alloc = 0 
L2_WB = 19517 
n_act = 6418 
n_pre = 6402 
n_ref = 0 
n_req = 60040 
total_req = 63607 

Dual Bus Interface Util: 
issued_total_row = 12820 
issued_total_col = 63607 
Row_Bus_Util =  0.005949 
CoL_Bus_Util = 0.029518 
Either_Row_CoL_Bus_Util = 0.035383 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.002361 
queue_avg = 0.916677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.916677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2068483 n_act=7017 n_pre=7001 n_ref_event=0 n_req=68429 n_rd=49790 n_rd_L2_A=0 n_write=0 n_wr_bk=22813 bw_util=0.06738
n_activity=364528 dram_eff=0.3983
bk0: 2996a 2119176i bk1: 3666a 2114208i bk2: 2702a 2125208i bk3: 3218a 2120143i bk4: 3126a 2117302i bk5: 3694a 2110639i bk6: 3168a 2119087i bk7: 3688a 2117109i bk8: 3596a 2114274i bk9: 4136a 2111868i bk10: 2678a 2122217i bk11: 3046a 2119007i bk12: 2360a 2124208i bk13: 2812a 2119266i bk14: 2218a 2129344i bk15: 2686a 2125090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897660
Row_Buffer_Locality_read = 0.945913
Row_Buffer_Locality_write = 0.768764
Bank_Level_Parallism = 2.139103
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067385 
total_CMD = 2154879 
util_bw = 145206 
Wasted_Col = 107484 
Wasted_Row = 48231 
Idle = 1853958 

BW Util Bottlenecks: 
RCDc_limit = 25076 
RCDWRc_limit = 19780 
WTRc_limit = 19261 
RTWc_limit = 76467 
CCDLc_limit = 54906 
rwq = 0 
CCDLc_limit_alone = 36564 
WTRc_limit_alone = 17342 
RTWc_limit_alone = 60044 

Commands details: 
total_CMD = 2154879 
n_nop = 2068483 
Read = 49790 
Write = 0 
L2_Alloc = 0 
L2_WB = 22813 
n_act = 7017 
n_pre = 7001 
n_ref = 0 
n_req = 68429 
total_req = 72603 

Dual Bus Interface Util: 
issued_total_row = 14018 
issued_total_col = 72603 
Row_Bus_Util =  0.006505 
CoL_Bus_Util = 0.033692 
Either_Row_CoL_Bus_Util = 0.040093 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.002604 
queue_avg = 1.112209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2078536 n_act=6492 n_pre=6476 n_ref_event=0 n_req=60010 n_rd=44062 n_rd_L2_A=0 n_write=0 n_wr_bk=19519 bw_util=0.05901
n_activity=340950 dram_eff=0.373
bk0: 3442a 2118889i bk1: 2558a 2126508i bk2: 3004a 2124568i bk3: 2296a 2130419i bk4: 3424a 2118660i bk5: 2576a 2125750i bk6: 3492a 2120870i bk7: 2590a 2127920i bk8: 3896a 2115227i bk9: 2750a 2125275i bk10: 3030a 2122290i bk11: 2014a 2130577i bk12: 2700a 2122798i bk13: 1936a 2131880i bk14: 2582a 2126633i bk15: 1772a 2133685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892051
Row_Buffer_Locality_read = 0.943965
Row_Buffer_Locality_write = 0.748621
Bank_Level_Parallism = 1.953544
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.162003
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059011 
total_CMD = 2154879 
util_bw = 127162 
Wasted_Col = 100991 
Wasted_Row = 48502 
Idle = 1878224 

BW Util Bottlenecks: 
RCDc_limit = 23810 
RCDWRc_limit = 19405 
WTRc_limit = 16257 
RTWc_limit = 63101 
CCDLc_limit = 50689 
rwq = 0 
CCDLc_limit_alone = 34168 
WTRc_limit_alone = 14661 
RTWc_limit_alone = 48176 

Commands details: 
total_CMD = 2154879 
n_nop = 2078536 
Read = 44062 
Write = 0 
L2_Alloc = 0 
L2_WB = 19519 
n_act = 6492 
n_pre = 6476 
n_ref = 0 
n_req = 60010 
total_req = 63581 

Dual Bus Interface Util: 
issued_total_row = 12968 
issued_total_col = 63581 
Row_Bus_Util =  0.006018 
CoL_Bus_Util = 0.029506 
Either_Row_CoL_Bus_Util = 0.035428 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.002698 
queue_avg = 0.887356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2068318 n_act=7092 n_pre=7076 n_ref_event=0 n_req=68447 n_rd=49814 n_rd_L2_A=0 n_write=0 n_wr_bk=22807 bw_util=0.0674
n_activity=365005 dram_eff=0.3979
bk0: 3664a 2113848i bk1: 2992a 2119090i bk2: 3230a 2119451i bk3: 2696a 2125041i bk4: 3698a 2111848i bk5: 3136a 2116956i bk6: 3696a 2117028i bk7: 3156a 2119379i bk8: 4138a 2110995i bk9: 3614a 2113325i bk10: 3146a 2120058i bk11: 2552a 2121129i bk12: 2824a 2118190i bk13: 2352a 2125545i bk14: 2708a 2123779i bk15: 2212a 2129979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896606
Row_Buffer_Locality_read = 0.945517
Row_Buffer_Locality_write = 0.765846
Bank_Level_Parallism = 2.138568
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.190289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067401 
total_CMD = 2154879 
util_bw = 145242 
Wasted_Col = 107683 
Wasted_Row = 49042 
Idle = 1852912 

BW Util Bottlenecks: 
RCDc_limit = 25384 
RCDWRc_limit = 19810 
WTRc_limit = 18873 
RTWc_limit = 77639 
CCDLc_limit = 54526 
rwq = 0 
CCDLc_limit_alone = 36381 
WTRc_limit_alone = 17085 
RTWc_limit_alone = 61282 

Commands details: 
total_CMD = 2154879 
n_nop = 2068318 
Read = 49814 
Write = 0 
L2_Alloc = 0 
L2_WB = 22807 
n_act = 7092 
n_pre = 7076 
n_ref = 0 
n_req = 68447 
total_req = 72621 

Dual Bus Interface Util: 
issued_total_row = 14168 
issued_total_col = 72621 
Row_Bus_Util =  0.006575 
CoL_Bus_Util = 0.033701 
Either_Row_CoL_Bus_Util = 0.040170 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.002634 
queue_avg = 1.101835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2078845 n_act=6449 n_pre=6433 n_ref_event=463904 n_req=59815 n_rd=43912 n_rd_L2_A=0 n_write=0 n_wr_bk=19448 bw_util=0.05881
n_activity=337485 dram_eff=0.3755
bk0: 2526a 2126840i bk1: 3388a 2118544i bk2: 2322a 2131460i bk3: 2986a 2124111i bk4: 2556a 2125549i bk5: 3434a 2116900i bk6: 2606a 2128298i bk7: 3468a 2120717i bk8: 2724a 2124540i bk9: 3896a 2114821i bk10: 2098a 2129279i bk11: 2912a 2121278i bk12: 1926a 2131282i bk13: 2706a 2122936i bk14: 1800a 2134282i bk15: 2564a 2127826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892435
Row_Buffer_Locality_read = 0.944229
Row_Buffer_Locality_write = 0.749418
Bank_Level_Parallism = 1.985945
Bank_Level_Parallism_Col = 1.936326
Bank_Level_Parallism_Ready = 1.153258
write_to_read_ratio_blp_rw_average = 0.496861
GrpLevelPara = 1.491221 

BW Util details:
bwutil = 0.058806 
total_CMD = 2154879 
util_bw = 126720 
Wasted_Col = 100510 
Wasted_Row = 46607 
Idle = 1881042 

BW Util Bottlenecks: 
RCDc_limit = 23523 
RCDWRc_limit = 19333 
WTRc_limit = 16745 
RTWc_limit = 65528 
CCDLc_limit = 51062 
rwq = 0 
CCDLc_limit_alone = 34029 
WTRc_limit_alone = 15095 
RTWc_limit_alone = 50145 

Commands details: 
total_CMD = 2154879 
n_nop = 2078845 
Read = 43912 
Write = 0 
L2_Alloc = 0 
L2_WB = 19448 
n_act = 6449 
n_pre = 6433 
n_ref = 463904 
n_req = 59815 
total_req = 63360 

Dual Bus Interface Util: 
issued_total_row = 12882 
issued_total_col = 63360 
Row_Bus_Util =  0.005978 
CoL_Bus_Util = 0.029403 
Either_Row_CoL_Bus_Util = 0.035285 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002736 
queue_avg = 0.912229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.912229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154879 n_nop=2071458 n_act=6392 n_pre=6376 n_ref_event=0 n_req=66730 n_rd=48630 n_rd_L2_A=0 n_write=0 n_wr_bk=22245 bw_util=0.06578
n_activity=347072 dram_eff=0.4084
bk0: 2982a 2120474i bk1: 3420a 2116352i bk2: 2722a 2123925i bk3: 3136a 2121210i bk4: 3122a 2116057i bk5: 3592a 2113327i bk6: 3168a 2118886i bk7: 3584a 2118091i bk8: 3576a 2113867i bk9: 3930a 2112652i bk10: 2598a 2121120i bk11: 2900a 2120521i bk12: 2340a 2123720i bk13: 2728a 2123680i bk14: 2222a 2127558i bk15: 2610a 2126986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904436
Row_Buffer_Locality_read = 0.950524
Row_Buffer_Locality_write = 0.780608
Bank_Level_Parallism = 2.216838
Bank_Level_Parallism_Col = 2.156103
Bank_Level_Parallism_Ready = 1.191267
write_to_read_ratio_blp_rw_average = 0.528419
GrpLevelPara = 1.675445 

BW Util details:
bwutil = 0.065781 
total_CMD = 2154879 
util_bw = 141750 
Wasted_Col = 104336 
Wasted_Row = 39300 
Idle = 1869493 

BW Util Bottlenecks: 
RCDc_limit = 22210 
RCDWRc_limit = 17685 
WTRc_limit = 20047 
RTWc_limit = 83870 
CCDLc_limit = 50780 
rwq = 0 
CCDLc_limit_alone = 35604 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70321 

Commands details: 
total_CMD = 2154879 
n_nop = 2071458 
Read = 48630 
Write = 0 
L2_Alloc = 0 
L2_WB = 22245 
n_act = 6392 
n_pre = 6376 
n_ref = 0 
n_req = 66730 
total_req = 70875 

Dual Bus Interface Util: 
issued_total_row = 12768 
issued_total_col = 70875 
Row_Bus_Util =  0.005925 
CoL_Bus_Util = 0.032890 
Either_Row_CoL_Bus_Util = 0.038713 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.002661 
queue_avg = 1.020015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 154310, Miss = 25122, Miss_rate = 0.163, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 172494, Miss = 33414, Miss_rate = 0.194, Pending_hits = 11131, Reservation_fails = 8991
L2_cache_bank[2]: Access = 157878, Miss = 30180, Miss_rate = 0.191, Pending_hits = 10172, Reservation_fails = 8009
L2_cache_bank[3]: Access = 181794, Miss = 35726, Miss_rate = 0.197, Pending_hits = 11573, Reservation_fails = 12121
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
L2_cache_bank[4]: Access = 170852, Miss = 33554, Miss_rate = 0.196, Pending_hits = 10978, Reservation_fails = 8488
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
L2_cache_bank[5]: Access = 154600, Miss = 24940, Miss_rate = 0.161, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 179990, Miss = 35888, Miss_rate = 0.199, Pending_hits = 11137, Reservation_fails = 8497
L2_cache_bank[7]: Access = 159714, Miss = 30008, Miss_rate = 0.188, Pending_hits = 10391, Reservation_fails = 7797
L2_cache_bank[8]: Access = 152576, Miss = 25016, Miss_rate = 0.164, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 171418, Miss = 33310, Miss_rate = 0.194, Pending_hits = 11015, Reservation_fails = 8727
L2_cache_bank[10]: Access = 158760, Miss = 30046, Miss_rate = 0.189, Pending_hits = 10009, Reservation_fails = 6721
L2_cache_bank[11]: Access = 179528, Miss = 34130, Miss_rate = 0.190, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 1993914
L2_total_cache_misses = 371334
L2_total_cache_miss_rate = 0.1862
L2_total_cache_pending_hits = 123611
L2_total_cache_reservation_fails = 99611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3544
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1287
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3740
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1287
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=1993914
icnt_total_pkts_simt_to_mem=753315
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05766
	minimum = 5
	maximum = 15
Network latency average = 5.05766
	minimum = 5
	maximum = 15
Slowest packet = 2568679
Flit latency average = 5.01935
	minimum = 5
	maximum = 15
Slowest flit = 2738193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115529
	minimum = 0 (at node 8)
	maximum = 0.0362616 (at node 15)
Accepted packet rate average = 0.0115529
	minimum = 0 (at node 8)
	maximum = 0.0203612 (at node 0)
Injected flit rate average = 0.0120486
	minimum = 0 (at node 8)
	maximum = 0.0362616 (at node 15)
Accepted flit rate average= 0.0120486
	minimum = 0 (at node 8)
	maximum = 0.0203612 (at node 0)
Injected packet length average = 1.0429
Accepted packet length average = 1.0429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2246 (59 samples)
	minimum = 5 (59 samples)
	maximum = 216.339 (59 samples)
Network latency average = 19.9544 (59 samples)
	minimum = 5 (59 samples)
	maximum = 213.559 (59 samples)
Flit latency average = 19.1333 (59 samples)
	minimum = 5 (59 samples)
	maximum = 213.102 (59 samples)
Fragmentation average = 0.0014786 (59 samples)
	minimum = 0 (59 samples)
	maximum = 51.4068 (59 samples)
Injected packet rate average = 0.0708933 (59 samples)
	minimum = 0.026123 (59 samples)
	maximum = 0.197124 (59 samples)
Accepted packet rate average = 0.0708933 (59 samples)
	minimum = 0.0250812 (59 samples)
	maximum = 0.108333 (59 samples)
Injected flit rate average = 0.0755481 (59 samples)
	minimum = 0.0338468 (59 samples)
	maximum = 0.197299 (59 samples)
Accepted flit rate average = 0.0755481 (59 samples)
	minimum = 0.0340663 (59 samples)
	maximum = 0.108333 (59 samples)
Injected packet size average = 1.06566 (59 samples)
Accepted packet size average = 1.06566 (59 samples)
Hops average = 1 (59 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 13 sec (5773 sec)
gpgpu_simulation_rate = 41809 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim uArch: Shader 8 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 60 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 60 '_Z12lud_internalPfii'
Destroy streams for kernel 60: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 60 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 7191
gpu_sim_insn = 3428352
gpu_ipc =     476.7560
gpu_tot_sim_cycle = 1639707
gpu_tot_sim_insn = 244797280
gpu_tot_ipc =     149.2933
gpu_tot_issued_cta = 10360
gpu_occupancy = 71.5987% 
gpu_tot_occupancy = 31.4945% 
max_total_param_size = 0
gpu_stall_dramfull = 179093
gpu_stall_icnt2sh    = 338245
partiton_level_parallism =       1.1887
partiton_level_parallism_total  =       0.3610
partiton_level_parallism_util =       1.8434
partiton_level_parallism_util_total  =       1.7680
L2_BW  =      92.1543 GB/Sec
L2_BW_total  =      27.6430 GB/Sec
gpu_total_sim_rate=42148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4021900
	L1I_total_cache_misses = 66479
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48358
L1D_cache:
	L1D_cache_core[0]: Access = 44867, Miss = 27064, Miss_rate = 0.603, Pending_hits = 2824, Reservation_fails = 18354
	L1D_cache_core[1]: Access = 44754, Miss = 27201, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 18836
	L1D_cache_core[2]: Access = 44691, Miss = 27167, Miss_rate = 0.608, Pending_hits = 2671, Reservation_fails = 17352
	L1D_cache_core[3]: Access = 44033, Miss = 27141, Miss_rate = 0.616, Pending_hits = 2746, Reservation_fails = 21143
	L1D_cache_core[4]: Access = 44546, Miss = 26576, Miss_rate = 0.597, Pending_hits = 3004, Reservation_fails = 17938
	L1D_cache_core[5]: Access = 45123, Miss = 27445, Miss_rate = 0.608, Pending_hits = 2979, Reservation_fails = 14321
	L1D_cache_core[6]: Access = 44644, Miss = 27236, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 17735
	L1D_cache_core[7]: Access = 44609, Miss = 26725, Miss_rate = 0.599, Pending_hits = 2925, Reservation_fails = 14250
	L1D_cache_core[8]: Access = 45473, Miss = 27513, Miss_rate = 0.605, Pending_hits = 2767, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 44449, Miss = 26666, Miss_rate = 0.600, Pending_hits = 3016, Reservation_fails = 19547
	L1D_cache_core[10]: Access = 44480, Miss = 27398, Miss_rate = 0.616, Pending_hits = 2792, Reservation_fails = 22325
	L1D_cache_core[11]: Access = 44930, Miss = 27223, Miss_rate = 0.606, Pending_hits = 2784, Reservation_fails = 18847
	L1D_cache_core[12]: Access = 44226, Miss = 27179, Miss_rate = 0.615, Pending_hits = 2807, Reservation_fails = 21048
	L1D_cache_core[13]: Access = 44243, Miss = 27123, Miss_rate = 0.613, Pending_hits = 2826, Reservation_fails = 20565
	L1D_cache_core[14]: Access = 43762, Miss = 26421, Miss_rate = 0.604, Pending_hits = 2614, Reservation_fails = 20464
	L1D_total_cache_accesses = 668830
	L1D_total_cache_misses = 406078
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 42655
	L1D_total_cache_reservation_fails = 276747
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241830
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7876
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51894
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 830274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15606
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13575
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11556
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105600
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36129
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 845880

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 69810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13575
ctas_completed 10360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39996, 22575, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254419200
gpgpu_n_tot_w_icount = 7950600
gpgpu_n_stall_shd_mem = 449476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395137
gpgpu_n_mem_write_global = 172190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946240
gpgpu_n_store_insn = 2755040
gpgpu_n_shmem_insn = 89088800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695360
gpgpu_n_shmem_bkconflict = 106400
gpgpu_n_l1cache_bkconflict = 25956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582156	W0_Idle:12600596	W0_Scoreboard:10041578	W1:6320	W2:5920	W3:5520	W4:5120	W5:4720	W6:4320	W7:3920	W8:3520	W9:3120	W10:2720	W11:2320	W12:1920	W13:1520	W14:1120	W15:680	W16:513190	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4101270	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3161096 {8:395137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12397680 {72:172190,}
traffic_breakdown_coretomem[INST_ACC_R] = 197080 {8:24635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63221920 {40:1580548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755040 {8:344380,}
traffic_breakdown_memtocore[INST_ACC_R] = 3941600 {40:98540,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116593 	25715 	21541 	35042 	79775 	67443 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1059145 	713526 	138054 	14233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23342 	1042 	203 	499305 	28030 	26930 	10524 	2010 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214081 	258976 	249263 	300120 	703551 	198921 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1274 	500 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.580376  9.326347 10.075243  7.968037  9.415842  8.769231  9.917526  8.466063  9.465730  8.146893  9.734449  9.845283 10.465181 10.284519 11.446945 
dram[1]:  9.612591  9.977822 10.871345 10.139326  9.221505  8.711636  9.083333 10.454361  8.717315  9.572379  8.893976 10.040094 10.569579 10.192207 11.010753 11.987302 
dram[2]:  9.394683  7.856471 10.158151  8.673184  9.582996  8.264775  9.983505  8.331754  9.438597  8.425675  9.453725  8.216867 10.220709  9.988505 11.380953  9.869388 
dram[3]:  9.778218  9.309134 10.129754 10.616046  8.782313  8.780041 10.586065  9.203821  9.242765  9.010889 10.639225  8.640394  9.964557 10.546926 11.028986 10.648084 
dram[4]:  8.012165  9.567227  9.477342  9.918660  8.018518  9.341846  8.709359  9.944099  8.237778  9.233276  8.376471  9.222988 10.007722 10.588733 10.098765 11.427652 
dram[5]: 10.677249 10.503480 11.772307 10.852792  9.670354  9.357693 10.195402 11.306265  9.279851  9.900185  9.461140  9.932331 10.620579 12.312292 12.057471 12.604240 
average row locality = 384886/39839 = 9.661036
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1401       974      1407      1117      1626      1112      1622      1203      1824       917      1366       819      1267       786      1198 
dram[1]:      1198      1529      1246      1536      1434      1766      1450      1751      1638      1963      1229      1446      1087      1350      1029      1290 
dram[2]:      1401       953      1417       966      1621      1121      1636      1102      1823      1207      1404       862      1270       820      1207       774 
dram[3]:      1523      1203      1544      1235      1763      1444      1759      1437      1960      1648      1494      1166      1350      1088      1301      1019 
dram[4]:       936      1405       976      1406      1105      1627      1109      1619      1195      1824       907      1339       813      1269       786      1194 
dram[5]:      1276      1382      1334      1394      1520      1597      1525      1585      1695      1781      1264      1310      1141      1229      1099      1169 
total dram writes = 126852
bank skew: 1963/774 = 2.54
chip skew: 22942/19510 = 1.18
average mf latency per bank:
dram[0]:       6174      4329      5941      4570      5221      3759      5497      3803      5049      3641      5450      4051      5451      3894      5119      4024
dram[1]:       4321      4514      4341      4478      4080      4098      4411      4216      3934      3679      4160      3911      3721      3562      3860      3908
dram[2]:       4286      5720      4481      5759      3722      4945      3596      5462      3466      4895      3732      5644      3437      5306      3748      5331
dram[3]:       4261      4065      4326      4289      3888      3711      3968      4006      3567      3427      3776      3796      3511      3363      3775      3568
dram[4]:       6395      4177      5919      4481      5195      3574      5375      3623      4911      3397      5329      3691      5533      3364      5365      3908
dram[5]:       4043      4836      4037      4995      3741      4413      4070      4590      3835      3893      3902      4308      3532      3844      3516      4210
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2087921 n_act=6425 n_pre=6409 n_ref_event=0 n_req=60228 n_rd=44214 n_rd_L2_A=0 n_write=0 n_wr_bk=19581 bw_util=0.05895
n_activity=340565 dram_eff=0.3746
bk0: 2548a 2135810i bk1: 3460a 2127851i bk2: 2302a 2140401i bk3: 2998a 2133872i bk4: 2574a 2135711i bk5: 3450a 2127167i bk6: 2602a 2137796i bk7: 3480a 2130408i bk8: 2752a 2134419i bk9: 3914a 2124562i bk10: 2126a 2137842i bk11: 2950a 2131882i bk12: 1940a 2141271i bk13: 2740a 2132657i bk14: 1804a 2142990i bk15: 2574a 2136786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944791
Row_Buffer_Locality_write = 0.751905
Bank_Level_Parallism = 1.969098
Bank_Level_Parallism_Col = 1.930887
Bank_Level_Parallism_Ready = 1.155663
write_to_read_ratio_blp_rw_average = 0.498366
GrpLevelPara = 1.492708 

BW Util details:
bwutil = 0.058950 
total_CMD = 2164370 
util_bw = 127589 
Wasted_Col = 100769 
Wasted_Row = 47674 
Idle = 1888338 

BW Util Bottlenecks: 
RCDc_limit = 23545 
RCDWRc_limit = 19326 
WTRc_limit = 16142 
RTWc_limit = 65267 
CCDLc_limit = 51412 
rwq = 0 
CCDLc_limit_alone = 34539 
WTRc_limit_alone = 14462 
RTWc_limit_alone = 50074 

Commands details: 
total_CMD = 2164370 
n_nop = 2087921 
Read = 44214 
Write = 0 
L2_Alloc = 0 
L2_WB = 19581 
n_act = 6425 
n_pre = 6409 
n_ref = 0 
n_req = 60228 
total_req = 63795 

Dual Bus Interface Util: 
issued_total_row = 12834 
issued_total_col = 63795 
Row_Bus_Util =  0.005930 
CoL_Bus_Util = 0.029475 
Either_Row_CoL_Bus_Util = 0.035322 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002355 
queue_avg = 0.913881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913881
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2077577 n_act=7035 n_pre=7019 n_ref_event=0 n_req=68790 n_rd=50022 n_rd_L2_A=0 n_write=0 n_wr_bk=22942 bw_util=0.06742
n_activity=366568 dram_eff=0.3981
bk0: 3004a 2128503i bk1: 3698a 2123401i bk2: 2702a 2134695i bk3: 3230a 2129353i bk4: 3134a 2126689i bk5: 3726a 2119932i bk6: 3180a 2128460i bk7: 3700a 2126580i bk8: 3604a 2123583i bk9: 4148a 2121129i bk10: 2690a 2131529i bk11: 3058a 2128258i bk12: 2392a 2133626i bk13: 2828a 2128696i bk14: 2230a 2138804i bk15: 2698a 2134538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897936
Row_Buffer_Locality_read = 0.946104
Row_Buffer_Locality_write = 0.769555
Bank_Level_Parallism = 2.137903
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067423 
total_CMD = 2164370 
util_bw = 145928 
Wasted_Col = 108109 
Wasted_Row = 48317 
Idle = 1862016 

BW Util Bottlenecks: 
RCDc_limit = 25104 
RCDWRc_limit = 19860 
WTRc_limit = 19560 
RTWc_limit = 76971 
CCDLc_limit = 55100 
rwq = 0 
CCDLc_limit_alone = 36666 
WTRc_limit_alone = 17621 
RTWc_limit_alone = 60476 

Commands details: 
total_CMD = 2164370 
n_nop = 2077577 
Read = 50022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22942 
n_act = 7035 
n_pre = 7019 
n_ref = 0 
n_req = 68790 
total_req = 72964 

Dual Bus Interface Util: 
issued_total_row = 14054 
issued_total_col = 72964 
Row_Bus_Util =  0.006493 
CoL_Bus_Util = 0.033711 
Either_Row_CoL_Bus_Util = 0.040101 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.002592 
queue_avg = 1.110503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2087826 n_act=6498 n_pre=6482 n_ref_event=0 n_req=60199 n_rd=44186 n_rd_L2_A=0 n_write=0 n_wr_bk=19584 bw_util=0.05893
n_activity=342172 dram_eff=0.3727
bk0: 3466a 2128207i bk1: 2558a 2135997i bk2: 3016a 2133961i bk3: 2296a 2139908i bk4: 3432a 2128078i bk5: 2576a 2135241i bk6: 3504a 2130305i bk7: 2590a 2137416i bk8: 3908a 2124607i bk9: 2750a 2134766i bk10: 3042a 2131619i bk11: 2014a 2140063i bk12: 2732a 2132155i bk13: 1936a 2141371i bk14: 2594a 2136110i bk15: 1772a 2143178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892291
Row_Buffer_Locality_read = 0.944100
Row_Buffer_Locality_write = 0.749329
Bank_Level_Parallism = 1.951930
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058927 
total_CMD = 2164370 
util_bw = 127540 
Wasted_Col = 101361 
Wasted_Row = 48541 
Idle = 1886928 

BW Util Bottlenecks: 
RCDc_limit = 23822 
RCDWRc_limit = 19436 
WTRc_limit = 16347 
RTWc_limit = 63352 
CCDLc_limit = 50832 
rwq = 0 
CCDLc_limit_alone = 34243 
WTRc_limit_alone = 14739 
RTWc_limit_alone = 48371 

Commands details: 
total_CMD = 2164370 
n_nop = 2087826 
Read = 44186 
Write = 0 
L2_Alloc = 0 
L2_WB = 19584 
n_act = 6498 
n_pre = 6482 
n_ref = 0 
n_req = 60199 
total_req = 63770 

Dual Bus Interface Util: 
issued_total_row = 12980 
issued_total_col = 63770 
Row_Bus_Util =  0.005997 
CoL_Bus_Util = 0.029464 
Either_Row_CoL_Bus_Util = 0.035365 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002691 
queue_avg = 0.884333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2077428 n_act=7109 n_pre=7093 n_ref_event=0 n_req=68794 n_rd=50034 n_rd_L2_A=0 n_write=0 n_wr_bk=22934 bw_util=0.06743
n_activity=367067 dram_eff=0.3976
bk0: 3692a 2123063i bk1: 3004a 2128432i bk2: 3242a 2128737i bk3: 2696a 2134530i bk4: 3726a 2121170i bk5: 3148a 2126394i bk6: 3708a 2126498i bk7: 3164a 2128831i bk8: 4146a 2120188i bk9: 3626a 2122562i bk10: 3158a 2129383i bk11: 2560a 2130461i bk12: 2840a 2127647i bk13: 2384a 2134928i bk14: 2720a 2133246i bk15: 2220a 2139413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896881
Row_Buffer_Locality_read = 0.945697
Row_Buffer_Locality_write = 0.766684
Bank_Level_Parallism = 2.137130
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.067427 
total_CMD = 2164370 
util_bw = 145936 
Wasted_Col = 108249 
Wasted_Row = 49150 
Idle = 1861035 

BW Util Bottlenecks: 
RCDc_limit = 25410 
RCDWRc_limit = 19885 
WTRc_limit = 19101 
RTWc_limit = 78122 
CCDLc_limit = 54737 
rwq = 0 
CCDLc_limit_alone = 36488 
WTRc_limit_alone = 17294 
RTWc_limit_alone = 61680 

Commands details: 
total_CMD = 2164370 
n_nop = 2077428 
Read = 50034 
Write = 0 
L2_Alloc = 0 
L2_WB = 22934 
n_act = 7109 
n_pre = 7093 
n_ref = 0 
n_req = 68794 
total_req = 72968 

Dual Bus Interface Util: 
issued_total_row = 14202 
issued_total_col = 72968 
Row_Bus_Util =  0.006562 
CoL_Bus_Util = 0.033713 
Either_Row_CoL_Bus_Util = 0.040170 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.002622 
queue_avg = 1.099858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09986
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2088138 n_act=6457 n_pre=6441 n_ref_event=463904 n_req=59997 n_rd=44032 n_rd_L2_A=0 n_write=0 n_wr_bk=19510 bw_util=0.05872
n_activity=338766 dram_eff=0.3751
bk0: 2526a 2136331i bk1: 3420a 2127826i bk2: 2322a 2140949i bk3: 2994a 2133571i bk4: 2556a 2135040i bk5: 3446a 2126314i bk6: 2606a 2137795i bk7: 3476a 2130160i bk8: 2724a 2134038i bk9: 3908a 2124151i bk10: 2098a 2138766i bk11: 2920a 2130648i bk12: 1926a 2140764i bk13: 2738a 2132260i bk14: 1800a 2143769i bk15: 2572a 2137292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892628
Row_Buffer_Locality_read = 0.944336
Row_Buffer_Locality_write = 0.750016
Bank_Level_Parallism = 1.984118
Bank_Level_Parallism_Col = 1.934125
Bank_Level_Parallism_Ready = 1.152853
write_to_read_ratio_blp_rw_average = 0.497008
GrpLevelPara = 1.489913 

BW Util details:
bwutil = 0.058716 
total_CMD = 2164370 
util_bw = 127084 
Wasted_Col = 100910 
Wasted_Row = 46654 
Idle = 1889722 

BW Util Bottlenecks: 
RCDc_limit = 23544 
RCDWRc_limit = 19368 
WTRc_limit = 16827 
RTWc_limit = 65779 
CCDLc_limit = 51208 
rwq = 0 
CCDLc_limit_alone = 34112 
WTRc_limit_alone = 15168 
RTWc_limit_alone = 50342 

Commands details: 
total_CMD = 2164370 
n_nop = 2088138 
Read = 44032 
Write = 0 
L2_Alloc = 0 
L2_WB = 19510 
n_act = 6457 
n_pre = 6441 
n_ref = 463904 
n_req = 59997 
total_req = 63542 

Dual Bus Interface Util: 
issued_total_row = 12898 
issued_total_col = 63542 
Row_Bus_Util =  0.005959 
CoL_Bus_Util = 0.029358 
Either_Row_CoL_Bus_Util = 0.035221 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.002729 
queue_avg = 0.908944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2164370 n_nop=2080787 n_act=6399 n_pre=6383 n_ref_event=0 n_req=66878 n_rd=48722 n_rd_L2_A=0 n_write=0 n_wr_bk=22301 bw_util=0.06563
n_activity=347957 dram_eff=0.4082
bk0: 2990a 2129876i bk1: 3420a 2125755i bk2: 2722a 2133414i bk3: 3136a 2130699i bk4: 3130a 2125493i bk5: 3592a 2122746i bk6: 3180a 2128354i bk7: 3584a 2127520i bk8: 3584a 2123287i bk9: 3930a 2122041i bk10: 2610a 2130539i bk11: 2900a 2129903i bk12: 2372a 2133148i bk13: 2728a 2133165i bk14: 2234a 2137030i bk15: 2610a 2136475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904543
Row_Buffer_Locality_read = 0.950618
Row_Buffer_Locality_write = 0.780899
Bank_Level_Parallism = 2.216520
Bank_Level_Parallism_Col = 2.155738
Bank_Level_Parallism_Ready = 1.190969
write_to_read_ratio_blp_rw_average = 0.528783
GrpLevelPara = 1.675630 

BW Util details:
bwutil = 0.065629 
total_CMD = 2164370 
util_bw = 142046 
Wasted_Col = 104521 
Wasted_Row = 39340 
Idle = 1878463 

BW Util Bottlenecks: 
RCDc_limit = 22210 
RCDWRc_limit = 17716 
WTRc_limit = 20047 
RTWc_limit = 84122 
CCDLc_limit = 50886 
rwq = 0 
CCDLc_limit_alone = 35675 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70538 

Commands details: 
total_CMD = 2164370 
n_nop = 2080787 
Read = 48722 
Write = 0 
L2_Alloc = 0 
L2_WB = 22301 
n_act = 6399 
n_pre = 6383 
n_ref = 0 
n_req = 66878 
total_req = 71023 

Dual Bus Interface Util: 
issued_total_row = 12782 
issued_total_col = 71023 
Row_Bus_Util =  0.005906 
CoL_Bus_Util = 0.032815 
Either_Row_CoL_Bus_Util = 0.038618 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.002656 
queue_avg = 1.015987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01599

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157066, Miss = 25122, Miss_rate = 0.160, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 174810, Miss = 33610, Miss_rate = 0.192, Pending_hits = 11158, Reservation_fails = 8991
L2_cache_bank[2]: Access = 160294, Miss = 30344, Miss_rate = 0.189, Pending_hits = 10215, Reservation_fails = 8009
L2_cache_bank[3]: Access = 184090, Miss = 35946, Miss_rate = 0.195, Pending_hits = 11592, Reservation_fails = 12121
L2_cache_bank[4]: Access = 173312, Miss = 33750, Miss_rate = 0.195, Pending_hits = 10998, Reservation_fails = 8489
L2_cache_bank[5]: Access = 157452, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 182442, Miss = 36098, Miss_rate = 0.198, Pending_hits = 11149, Reservation_fails = 8499
L2_cache_bank[7]: Access = 162082, Miss = 30168, Miss_rate = 0.186, Pending_hits = 10438, Reservation_fails = 7797
L2_cache_bank[8]: Access = 155324, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 173766, Miss = 33498, Miss_rate = 0.193, Pending_hits = 11050, Reservation_fails = 8727
L2_cache_bank[10]: Access = 161032, Miss = 30210, Miss_rate = 0.188, Pending_hits = 10049, Reservation_fails = 6721
L2_cache_bank[11]: Access = 181828, Miss = 34130, Miss_rate = 0.188, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2023498
L2_total_cache_misses = 372832
L2_total_cache_miss_rate = 0.1843
L2_total_cache_pending_hits = 123854
L2_total_cache_reservation_fails = 99614
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 300290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13592
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14372
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 141
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10095
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 423
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 352312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72258
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10095
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2023498
icnt_total_pkts_simt_to_mem=764167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.7719
	minimum = 5
	maximum = 947
Network latency average = 54.9396
	minimum = 5
	maximum = 947
Slowest packet = 2584893
Flit latency average = 52.0462
	minimum = 5
	maximum = 947
Slowest flit = 2754779
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.196398
	minimum = 0.0648032 (at node 10)
	maximum = 0.396607 (at node 20)
Accepted packet rate average = 0.196398
	minimum = 0.0955361 (at node 23)
	maximum = 0.310388 (at node 8)
Injected flit rate average = 0.208264
	minimum = 0.0826033 (at node 10)
	maximum = 0.396607 (at node 20)
Accepted flit rate average= 0.208264
	minimum = 0.0955361 (at node 23)
	maximum = 0.310388 (at node 8)
Injected packet length average = 1.06042
Accepted packet length average = 1.06042
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8504 (60 samples)
	minimum = 5 (60 samples)
	maximum = 228.517 (60 samples)
Network latency average = 20.5375 (60 samples)
	minimum = 5 (60 samples)
	maximum = 225.783 (60 samples)
Flit latency average = 19.6818 (60 samples)
	minimum = 5 (60 samples)
	maximum = 225.333 (60 samples)
Fragmentation average = 0.00145396 (60 samples)
	minimum = 0 (60 samples)
	maximum = 50.55 (60 samples)
Injected packet rate average = 0.072985 (60 samples)
	minimum = 0.0267676 (60 samples)
	maximum = 0.200448 (60 samples)
Accepted packet rate average = 0.072985 (60 samples)
	minimum = 0.0262554 (60 samples)
	maximum = 0.111701 (60 samples)
Injected flit rate average = 0.07776 (60 samples)
	minimum = 0.0346594 (60 samples)
	maximum = 0.200621 (60 samples)
Accepted flit rate average = 0.07776 (60 samples)
	minimum = 0.0350908 (60 samples)
	maximum = 0.111701 (60 samples)
Injected packet size average = 1.06542 (60 samples)
Accepted packet size average = 1.06542 (60 samples)
Hops average = 1 (60 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 48 sec (5808 sec)
gpgpu_simulation_rate = 42148 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 61 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 61: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 61 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26851
gpu_sim_insn = 19880
gpu_ipc =       0.7404
gpu_tot_sim_cycle = 1666558
gpu_tot_sim_insn = 244817160
gpu_tot_ipc =     146.8999
gpu_tot_issued_cta = 10361
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.4455% 
max_total_param_size = 0
gpu_stall_dramfull = 179093
gpu_stall_icnt2sh    = 338245
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3552
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7679
L2_BW  =       0.1185 GB/Sec
L2_BW_total  =      27.1995 GB/Sec
gpu_total_sim_rate=41508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4023572
	L1I_total_cache_misses = 66491
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48358
L1D_cache:
	L1D_cache_core[0]: Access = 44867, Miss = 27064, Miss_rate = 0.603, Pending_hits = 2824, Reservation_fails = 18354
	L1D_cache_core[1]: Access = 44754, Miss = 27201, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 18836
	L1D_cache_core[2]: Access = 44691, Miss = 27167, Miss_rate = 0.608, Pending_hits = 2671, Reservation_fails = 17352
	L1D_cache_core[3]: Access = 44033, Miss = 27141, Miss_rate = 0.616, Pending_hits = 2746, Reservation_fails = 21143
	L1D_cache_core[4]: Access = 44577, Miss = 26592, Miss_rate = 0.597, Pending_hits = 3004, Reservation_fails = 17938
	L1D_cache_core[5]: Access = 45123, Miss = 27445, Miss_rate = 0.608, Pending_hits = 2979, Reservation_fails = 14321
	L1D_cache_core[6]: Access = 44644, Miss = 27236, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 17735
	L1D_cache_core[7]: Access = 44609, Miss = 26725, Miss_rate = 0.599, Pending_hits = 2925, Reservation_fails = 14250
	L1D_cache_core[8]: Access = 45473, Miss = 27513, Miss_rate = 0.605, Pending_hits = 2767, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 44449, Miss = 26666, Miss_rate = 0.600, Pending_hits = 3016, Reservation_fails = 19547
	L1D_cache_core[10]: Access = 44480, Miss = 27398, Miss_rate = 0.616, Pending_hits = 2792, Reservation_fails = 22325
	L1D_cache_core[11]: Access = 44930, Miss = 27223, Miss_rate = 0.606, Pending_hits = 2784, Reservation_fails = 18847
	L1D_cache_core[12]: Access = 44226, Miss = 27179, Miss_rate = 0.615, Pending_hits = 2807, Reservation_fails = 21048
	L1D_cache_core[13]: Access = 44243, Miss = 27123, Miss_rate = 0.613, Pending_hits = 2826, Reservation_fails = 20565
	L1D_cache_core[14]: Access = 43762, Miss = 26421, Miss_rate = 0.604, Pending_hits = 2614, Reservation_fails = 20464
	L1D_total_cache_accesses = 668861
	L1D_total_cache_misses = 406094
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 42655
	L1D_total_cache_reservation_fails = 276747
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 241836
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7876
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51900
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 831934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15618
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13575
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11556
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 105616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 847552

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 69810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31152
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13575
ctas_completed 10361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
39996, 22575, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254513568
gpgpu_n_tot_w_icount = 7953549
gpgpu_n_stall_shd_mem = 449980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395153
gpgpu_n_mem_write_global = 172205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7946496
gpgpu_n_store_insn = 2755280
gpgpu_n_shmem_insn = 89093496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7695456
gpgpu_n_shmem_bkconflict = 106904
gpgpu_n_l1cache_bkconflict = 25956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106904
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582156	W0_Idle:12631318	W0_Scoreboard:10061607	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:513501	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384650
single_issue_nums: WS0:4104219	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3161224 {8:395153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12398760 {72:172205,}
traffic_breakdown_coretomem[INST_ACC_R] = 197176 {8:24647,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63224480 {40:1580612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2755280 {8:344410,}
traffic_breakdown_memtocore[INST_ACC_R] = 3943520 {40:98588,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116595 	25715 	21541 	35042 	79778 	67443 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1059239 	713526 	138054 	14233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23354 	1042 	203 	499336 	28030 	26930 	10524 	2010 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	214175 	258976 	249263 	300120 	703551 	198921 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1284 	500 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.580376  9.326347 10.075243  7.968037  9.415842  8.769231  9.917526  8.466063  9.465730  8.146893  9.734449  9.845283 10.465181 10.284519 11.446945 
dram[1]:  9.612591  9.977822 10.871345 10.139326  9.221505  8.711636  9.083333 10.454361  8.717315  9.572379  8.893976 10.040094 10.569579 10.192207 11.010753 11.987302 
dram[2]:  9.394683  7.856471 10.158151  8.673184  9.582996  8.264775  9.983505  8.331754  9.438597  8.425675  9.453725  8.216867 10.220709  9.988505 11.380953  9.869388 
dram[3]:  9.778218  9.309134 10.129754 10.616046  8.782313  8.780041 10.586065  9.203821  9.242765  9.010889 10.639225  8.640394  9.964557 10.546926 11.028986 10.648084 
dram[4]:  8.012165  9.567227  9.477342  9.918660  8.018518  9.341846  8.709359  9.944099  8.237778  9.233276  8.376471  9.222988 10.007722 10.588733 10.098765 11.427652 
dram[5]: 10.659631 10.503480 11.772307 10.852792  9.670354  9.357693 10.195402 11.306265  9.279851  9.900185  9.461140  9.932331 10.620579 12.315615 12.057471 12.604240 
average row locality = 384891/39840 = 9.660918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1401       974      1407      1117      1626      1112      1622      1203      1824       917      1366       819      1267       786      1198 
dram[1]:      1198      1529      1246      1536      1434      1766      1450      1751      1638      1963      1229      1446      1087      1350      1029      1290 
dram[2]:      1401       953      1417       966      1621      1121      1636      1102      1823      1207      1404       862      1270       820      1207       774 
dram[3]:      1523      1203      1544      1235      1763      1444      1759      1437      1960      1648      1494      1166      1350      1088      1301      1019 
dram[4]:       936      1405       976      1406      1105      1627      1109      1619      1195      1824       907      1339       813      1269       786      1194 
dram[5]:      1276      1382      1334      1394      1520      1597      1525      1585      1695      1781      1264      1310      1141      1230      1099      1169 
total dram writes = 126853
bank skew: 1963/774 = 2.54
chip skew: 22942/19510 = 1.18
average mf latency per bank:
dram[0]:       6174      4329      5941      4570      5221      3759      5497      3803      5049      3641      5450      4051      5451      3894      5119      4024
dram[1]:       4321      4514      4341      4478      4080      4098      4411      4216      3934      3679      4163      3911      3721      3562      3860      3908
dram[2]:       4286      5720      4481      5759      3722      4945      3596      5462      3466      4895      3732      5644      3437      5306      3748      5331
dram[3]:       4261      4065      4326      4289      3888      3711      3968      4006      3567      3427      3776      3800      3511      3363      3775      3568
dram[4]:       6395      4177      5919      4481      5195      3574      5375      3623      4911      3397      5329      3691      5533      3364      5365      3908
dram[5]:       4043      4836      4037      4995      3741      4413      4070      4590      3835      3893      3906      4308      3532      3841      3516      4210
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2123364 n_act=6425 n_pre=6409 n_ref_event=0 n_req=60228 n_rd=44214 n_rd_L2_A=0 n_write=0 n_wr_bk=19581 bw_util=0.058
n_activity=340575 dram_eff=0.3746
bk0: 2548a 2171253i bk1: 3460a 2163294i bk2: 2302a 2175844i bk3: 2998a 2169315i bk4: 2574a 2171154i bk5: 3450a 2162610i bk6: 2602a 2173239i bk7: 3480a 2165851i bk8: 2752a 2169862i bk9: 3914a 2160005i bk10: 2126a 2173285i bk11: 2950a 2167325i bk12: 1940a 2176714i bk13: 2740a 2168100i bk14: 1804a 2178433i bk15: 2574a 2172229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944791
Row_Buffer_Locality_write = 0.751905
Bank_Level_Parallism = 1.969098
Bank_Level_Parallism_Col = 1.930887
Bank_Level_Parallism_Ready = 1.155663
write_to_read_ratio_blp_rw_average = 0.498366
GrpLevelPara = 1.492708 

BW Util details:
bwutil = 0.058000 
total_CMD = 2199813 
util_bw = 127590 
Wasted_Col = 100769 
Wasted_Row = 47674 
Idle = 1923780 

BW Util Bottlenecks: 
RCDc_limit = 23545 
RCDWRc_limit = 19326 
WTRc_limit = 16142 
RTWc_limit = 65267 
CCDLc_limit = 51412 
rwq = 0 
CCDLc_limit_alone = 34539 
WTRc_limit_alone = 14462 
RTWc_limit_alone = 50074 

Commands details: 
total_CMD = 2199813 
n_nop = 2123364 
Read = 44214 
Write = 0 
L2_Alloc = 0 
L2_WB = 19581 
n_act = 6425 
n_pre = 6409 
n_ref = 0 
n_req = 60228 
total_req = 63795 

Dual Bus Interface Util: 
issued_total_row = 12834 
issued_total_col = 63795 
Row_Bus_Util =  0.005834 
CoL_Bus_Util = 0.029000 
Either_Row_CoL_Bus_Util = 0.034752 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002355 
queue_avg = 0.899157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899157
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2113020 n_act=7035 n_pre=7019 n_ref_event=0 n_req=68790 n_rd=50022 n_rd_L2_A=0 n_write=0 n_wr_bk=22942 bw_util=0.06634
n_activity=366568 dram_eff=0.3981
bk0: 3004a 2163946i bk1: 3698a 2158844i bk2: 2702a 2170138i bk3: 3230a 2164796i bk4: 3134a 2162132i bk5: 3726a 2155375i bk6: 3180a 2163903i bk7: 3700a 2162023i bk8: 3604a 2159026i bk9: 4148a 2156572i bk10: 2690a 2166972i bk11: 3058a 2163701i bk12: 2392a 2169069i bk13: 2828a 2164139i bk14: 2230a 2174247i bk15: 2698a 2169981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897936
Row_Buffer_Locality_read = 0.946104
Row_Buffer_Locality_write = 0.769555
Bank_Level_Parallism = 2.137903
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066337 
total_CMD = 2199813 
util_bw = 145928 
Wasted_Col = 108109 
Wasted_Row = 48317 
Idle = 1897459 

BW Util Bottlenecks: 
RCDc_limit = 25104 
RCDWRc_limit = 19860 
WTRc_limit = 19560 
RTWc_limit = 76971 
CCDLc_limit = 55100 
rwq = 0 
CCDLc_limit_alone = 36666 
WTRc_limit_alone = 17621 
RTWc_limit_alone = 60476 

Commands details: 
total_CMD = 2199813 
n_nop = 2113020 
Read = 50022 
Write = 0 
L2_Alloc = 0 
L2_WB = 22942 
n_act = 7035 
n_pre = 7019 
n_ref = 0 
n_req = 68790 
total_req = 72964 

Dual Bus Interface Util: 
issued_total_row = 14054 
issued_total_col = 72964 
Row_Bus_Util =  0.006389 
CoL_Bus_Util = 0.033168 
Either_Row_CoL_Bus_Util = 0.039455 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.002592 
queue_avg = 1.092611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09261
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2123269 n_act=6498 n_pre=6482 n_ref_event=0 n_req=60199 n_rd=44186 n_rd_L2_A=0 n_write=0 n_wr_bk=19584 bw_util=0.05798
n_activity=342179 dram_eff=0.3727
bk0: 3466a 2163650i bk1: 2558a 2171440i bk2: 3016a 2169404i bk3: 2296a 2175351i bk4: 3432a 2163521i bk5: 2576a 2170684i bk6: 3504a 2165748i bk7: 2590a 2172859i bk8: 3908a 2160050i bk9: 2750a 2170209i bk10: 3042a 2167062i bk11: 2014a 2175506i bk12: 2732a 2167598i bk13: 1936a 2176814i bk14: 2594a 2171553i bk15: 1772a 2178621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892291
Row_Buffer_Locality_read = 0.944100
Row_Buffer_Locality_write = 0.749329
Bank_Level_Parallism = 1.951930
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057978 
total_CMD = 2199813 
util_bw = 127540 
Wasted_Col = 101361 
Wasted_Row = 48541 
Idle = 1922371 

BW Util Bottlenecks: 
RCDc_limit = 23822 
RCDWRc_limit = 19436 
WTRc_limit = 16347 
RTWc_limit = 63352 
CCDLc_limit = 50832 
rwq = 0 
CCDLc_limit_alone = 34243 
WTRc_limit_alone = 14739 
RTWc_limit_alone = 48371 

Commands details: 
total_CMD = 2199813 
n_nop = 2123269 
Read = 44186 
Write = 0 
L2_Alloc = 0 
L2_WB = 19584 
n_act = 6498 
n_pre = 6482 
n_ref = 0 
n_req = 60199 
total_req = 63770 

Dual Bus Interface Util: 
issued_total_row = 12980 
issued_total_col = 63770 
Row_Bus_Util =  0.005901 
CoL_Bus_Util = 0.028989 
Either_Row_CoL_Bus_Util = 0.034796 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002691 
queue_avg = 0.870085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2112871 n_act=7109 n_pre=7093 n_ref_event=0 n_req=68794 n_rd=50034 n_rd_L2_A=0 n_write=0 n_wr_bk=22934 bw_util=0.06634
n_activity=367067 dram_eff=0.3976
bk0: 3692a 2158506i bk1: 3004a 2163875i bk2: 3242a 2164180i bk3: 2696a 2169973i bk4: 3726a 2156613i bk5: 3148a 2161837i bk6: 3708a 2161941i bk7: 3164a 2164274i bk8: 4146a 2155631i bk9: 3626a 2158005i bk10: 3158a 2164826i bk11: 2560a 2165904i bk12: 2840a 2163090i bk13: 2384a 2170371i bk14: 2720a 2168689i bk15: 2220a 2174856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896881
Row_Buffer_Locality_read = 0.945697
Row_Buffer_Locality_write = 0.766684
Bank_Level_Parallism = 2.137130
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.066340 
total_CMD = 2199813 
util_bw = 145936 
Wasted_Col = 108249 
Wasted_Row = 49150 
Idle = 1896478 

BW Util Bottlenecks: 
RCDc_limit = 25410 
RCDWRc_limit = 19885 
WTRc_limit = 19101 
RTWc_limit = 78122 
CCDLc_limit = 54737 
rwq = 0 
CCDLc_limit_alone = 36488 
WTRc_limit_alone = 17294 
RTWc_limit_alone = 61680 

Commands details: 
total_CMD = 2199813 
n_nop = 2112871 
Read = 50034 
Write = 0 
L2_Alloc = 0 
L2_WB = 22934 
n_act = 7109 
n_pre = 7093 
n_ref = 0 
n_req = 68794 
total_req = 72968 

Dual Bus Interface Util: 
issued_total_row = 14202 
issued_total_col = 72968 
Row_Bus_Util =  0.006456 
CoL_Bus_Util = 0.033170 
Either_Row_CoL_Bus_Util = 0.039522 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.002622 
queue_avg = 1.082137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2123581 n_act=6457 n_pre=6441 n_ref_event=463904 n_req=59997 n_rd=44032 n_rd_L2_A=0 n_write=0 n_wr_bk=19510 bw_util=0.05777
n_activity=338766 dram_eff=0.3751
bk0: 2526a 2171774i bk1: 3420a 2163269i bk2: 2322a 2176392i bk3: 2994a 2169014i bk4: 2556a 2170483i bk5: 3446a 2161757i bk6: 2606a 2173238i bk7: 3476a 2165603i bk8: 2724a 2169481i bk9: 3908a 2159594i bk10: 2098a 2174209i bk11: 2920a 2166091i bk12: 1926a 2176207i bk13: 2738a 2167703i bk14: 1800a 2179212i bk15: 2572a 2172735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892628
Row_Buffer_Locality_read = 0.944336
Row_Buffer_Locality_write = 0.750016
Bank_Level_Parallism = 1.984118
Bank_Level_Parallism_Col = 1.934125
Bank_Level_Parallism_Ready = 1.152853
write_to_read_ratio_blp_rw_average = 0.497008
GrpLevelPara = 1.489913 

BW Util details:
bwutil = 0.057770 
total_CMD = 2199813 
util_bw = 127084 
Wasted_Col = 100910 
Wasted_Row = 46654 
Idle = 1925165 

BW Util Bottlenecks: 
RCDc_limit = 23544 
RCDWRc_limit = 19368 
WTRc_limit = 16827 
RTWc_limit = 65779 
CCDLc_limit = 51208 
rwq = 0 
CCDLc_limit_alone = 34112 
WTRc_limit_alone = 15168 
RTWc_limit_alone = 50342 

Commands details: 
total_CMD = 2199813 
n_nop = 2123581 
Read = 44032 
Write = 0 
L2_Alloc = 0 
L2_WB = 19510 
n_act = 6457 
n_pre = 6441 
n_ref = 463904 
n_req = 59997 
total_req = 63542 

Dual Bus Interface Util: 
issued_total_row = 12898 
issued_total_col = 63542 
Row_Bus_Util =  0.005863 
CoL_Bus_Util = 0.028885 
Either_Row_CoL_Bus_Util = 0.034654 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002729 
queue_avg = 0.894299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2199813 n_nop=2116223 n_act=6400 n_pre=6384 n_ref_event=0 n_req=66883 n_rd=48726 n_rd_L2_A=0 n_write=0 n_wr_bk=22302 bw_util=0.06458
n_activity=348009 dram_eff=0.4082
bk0: 2994a 2165289i bk1: 3420a 2161196i bk2: 2722a 2168856i bk3: 3136a 2166141i bk4: 3130a 2160935i bk5: 3592a 2158189i bk6: 3180a 2163797i bk7: 3584a 2162963i bk8: 3584a 2158730i bk9: 3930a 2157484i bk10: 2610a 2165982i bk11: 2900a 2165346i bk12: 2372a 2168591i bk13: 2728a 2168609i bk14: 2234a 2172474i bk15: 2610a 2171919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904535
Row_Buffer_Locality_read = 0.950601
Row_Buffer_Locality_write = 0.780911
Bank_Level_Parallism = 2.216376
Bank_Level_Parallism_Col = 2.155630
Bank_Level_Parallism_Ready = 1.190956
write_to_read_ratio_blp_rw_average = 0.528738
GrpLevelPara = 1.675566 

BW Util details:
bwutil = 0.064576 
total_CMD = 2199813 
util_bw = 142056 
Wasted_Col = 104536 
Wasted_Row = 39350 
Idle = 1913871 

BW Util Bottlenecks: 
RCDc_limit = 22222 
RCDWRc_limit = 17716 
WTRc_limit = 20047 
RTWc_limit = 84122 
CCDLc_limit = 50889 
rwq = 0 
CCDLc_limit_alone = 35678 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70538 

Commands details: 
total_CMD = 2199813 
n_nop = 2116223 
Read = 48726 
Write = 0 
L2_Alloc = 0 
L2_WB = 22302 
n_act = 6400 
n_pre = 6384 
n_ref = 0 
n_req = 66883 
total_req = 71028 

Dual Bus Interface Util: 
issued_total_row = 12784 
issued_total_col = 71028 
Row_Bus_Util =  0.005811 
CoL_Bus_Util = 0.032288 
Either_Row_CoL_Bus_Util = 0.037999 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002656 
queue_avg = 0.999650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99965

========= L2 cache stats =========
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
L2_cache_bank[0]: Access = 157074, Miss = 25122, Miss_rate = 0.160, Pending_hits = 8933, Reservation_fails = 7297
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
L2_cache_bank[1]: Access = 174810, Miss = 33610, Miss_rate = 0.192, Pending_hits = 11158, Reservation_fails = 8991
L2_cache_bank[2]: Access = 160332, Miss = 30344, Miss_rate = 0.189, Pending_hits = 10215, Reservation_fails = 8009
L2_cache_bank[3]: Access = 184090, Miss = 35946, Miss_rate = 0.195, Pending_hits = 11592, Reservation_fails = 12121
L2_cache_bank[4]: Access = 173320, Miss = 33750, Miss_rate = 0.195, Pending_hits = 10998, Reservation_fails = 8489
L2_cache_bank[5]: Access = 157452, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 182450, Miss = 36098, Miss_rate = 0.198, Pending_hits = 11149, Reservation_fails = 8499
L2_cache_bank[7]: Access = 162116, Miss = 30168, Miss_rate = 0.186, Pending_hits = 10438, Reservation_fails = 7797
L2_cache_bank[8]: Access = 155332, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 173766, Miss = 33498, Miss_rate = 0.193, Pending_hits = 11050, Reservation_fails = 8727
L2_cache_bank[10]: Access = 161070, Miss = 30214, Miss_rate = 0.188, Pending_hits = 10049, Reservation_fails = 6721
L2_cache_bank[11]: Access = 181828, Miss = 34130, Miss_rate = 0.188, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2023640
L2_total_cache_misses = 372836
L2_total_cache_miss_rate = 0.1842
L2_total_cache_pending_hits = 123854
L2_total_cache_reservation_fails = 99614
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 300354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13592
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10095
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 426
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1264
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 352376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16248
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10095
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2023640
icnt_total_pkts_simt_to_mem=764225
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2615611
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2787665
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000255181
	minimum = 0 (at node 0)
	maximum = 0.00160143 (at node 4)
Accepted packet rate average = 0.000255181
	minimum = 0 (at node 0)
	maximum = 0.00528844 (at node 4)
Injected flit rate average = 0.000275871
	minimum = 0 (at node 0)
	maximum = 0.00216007 (at node 4)
Accepted flit rate average= 0.000275871
	minimum = 0 (at node 0)
	maximum = 0.00528844 (at node 4)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5791 (61 samples)
	minimum = 5 (61 samples)
	maximum = 224.967 (61 samples)
Network latency average = 20.2841 (61 samples)
	minimum = 5 (61 samples)
	maximum = 222.18 (61 samples)
Flit latency average = 19.4411 (61 samples)
	minimum = 5 (61 samples)
	maximum = 221.721 (61 samples)
Fragmentation average = 0.00143012 (61 samples)
	minimum = 0 (61 samples)
	maximum = 49.7213 (61 samples)
Injected packet rate average = 0.0717927 (61 samples)
	minimum = 0.0263288 (61 samples)
	maximum = 0.197189 (61 samples)
Accepted packet rate average = 0.0717927 (61 samples)
	minimum = 0.025825 (61 samples)
	maximum = 0.109956 (61 samples)
Injected flit rate average = 0.0764898 (61 samples)
	minimum = 0.0340913 (61 samples)
	maximum = 0.197368 (61 samples)
Accepted flit rate average = 0.0764898 (61 samples)
	minimum = 0.0345156 (61 samples)
	maximum = 0.109956 (61 samples)
Injected packet size average = 1.06543 (61 samples)
Accepted packet size average = 1.06543 (61 samples)
Hops average = 1 (61 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 18 sec (5898 sec)
gpgpu_simulation_rate = 41508 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim uArch: Shader 5 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 62 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 62 '_Z13lud_perimeterPfii'
Destroy streams for kernel 62: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 62 
kernel_stream_id = 63711
gpu_sim_cycle = 25742
gpu_sim_insn = 216480
gpu_ipc =       8.4096
gpu_tot_sim_cycle = 1692300
gpu_tot_sim_insn = 245033640
gpu_tot_ipc =     144.7933
gpu_tot_issued_cta = 10372
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.9401% 
max_total_param_size = 0
gpu_stall_dramfull = 179093
gpu_stall_icnt2sh    = 338245
partiton_level_parallism =       0.0664
partiton_level_parallism_total  =       0.3508
partiton_level_parallism_util =       1.0332
partiton_level_parallism_util_total  =       1.7642
L2_BW  =       5.3585 GB/Sec
L2_BW_total  =      26.8673 GB/Sec
gpu_total_sim_rate=40893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4030282
	L1I_total_cache_misses = 67348
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48358
L1D_cache:
	L1D_cache_core[0]: Access = 44946, Miss = 27112, Miss_rate = 0.603, Pending_hits = 2824, Reservation_fails = 18354
	L1D_cache_core[1]: Access = 44754, Miss = 27201, Miss_rate = 0.608, Pending_hits = 3009, Reservation_fails = 18836
	L1D_cache_core[2]: Access = 44691, Miss = 27167, Miss_rate = 0.608, Pending_hits = 2671, Reservation_fails = 17352
	L1D_cache_core[3]: Access = 44033, Miss = 27141, Miss_rate = 0.616, Pending_hits = 2746, Reservation_fails = 21143
	L1D_cache_core[4]: Access = 44577, Miss = 26592, Miss_rate = 0.597, Pending_hits = 3004, Reservation_fails = 17938
	L1D_cache_core[5]: Access = 45202, Miss = 27477, Miss_rate = 0.608, Pending_hits = 2979, Reservation_fails = 14321
	L1D_cache_core[6]: Access = 44723, Miss = 27292, Miss_rate = 0.610, Pending_hits = 2891, Reservation_fails = 17735
	L1D_cache_core[7]: Access = 44688, Miss = 26773, Miss_rate = 0.599, Pending_hits = 2925, Reservation_fails = 14250
	L1D_cache_core[8]: Access = 45552, Miss = 27561, Miss_rate = 0.605, Pending_hits = 2767, Reservation_fails = 14022
	L1D_cache_core[9]: Access = 44528, Miss = 26714, Miss_rate = 0.600, Pending_hits = 3016, Reservation_fails = 19547
	L1D_cache_core[10]: Access = 44559, Miss = 27446, Miss_rate = 0.616, Pending_hits = 2792, Reservation_fails = 22325
	L1D_cache_core[11]: Access = 45009, Miss = 27271, Miss_rate = 0.606, Pending_hits = 2784, Reservation_fails = 18847
	L1D_cache_core[12]: Access = 44305, Miss = 27227, Miss_rate = 0.615, Pending_hits = 2807, Reservation_fails = 21048
	L1D_cache_core[13]: Access = 44322, Miss = 27171, Miss_rate = 0.613, Pending_hits = 2826, Reservation_fails = 20565
	L1D_cache_core[14]: Access = 43841, Miss = 26469, Miss_rate = 0.604, Pending_hits = 2614, Reservation_fails = 20464
	L1D_total_cache_accesses = 669730
	L1D_total_cache_misses = 406614
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 42655
	L1D_total_cache_reservation_fails = 276747
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 241935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 857
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 341
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6710

Total_core_cache_fail_stats:
ctas_completed 10372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41202, 22575, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 11904, 
gpgpu_n_tot_thrd_icount = 254938080
gpgpu_n_tot_w_icount = 7966815
gpgpu_n_stall_shd_mem = 452444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 395665
gpgpu_n_mem_write_global = 172546
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 7954944
gpgpu_n_store_insn = 2760736
gpgpu_n_shmem_insn = 89163544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7697568
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 25956
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25956
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582717	W0_Idle:13044627	W0_Scoreboard:10198873	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7384947
single_issue_nums: WS0:4117485	WS1:3849330	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3165320 {8:395665,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12423312 {72:172546,}
traffic_breakdown_coretomem[INST_ACC_R] = 204032 {8:25504,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63306400 {40:1582660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2760736 {8:345092,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080640 {40:102016,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 278 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116633 	25721 	21541 	35042 	79799 	67443 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1061969 	713526 	138054 	14233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24201 	1051 	204 	500189 	28030 	26930 	10524 	2010 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	216905 	258976 	249263 	300120 	703551 	198921 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1313 	500 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.577084  9.326347 10.075243  7.968037  9.415842  8.769231  9.917526  8.466063  9.465730  8.146893  9.734449  9.845283 10.470752 10.284519 11.446945 
dram[1]:  9.608696  9.973843 10.871345 10.139326  9.221505  8.711636  9.083333 10.454361  8.717315  9.572379  8.893976 10.040094 10.576052 10.197403 11.010753 11.987302 
dram[2]:  9.391837  7.856471 10.158151  8.673184  9.582996  8.264775  9.983505  8.331754  9.438597  8.425675  9.453725  8.216867 10.226158  9.988505 11.380953  9.869388 
dram[3]:  9.774704  9.296729 10.129754 10.616046  8.782313  8.780041 10.586065  9.203821  9.242765  9.010889 10.639225  8.640394  9.969621 10.550161 11.028986 10.648084 
dram[4]:  8.012165  9.555555  9.477342  9.918660  8.018518  9.341846  8.709359  9.944099  8.237778  9.233276  8.376471  9.222988 10.007722 10.591549 10.098765 11.427652 
dram[5]: 10.670185 10.503480 11.772307 10.852792  9.670354  9.357693 10.195402 11.306265  9.279851  9.900185  9.461140  9.932331 10.620579 12.318937 12.057471 12.604240 
average row locality = 384956/39847 = 9.660852
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1401       974      1407      1117      1626      1112      1622      1203      1824       917      1366       819      1269       786      1198 
dram[1]:      1198      1529      1246      1536      1434      1766      1450      1751      1638      1963      1229      1446      1089      1352      1029      1290 
dram[2]:      1401       953      1417       966      1621      1121      1636      1102      1823      1207      1404       862      1272       820      1207       774 
dram[3]:      1523      1203      1544      1235      1763      1444      1759      1437      1960      1648      1494      1166      1352      1089      1301      1019 
dram[4]:       936      1405       976      1406      1105      1627      1109      1619      1195      1824       907      1339       813      1270       786      1194 
dram[5]:      1276      1382      1334      1394      1520      1597      1525      1585      1695      1781      1264      1310      1141      1231      1099      1169 
total dram writes = 126866
bank skew: 1963/774 = 2.54
chip skew: 22946/19511 = 1.18
average mf latency per bank:
dram[0]:       6174      4329      5941      4570      5221      3759      5497      3803      5049      3641      5450      4063      5451      3888      5119      4024
dram[1]:       4326      4514      4346      4478      4084      4098      4415      4216      3938      3679      4196      3922      3720      3557      3866      3908
dram[2]:       4286      5720      4481      5759      3722      4945      3596      5462      3466      4895      3743      5644      3432      5306      3748      5331
dram[3]:       4261      4070      4326      4294      3888      3715      3968      4010      3567      3431      3787      3840      3506      3366      3775      3574
dram[4]:       6395      4177      5919      4481      5195      3574      5375      3623      4911      3397      5329      3705      5533      3361      5365      3908
dram[5]:       4048      4836      4041      4995      3745      4413      4074      4590      3839      3893      3937      4321      3538      3838      3522      4210
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        719      1050       808      1145       769      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057       700      1131       685      1489       768      1503       910      1381      1018      1384      1098      1026      1083       952       951
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        704       915       773      1185       799      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2157331 n_act=6426 n_pre=6410 n_ref_event=0 n_req=60238 n_rd=44222 n_rd_L2_A=0 n_write=0 n_wr_bk=19583 bw_util=0.05713
n_activity=340659 dram_eff=0.3746
bk0: 2548a 2205232i bk1: 3468a 2197239i bk2: 2302a 2209822i bk3: 2998a 2203294i bk4: 2574a 2205133i bk5: 3450a 2196589i bk6: 2602a 2207218i bk7: 3480a 2199830i bk8: 2752a 2203841i bk9: 3914a 2193984i bk10: 2126a 2207264i bk11: 2950a 2201304i bk12: 1940a 2210693i bk13: 2740a 2202060i bk14: 1804a 2212412i bk15: 2574a 2206208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893506
Row_Buffer_Locality_read = 0.944779
Row_Buffer_Locality_write = 0.751936
Bank_Level_Parallism = 1.968931
Bank_Level_Parallism_Col = 1.930733
Bank_Level_Parallism_Ready = 1.155639
write_to_read_ratio_blp_rw_average = 0.498348
GrpLevelPara = 1.492610 

BW Util details:
bwutil = 0.057127 
total_CMD = 2233792 
util_bw = 127610 
Wasted_Col = 100797 
Wasted_Row = 47684 
Idle = 1957701 

BW Util Bottlenecks: 
RCDc_limit = 23557 
RCDWRc_limit = 19326 
WTRc_limit = 16142 
RTWc_limit = 65280 
CCDLc_limit = 51421 
rwq = 0 
CCDLc_limit_alone = 34544 
WTRc_limit_alone = 14462 
RTWc_limit_alone = 50083 

Commands details: 
total_CMD = 2233792 
n_nop = 2157331 
Read = 44222 
Write = 0 
L2_Alloc = 0 
L2_WB = 19583 
n_act = 6426 
n_pre = 6410 
n_ref = 0 
n_req = 60238 
total_req = 63805 

Dual Bus Interface Util: 
issued_total_row = 12836 
issued_total_col = 63805 
Row_Bus_Util =  0.005746 
CoL_Bus_Util = 0.028564 
Either_Row_CoL_Bus_Util = 0.034229 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002354 
queue_avg = 0.885512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.885512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2146975 n_act=7037 n_pre=7021 n_ref_event=0 n_req=68810 n_rd=50038 n_rd_L2_A=0 n_write=0 n_wr_bk=22946 bw_util=0.06535
n_activity=366736 dram_eff=0.398
bk0: 3012a 2197891i bk1: 3706a 2192787i bk2: 2702a 2204114i bk3: 3230a 2198773i bk4: 3134a 2196109i bk5: 3726a 2189352i bk6: 3180a 2197881i bk7: 3700a 2196001i bk8: 3604a 2193005i bk9: 4148a 2190551i bk10: 2690a 2200951i bk11: 3058a 2197680i bk12: 2392a 2203030i bk13: 2828a 2198101i bk14: 2230a 2208228i bk15: 2698a 2203962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897936
Row_Buffer_Locality_read = 0.946081
Row_Buffer_Locality_write = 0.769604
Bank_Level_Parallism = 2.137533
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.192035
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065345 
total_CMD = 2233792 
util_bw = 145968 
Wasted_Col = 108165 
Wasted_Row = 48337 
Idle = 1931322 

BW Util Bottlenecks: 
RCDc_limit = 25128 
RCDWRc_limit = 19860 
WTRc_limit = 19560 
RTWc_limit = 76997 
CCDLc_limit = 55119 
rwq = 0 
CCDLc_limit_alone = 36677 
WTRc_limit_alone = 17621 
RTWc_limit_alone = 60494 

Commands details: 
total_CMD = 2233792 
n_nop = 2146975 
Read = 50038 
Write = 0 
L2_Alloc = 0 
L2_WB = 22946 
n_act = 7037 
n_pre = 7021 
n_ref = 0 
n_req = 68810 
total_req = 72984 

Dual Bus Interface Util: 
issued_total_row = 14058 
issued_total_col = 72984 
Row_Bus_Util =  0.006293 
CoL_Bus_Util = 0.032673 
Either_Row_CoL_Bus_Util = 0.038865 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.002592 
queue_avg = 1.076057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2157236 n_act=6499 n_pre=6483 n_ref_event=0 n_req=60209 n_rd=44194 n_rd_L2_A=0 n_write=0 n_wr_bk=19586 bw_util=0.0571
n_activity=342263 dram_eff=0.3727
bk0: 3474a 2197595i bk1: 2558a 2205417i bk2: 3016a 2203382i bk3: 2296a 2209329i bk4: 3432a 2197499i bk5: 2576a 2204663i bk6: 3504a 2199727i bk7: 2590a 2206838i bk8: 3908a 2194029i bk9: 2750a 2204188i bk10: 3042a 2201041i bk11: 2014a 2209485i bk12: 2732a 2201557i bk13: 1936a 2210794i bk14: 2594a 2205533i bk15: 1772a 2212601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892292
Row_Buffer_Locality_read = 0.944087
Row_Buffer_Locality_write = 0.749360
Bank_Level_Parallism = 1.951763
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057105 
total_CMD = 2233792 
util_bw = 127560 
Wasted_Col = 101389 
Wasted_Row = 48551 
Idle = 1956292 

BW Util Bottlenecks: 
RCDc_limit = 23834 
RCDWRc_limit = 19436 
WTRc_limit = 16347 
RTWc_limit = 63365 
CCDLc_limit = 50841 
rwq = 0 
CCDLc_limit_alone = 34248 
WTRc_limit_alone = 14739 
RTWc_limit_alone = 48380 

Commands details: 
total_CMD = 2233792 
n_nop = 2157236 
Read = 44194 
Write = 0 
L2_Alloc = 0 
L2_WB = 19586 
n_act = 6499 
n_pre = 6483 
n_ref = 0 
n_req = 60209 
total_req = 63780 

Dual Bus Interface Util: 
issued_total_row = 12982 
issued_total_col = 63780 
Row_Bus_Util =  0.005812 
CoL_Bus_Util = 0.028552 
Either_Row_CoL_Bus_Util = 0.034272 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002691 
queue_avg = 0.856883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.856883
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2146831 n_act=7111 n_pre=7095 n_ref_event=0 n_req=68809 n_rd=50046 n_rd_L2_A=0 n_write=0 n_wr_bk=22937 bw_util=0.06534
n_activity=367203 dram_eff=0.3975
bk0: 3700a 2192451i bk1: 3008a 2197822i bk2: 3242a 2198156i bk3: 2696a 2203950i bk4: 3726a 2190590i bk5: 3148a 2195815i bk6: 3708a 2195919i bk7: 3164a 2198253i bk8: 4146a 2189610i bk9: 3626a 2191984i bk10: 3158a 2198805i bk11: 2560a 2199884i bk12: 2840a 2197050i bk13: 2384a 2204351i bk14: 2720a 2202669i bk15: 2220a 2208837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896874
Row_Buffer_Locality_read = 0.945670
Row_Buffer_Locality_write = 0.766722
Bank_Level_Parallism = 2.136820
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065344 
total_CMD = 2233792 
util_bw = 145966 
Wasted_Col = 108292 
Wasted_Row = 49170 
Idle = 1930364 

BW Util Bottlenecks: 
RCDc_limit = 25434 
RCDWRc_limit = 19885 
WTRc_limit = 19102 
RTWc_limit = 78135 
CCDLc_limit = 54750 
rwq = 0 
CCDLc_limit_alone = 36497 
WTRc_limit_alone = 17295 
RTWc_limit_alone = 61689 

Commands details: 
total_CMD = 2233792 
n_nop = 2146831 
Read = 50046 
Write = 0 
L2_Alloc = 0 
L2_WB = 22937 
n_act = 7111 
n_pre = 7095 
n_ref = 0 
n_req = 68809 
total_req = 72983 

Dual Bus Interface Util: 
issued_total_row = 14206 
issued_total_col = 72983 
Row_Bus_Util =  0.006360 
CoL_Bus_Util = 0.032672 
Either_Row_CoL_Bus_Util = 0.038930 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.002622 
queue_avg = 1.065742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2157553 n_act=6458 n_pre=6442 n_ref_event=463904 n_req=60002 n_rd=44036 n_rd_L2_A=0 n_write=0 n_wr_bk=19511 bw_util=0.0569
n_activity=338818 dram_eff=0.3751
bk0: 2526a 2205754i bk1: 3424a 2197218i bk2: 2322a 2210369i bk3: 2994a 2202992i bk4: 2556a 2204462i bk5: 3446a 2195736i bk6: 2606a 2207217i bk7: 3476a 2199582i bk8: 2724a 2203460i bk9: 3908a 2193573i bk10: 2098a 2208188i bk11: 2920a 2200070i bk12: 1926a 2210186i bk13: 2738a 2201682i bk14: 1800a 2213191i bk15: 2572a 2206714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892620
Row_Buffer_Locality_read = 0.944318
Row_Buffer_Locality_write = 0.750031
Bank_Level_Parallism = 1.983997
Bank_Level_Parallism_Col = 1.934030
Bank_Level_Parallism_Ready = 1.152841
write_to_read_ratio_blp_rw_average = 0.496962
GrpLevelPara = 1.489863 

BW Util details:
bwutil = 0.056896 
total_CMD = 2233792 
util_bw = 127094 
Wasted_Col = 100925 
Wasted_Row = 46664 
Idle = 1959109 

BW Util Bottlenecks: 
RCDc_limit = 23556 
RCDWRc_limit = 19368 
WTRc_limit = 16827 
RTWc_limit = 65779 
CCDLc_limit = 51211 
rwq = 0 
CCDLc_limit_alone = 34115 
WTRc_limit_alone = 15168 
RTWc_limit_alone = 50342 

Commands details: 
total_CMD = 2233792 
n_nop = 2157553 
Read = 44036 
Write = 0 
L2_Alloc = 0 
L2_WB = 19511 
n_act = 6458 
n_pre = 6442 
n_ref = 463904 
n_req = 60002 
total_req = 63547 

Dual Bus Interface Util: 
issued_total_row = 12900 
issued_total_col = 63547 
Row_Bus_Util =  0.005775 
CoL_Bus_Util = 0.028448 
Either_Row_CoL_Bus_Util = 0.034130 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002728 
queue_avg = 0.880728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2233792 n_nop=2150197 n_act=6400 n_pre=6384 n_ref_event=0 n_req=66888 n_rd=48730 n_rd_L2_A=0 n_write=0 n_wr_bk=22303 bw_util=0.0636
n_activity=348041 dram_eff=0.4082
bk0: 2998a 2199263i bk1: 3420a 2195175i bk2: 2722a 2202835i bk3: 3136a 2200120i bk4: 3130a 2194914i bk5: 3592a 2192168i bk6: 3180a 2197776i bk7: 3584a 2196942i bk8: 3584a 2192709i bk9: 3930a 2191463i bk10: 2610a 2199961i bk11: 2900a 2199325i bk12: 2372a 2202570i bk13: 2728a 2202568i bk14: 2234a 2206453i bk15: 2610a 2205898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904542
Row_Buffer_Locality_read = 0.950605
Row_Buffer_Locality_write = 0.780923
Bank_Level_Parallism = 2.216309
Bank_Level_Parallism_Col = 2.155555
Bank_Level_Parallism_Ready = 1.190942
write_to_read_ratio_blp_rw_average = 0.528761
GrpLevelPara = 1.675537 

BW Util details:
bwutil = 0.063599 
total_CMD = 2233792 
util_bw = 142066 
Wasted_Col = 104549 
Wasted_Row = 39350 
Idle = 1947827 

BW Util Bottlenecks: 
RCDc_limit = 22222 
RCDWRc_limit = 17716 
WTRc_limit = 20047 
RTWc_limit = 84135 
CCDLc_limit = 50892 
rwq = 0 
CCDLc_limit_alone = 35681 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2233792 
n_nop = 2150197 
Read = 48730 
Write = 0 
L2_Alloc = 0 
L2_WB = 22303 
n_act = 6400 
n_pre = 6384 
n_ref = 0 
n_req = 66888 
total_req = 71033 

Dual Bus Interface Util: 
issued_total_row = 12784 
issued_total_col = 71033 
Row_Bus_Util =  0.005723 
CoL_Bus_Util = 0.031799 
Either_Row_CoL_Bus_Util = 0.037423 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002656 
queue_avg = 0.984445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157382, Miss = 25122, Miss_rate = 0.160, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 175282, Miss = 33618, Miss_rate = 0.192, Pending_hits = 11158, Reservation_fails = 8991
L2_cache_bank[2]: Access = 161240, Miss = 30352, Miss_rate = 0.188, Pending_hits = 10215, Reservation_fails = 8009
L2_cache_bank[3]: Access = 184562, Miss = 35954, Miss_rate = 0.195, Pending_hits = 11604, Reservation_fails = 12239
L2_cache_bank[4]: Access = 173704, Miss = 33758, Miss_rate = 0.194, Pending_hits = 10998, Reservation_fails = 8489
L2_cache_bank[5]: Access = 157716, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 182834, Miss = 36106, Miss_rate = 0.197, Pending_hits = 11149, Reservation_fails = 8499
L2_cache_bank[7]: Access = 163070, Miss = 30172, Miss_rate = 0.185, Pending_hits = 10438, Reservation_fails = 7797
L2_cache_bank[8]: Access = 155596, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 174166, Miss = 33502, Miss_rate = 0.192, Pending_hits = 11050, Reservation_fails = 8727
L2_cache_bank[10]: Access = 162018, Miss = 30218, Miss_rate = 0.187, Pending_hits = 10049, Reservation_fails = 6721
L2_cache_bank[11]: Access = 182228, Miss = 34130, Miss_rate = 0.187, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2029798
L2_total_cache_misses = 372888
L2_total_cache_miss_rate = 0.1837
L2_total_cache_pending_hits = 123866
L2_total_cache_reservation_fails = 99732
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3364
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 682
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3428
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 118
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2029798
icnt_total_pkts_simt_to_mem=766276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05084
	minimum = 5
	maximum = 14
Network latency average = 5.05084
	minimum = 5
	maximum = 14
Slowest packet = 2615660
Flit latency average = 5.00877
	minimum = 5
	maximum = 14
Slowest flit = 2787865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113203
	minimum = 0 (at node 1)
	maximum = 0.0370601 (at node 22)
Accepted packet rate average = 0.0113203
	minimum = 0 (at node 1)
	maximum = 0.0219874 (at node 0)
Injected flit rate average = 0.0118109
	minimum = 0 (at node 1)
	maximum = 0.0370601 (at node 22)
Accepted flit rate average= 0.0118109
	minimum = 0 (at node 1)
	maximum = 0.0219874 (at node 0)
Injected packet length average = 1.04334
Accepted packet length average = 1.04334
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3125 (62 samples)
	minimum = 5 (62 samples)
	maximum = 221.565 (62 samples)
Network latency average = 20.0384 (62 samples)
	minimum = 5 (62 samples)
	maximum = 218.823 (62 samples)
Flit latency average = 19.2084 (62 samples)
	minimum = 5 (62 samples)
	maximum = 218.371 (62 samples)
Fragmentation average = 0.00140705 (62 samples)
	minimum = 0 (62 samples)
	maximum = 48.9194 (62 samples)
Injected packet rate average = 0.0708174 (62 samples)
	minimum = 0.0259042 (62 samples)
	maximum = 0.194606 (62 samples)
Accepted packet rate average = 0.0708174 (62 samples)
	minimum = 0.0254085 (62 samples)
	maximum = 0.108537 (62 samples)
Injected flit rate average = 0.0754466 (62 samples)
	minimum = 0.0335414 (62 samples)
	maximum = 0.194782 (62 samples)
Accepted flit rate average = 0.0754466 (62 samples)
	minimum = 0.0339589 (62 samples)
	maximum = 0.108537 (62 samples)
Injected packet size average = 1.06537 (62 samples)
Accepted packet size average = 1.06537 (62 samples)
Hops average = 1 (62 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 52 sec (5992 sec)
gpgpu_simulation_rate = 40893 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 63 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 63 '_Z12lud_internalPfii'
Destroy streams for kernel 63: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 63 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 7996
gpu_sim_insn = 2880768
gpu_ipc =     360.2761
gpu_tot_sim_cycle = 1700296
gpu_tot_sim_insn = 247914408
gpu_tot_ipc =     145.8066
gpu_tot_issued_cta = 10493
gpu_occupancy = 70.6142% 
gpu_tot_occupancy = 31.2064% 
max_total_param_size = 0
gpu_stall_dramfull = 184295
gpu_stall_icnt2sh    = 345862
partiton_level_parallism =       0.8817
partiton_level_parallism_total  =       0.3533
partiton_level_parallism_util =       1.7382
partiton_level_parallism_util_total  =       1.7639
L2_BW  =      68.1525 GB/Sec
L2_BW_total  =      27.0614 GB/Sec
gpu_total_sim_rate=41113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4075778
	L1I_total_cache_misses = 68818
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48946
L1D_cache:
	L1D_cache_core[0]: Access = 45458, Miss = 27438, Miss_rate = 0.604, Pending_hits = 2856, Reservation_fails = 18768
	L1D_cache_core[1]: Access = 45394, Miss = 27665, Miss_rate = 0.609, Pending_hits = 3025, Reservation_fails = 19671
	L1D_cache_core[2]: Access = 45395, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2672, Reservation_fails = 17915
	L1D_cache_core[3]: Access = 44609, Miss = 27509, Miss_rate = 0.617, Pending_hits = 2776, Reservation_fails = 22214
	L1D_cache_core[4]: Access = 45089, Miss = 26912, Miss_rate = 0.597, Pending_hits = 3052, Reservation_fails = 18600
	L1D_cache_core[5]: Access = 45714, Miss = 27845, Miss_rate = 0.609, Pending_hits = 2995, Reservation_fails = 15461
	L1D_cache_core[6]: Access = 45299, Miss = 27644, Miss_rate = 0.610, Pending_hits = 2965, Reservation_fails = 18167
	L1D_cache_core[7]: Access = 45136, Miss = 27061, Miss_rate = 0.600, Pending_hits = 2925, Reservation_fails = 15771
	L1D_cache_core[8]: Access = 46128, Miss = 27897, Miss_rate = 0.605, Pending_hits = 2800, Reservation_fails = 14598
	L1D_cache_core[9]: Access = 44912, Miss = 26986, Miss_rate = 0.601, Pending_hits = 3016, Reservation_fails = 20972
	L1D_cache_core[10]: Access = 44943, Miss = 27718, Miss_rate = 0.617, Pending_hits = 2808, Reservation_fails = 24038
	L1D_cache_core[11]: Access = 45457, Miss = 27577, Miss_rate = 0.607, Pending_hits = 2794, Reservation_fails = 19617
	L1D_cache_core[12]: Access = 44817, Miss = 27559, Miss_rate = 0.615, Pending_hits = 2819, Reservation_fails = 21633
	L1D_cache_core[13]: Access = 44834, Miss = 27475, Miss_rate = 0.613, Pending_hits = 2901, Reservation_fails = 20835
	L1D_cache_core[14]: Access = 44289, Miss = 26788, Miss_rate = 0.605, Pending_hits = 2614, Reservation_fails = 21775
	L1D_total_cache_accesses = 677474
	L1D_total_cache_misses = 411715
	L1D_total_cache_miss_rate = 0.6077
	L1D_total_cache_pending_hits = 43018
	L1D_total_cache_reservation_fails = 290035
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244839
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8239
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 54804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 875960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14163
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12967
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111424
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 54804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38080
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 893048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 76649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37601
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14163
ctas_completed 10493, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 22761, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 257818848
gpgpu_n_tot_w_icount = 8056839
gpgpu_n_stall_shd_mem = 458107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 400720
gpgpu_n_mem_write_global = 174482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8047872
gpgpu_n_store_insn = 2791712
gpgpu_n_shmem_insn = 90216728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790496
gpgpu_n_shmem_bkconflict = 109368
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1605470	W0_Idle:13052166	W0_Scoreboard:10300113	W1:6636	W2:6216	W3:5796	W4:5376	W5:4956	W6:4536	W7:4116	W8:3696	W9:3276	W10:2856	W11:2436	W12:2016	W13:1596	W14:1176	W15:714	W16:526470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4162497	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205760 {8:400720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12562704 {72:174482,}
traffic_breakdown_coretomem[INST_ACC_R] = 204504 {8:25563,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64115200 {40:1602880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791712 {8:348964,}
traffic_breakdown_memtocore[INST_ACC_R] = 4090080 {40:102252,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116767 	25724 	21542 	35063 	79836 	67447 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1070551 	724360 	142593 	14370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24233 	1062 	204 	505245 	28435 	27440 	10965 	2487 	709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	217969 	261041 	251081 	301885 	717287 	202565 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1319 	507 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.565489  9.326347 10.082524  7.968037  9.415842  8.769231  9.917526  8.466063  9.448337  8.146893  9.741627  9.845283 10.498608 10.284519 11.446945 
dram[1]:  9.590362  9.961847 10.871345 10.155056  9.225806  8.715009  9.083333 10.454361  8.708995  9.548014  8.901205 10.047170 10.576052 10.197403 11.010753 11.990477 
dram[2]:  9.382892  7.856471 10.165450  8.673184  9.582996  8.264775  9.983505  8.331754  9.446585  8.425675  9.439189  8.216867 10.253406  9.988505 11.380953  9.869388 
dram[3]:  9.765286  9.282051 10.145413 10.616046  8.785714  8.784114 10.586065  9.203821  9.206070  9.003623 10.646489  8.645320  9.969621 10.550161 11.046377 10.648084 
dram[4]:  8.012165  9.514584  9.477342  9.923445  8.018518  9.341846  8.709359  9.944099  8.237778  9.234589  8.376471  9.227586 10.007722 10.622535 10.098765 11.427652 
dram[5]: 10.670185 10.508121 11.772307 10.852792  9.670354  9.361539 10.195402 11.306265  9.266294  9.885609  9.444445  9.932331 10.620579 12.318937 12.057471 12.604240 
average row locality = 385156/39873 = 9.659569
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1405       974      1410      1117      1626      1112      1622      1203      1829       917      1369       819      1271       786      1198 
dram[1]:      1200      1533      1246      1539      1436      1768      1450      1751      1642      1969      1232      1449      1089      1352      1029      1291 
dram[2]:      1406       953      1420       966      1621      1121      1636      1102      1829      1207      1407       862      1274       820      1207       774 
dram[3]:      1528      1206      1547      1235      1765      1446      1759      1437      1966      1653      1497      1168      1352      1089      1303      1019 
dram[4]:       936      1410       976      1408      1105      1627      1109      1619      1195      1830       907      1341       813      1273       786      1194 
dram[5]:      1276      1384      1334      1394      1520      1599      1525      1585      1697      1783      1267      1310      1141      1231      1099      1169 
total dram writes = 126994
bank skew: 1969/774 = 2.54
chip skew: 22976/19529 = 1.18
average mf latency per bank:
dram[0]:       6174      4364      5941      4598      5221      3798      5497      3823      5049      3646      5450      4185      5451      3921      5119      4067
dram[1]:       4508      4565      4536      4530      4182      4139      4484      4231      3993      3684      4332      4115      3925      3621      4082      3946
dram[2]:       4319      5720      4510      5759      3754      4945      3614      5462      3470      4895      3867      5644      3467      5306      3792      5331
dram[3]:       4309      4288      4378      4489      3923      3832      3983      4085      3572      3487      3966      4035      3568      3606      3811      3828
dram[4]:       6395      4216      5919      4515      5195      3613      5375      3643      4911      3402      5329      3913      5533      3397      5365      3959
dram[5]:       4229      4884      4229      5046      3869      4442      4139      4608      3901      3906      4076      4570      3739      3892      3724      4247
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        831      1050       816      1145       783      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1144      1131      1135      1489      1147      1503       910      1381      1018      1384      1098      1026      1083       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        869       915       900      1185       845      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2167850 n_act=6429 n_pre=6413 n_ref_event=0 n_req=60267 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19600 bw_util=0.05688
n_activity=341034 dram_eff=0.3744
bk0: 2548a 2215786i bk1: 3468a 2207773i bk2: 2302a 2220375i bk3: 2998a 2213848i bk4: 2574a 2215687i bk5: 3450a 2207144i bk6: 2602a 2217773i bk7: 3480a 2210385i bk8: 2752a 2214396i bk9: 3918a 2204475i bk10: 2126a 2217816i bk11: 2950a 2211857i bk12: 1940a 2221246i bk13: 2748a 2212562i bk14: 1804a 2222965i bk15: 2574a 2216762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893507
Row_Buffer_Locality_read = 0.944794
Row_Buffer_Locality_write = 0.752011
Bank_Level_Parallism = 1.968356
Bank_Level_Parallism_Col = 1.930202
Bank_Level_Parallism_Ready = 1.155569
write_to_read_ratio_blp_rw_average = 0.498374
GrpLevelPara = 1.492328 

BW Util details:
bwutil = 0.056884 
total_CMD = 2244346 
util_bw = 127668 
Wasted_Col = 100882 
Wasted_Row = 47718 
Idle = 1968078 

BW Util Bottlenecks: 
RCDc_limit = 23557 
RCDWRc_limit = 19347 
WTRc_limit = 16169 
RTWc_limit = 65310 
CCDLc_limit = 51434 
rwq = 0 
CCDLc_limit_alone = 34551 
WTRc_limit_alone = 14486 
RTWc_limit_alone = 50110 

Commands details: 
total_CMD = 2244346 
n_nop = 2167850 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19600 
n_act = 6429 
n_pre = 6413 
n_ref = 0 
n_req = 60267 
total_req = 63834 

Dual Bus Interface Util: 
issued_total_row = 12842 
issued_total_col = 63834 
Row_Bus_Util =  0.005722 
CoL_Bus_Util = 0.028442 
Either_Row_CoL_Bus_Util = 0.034084 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002353 
queue_avg = 0.881453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.881453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2157475 n_act=7043 n_pre=7027 n_ref_event=0 n_req=68852 n_rd=50050 n_rd_L2_A=0 n_write=0 n_wr_bk=22976 bw_util=0.06508
n_activity=367296 dram_eff=0.3976
bk0: 3012a 2208427i bk1: 3706a 2203321i bk2: 2702a 2214666i bk3: 3234a 2209322i bk4: 3134a 2206662i bk5: 3726a 2199906i bk6: 3180a 2208435i bk7: 3700a 2206557i bk8: 3604a 2203540i bk9: 4156a 2200958i bk10: 2690a 2211501i bk11: 3058a 2208231i bk12: 2392a 2213582i bk13: 2828a 2208655i bk14: 2230a 2218782i bk15: 2698a 2214499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897911
Row_Buffer_Locality_read = 0.946094
Row_Buffer_Locality_write = 0.769652
Bank_Level_Parallism = 2.136565
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065076 
total_CMD = 2244346 
util_bw = 146052 
Wasted_Col = 108263 
Wasted_Row = 48441 
Idle = 1941590 

BW Util Bottlenecks: 
RCDc_limit = 25128 
RCDWRc_limit = 19902 
WTRc_limit = 19578 
RTWc_limit = 77030 
CCDLc_limit = 55134 
rwq = 0 
CCDLc_limit_alone = 36684 
WTRc_limit_alone = 17637 
RTWc_limit_alone = 60521 

Commands details: 
total_CMD = 2244346 
n_nop = 2157475 
Read = 50050 
Write = 0 
L2_Alloc = 0 
L2_WB = 22976 
n_act = 7043 
n_pre = 7027 
n_ref = 0 
n_req = 68852 
total_req = 73026 

Dual Bus Interface Util: 
issued_total_row = 14070 
issued_total_col = 73026 
Row_Bus_Util =  0.006269 
CoL_Bus_Util = 0.032538 
Either_Row_CoL_Bus_Util = 0.038707 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.002590 
queue_avg = 1.071065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2167749 n_act=6502 n_pre=6486 n_ref_event=0 n_req=60244 n_rd=44210 n_rd_L2_A=0 n_write=0 n_wr_bk=19605 bw_util=0.05687
n_activity=342681 dram_eff=0.3724
bk0: 3474a 2208127i bk1: 2558a 2215969i bk2: 3016a 2213935i bk3: 2296a 2219883i bk4: 3432a 2208054i bk5: 2576a 2215218i bk6: 3504a 2210283i bk7: 2590a 2217394i bk8: 3916a 2204516i bk9: 2750a 2214742i bk10: 3042a 2211575i bk11: 2014a 2220037i bk12: 2740a 2212058i bk13: 1936a 2221347i bk14: 2594a 2216086i bk15: 1772a 2223155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892305
Row_Buffer_Locality_read = 0.944108
Row_Buffer_Locality_write = 0.749470
Bank_Level_Parallism = 1.951079
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056867 
total_CMD = 2244346 
util_bw = 127630 
Wasted_Col = 101496 
Wasted_Row = 48587 
Idle = 1966633 

BW Util Bottlenecks: 
RCDc_limit = 23834 
RCDWRc_limit = 19457 
WTRc_limit = 16383 
RTWc_limit = 63405 
CCDLc_limit = 50859 
rwq = 0 
CCDLc_limit_alone = 34258 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 48416 

Commands details: 
total_CMD = 2244346 
n_nop = 2167749 
Read = 44210 
Write = 0 
L2_Alloc = 0 
L2_WB = 19605 
n_act = 6502 
n_pre = 6486 
n_ref = 0 
n_req = 60244 
total_req = 63815 

Dual Bus Interface Util: 
issued_total_row = 12988 
issued_total_col = 63815 
Row_Bus_Util =  0.005787 
CoL_Bus_Util = 0.028434 
Either_Row_CoL_Bus_Util = 0.034129 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002689 
queue_avg = 0.852994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.852994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2157322 n_act=7118 n_pre=7102 n_ref_event=0 n_req=68858 n_rd=50062 n_rd_L2_A=0 n_write=0 n_wr_bk=22970 bw_util=0.06508
n_activity=367842 dram_eff=0.3971
bk0: 3700a 2202987i bk1: 3008a 2208354i bk2: 3246a 2208705i bk3: 2696a 2214503i bk4: 3726a 2201143i bk5: 3148a 2206369i bk6: 3708a 2206474i bk7: 3164a 2208810i bk8: 4154a 2199986i bk9: 3626a 2202515i bk10: 3158a 2209354i bk11: 2560a 2210436i bk12: 2840a 2207604i bk13: 2384a 2214906i bk14: 2724a 2213181i bk15: 2220a 2219392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896846
Row_Buffer_Locality_read = 0.945667
Row_Buffer_Locality_write = 0.766812
Bank_Level_Parallism = 2.135626
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.065081 
total_CMD = 2244346 
util_bw = 146064 
Wasted_Col = 108421 
Wasted_Row = 49292 
Idle = 1940569 

BW Util Bottlenecks: 
RCDc_limit = 25446 
RCDWRc_limit = 19924 
WTRc_limit = 19129 
RTWc_limit = 78178 
CCDLc_limit = 54770 
rwq = 0 
CCDLc_limit_alone = 36507 
WTRc_limit_alone = 17319 
RTWc_limit_alone = 61725 

Commands details: 
total_CMD = 2244346 
n_nop = 2157322 
Read = 50062 
Write = 0 
L2_Alloc = 0 
L2_WB = 22970 
n_act = 7118 
n_pre = 7102 
n_ref = 0 
n_req = 68858 
total_req = 73032 

Dual Bus Interface Util: 
issued_total_row = 14220 
issued_total_col = 73032 
Row_Bus_Util =  0.006336 
CoL_Bus_Util = 0.032540 
Either_Row_CoL_Bus_Util = 0.038775 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.002620 
queue_avg = 1.060889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2168065 n_act=6462 n_pre=6446 n_ref_event=463904 n_req=60036 n_rd=44052 n_rd_L2_A=0 n_write=0 n_wr_bk=19529 bw_util=0.05666
n_activity=339232 dram_eff=0.3749
bk0: 2526a 2216310i bk1: 3428a 2207704i bk2: 2322a 2220919i bk3: 2994a 2213544i bk4: 2556a 2215014i bk5: 3446a 2206288i bk6: 2606a 2217770i bk7: 3476a 2210136i bk8: 2724a 2214015i bk9: 3912a 2204084i bk10: 2098a 2218741i bk11: 2920a 2210623i bk12: 1926a 2220740i bk13: 2746a 2212185i bk14: 1800a 2223747i bk15: 2572a 2217270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892614
Row_Buffer_Locality_read = 0.944316
Row_Buffer_Locality_write = 0.750125
Bank_Level_Parallism = 1.983283
Bank_Level_Parallism_Col = 1.933401
Bank_Level_Parallism_Ready = 1.152760
write_to_read_ratio_blp_rw_average = 0.496943
GrpLevelPara = 1.489533 

BW Util details:
bwutil = 0.056659 
total_CMD = 2244346 
util_bw = 127162 
Wasted_Col = 101025 
Wasted_Row = 46710 
Idle = 1969449 

BW Util Bottlenecks: 
RCDc_limit = 23568 
RCDWRc_limit = 19389 
WTRc_limit = 16855 
RTWc_limit = 65809 
CCDLc_limit = 51227 
rwq = 0 
CCDLc_limit_alone = 34125 
WTRc_limit_alone = 15193 
RTWc_limit_alone = 50369 

Commands details: 
total_CMD = 2244346 
n_nop = 2168065 
Read = 44052 
Write = 0 
L2_Alloc = 0 
L2_WB = 19529 
n_act = 6462 
n_pre = 6446 
n_ref = 463904 
n_req = 60036 
total_req = 63581 

Dual Bus Interface Util: 
issued_total_row = 12908 
issued_total_col = 63581 
Row_Bus_Util =  0.005751 
CoL_Bus_Util = 0.028329 
Either_Row_CoL_Bus_Util = 0.033988 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002727 
queue_avg = 0.876722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876722
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244346 n_nop=2160734 n_act=6403 n_pre=6387 n_ref_event=0 n_req=66899 n_rd=48730 n_rd_L2_A=0 n_write=0 n_wr_bk=22314 bw_util=0.06331
n_activity=348211 dram_eff=0.4081
bk0: 2998a 2209817i bk1: 3420a 2205729i bk2: 2722a 2213389i bk3: 3136a 2210674i bk4: 3130a 2205468i bk5: 3592a 2202722i bk6: 3180a 2208331i bk7: 3584a 2207499i bk8: 3584a 2203246i bk9: 3930a 2201998i bk10: 2610a 2210494i bk11: 2900a 2209875i bk12: 2372a 2213121i bk13: 2728a 2213121i bk14: 2234a 2217007i bk15: 2610a 2216452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904513
Row_Buffer_Locality_read = 0.950605
Row_Buffer_Locality_write = 0.780891
Bank_Level_Parallism = 2.216092
Bank_Level_Parallism_Col = 2.155421
Bank_Level_Parallism_Ready = 1.190913
write_to_read_ratio_blp_rw_average = 0.528817
GrpLevelPara = 1.675460 

BW Util details:
bwutil = 0.063309 
total_CMD = 2244346 
util_bw = 142088 
Wasted_Col = 104568 
Wasted_Row = 39376 
Idle = 1958314 

BW Util Bottlenecks: 
RCDc_limit = 22222 
RCDWRc_limit = 17735 
WTRc_limit = 20047 
RTWc_limit = 84135 
CCDLc_limit = 50892 
rwq = 0 
CCDLc_limit_alone = 35681 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2244346 
n_nop = 2160734 
Read = 48730 
Write = 0 
L2_Alloc = 0 
L2_WB = 22314 
n_act = 6403 
n_pre = 6387 
n_ref = 0 
n_req = 66899 
total_req = 71044 

Dual Bus Interface Util: 
issued_total_row = 12790 
issued_total_col = 71044 
Row_Bus_Util =  0.005699 
CoL_Bus_Util = 0.031655 
Either_Row_CoL_Bus_Util = 0.037255 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002655 
queue_avg = 0.979816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.979816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157382, Miss = 25122, Miss_rate = 0.160, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 177418, Miss = 33662, Miss_rate = 0.190, Pending_hits = 11166, Reservation_fails = 8991
L2_cache_bank[2]: Access = 164938, Miss = 30380, Miss_rate = 0.184, Pending_hits = 10215, Reservation_fails = 8009
L2_cache_bank[3]: Access = 186662, Miss = 36002, Miss_rate = 0.193, Pending_hits = 11611, Reservation_fails = 12239
L2_cache_bank[4]: Access = 175832, Miss = 33810, Miss_rate = 0.192, Pending_hits = 11006, Reservation_fails = 8489
L2_cache_bank[5]: Access = 157808, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 184926, Miss = 36162, Miss_rate = 0.196, Pending_hits = 11161, Reservation_fails = 8499
L2_cache_bank[7]: Access = 166926, Miss = 30198, Miss_rate = 0.181, Pending_hits = 10438, Reservation_fails = 7797
L2_cache_bank[8]: Access = 155596, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 176466, Miss = 33550, Miss_rate = 0.190, Pending_hits = 11070, Reservation_fails = 8778
L2_cache_bank[10]: Access = 165732, Miss = 30244, Miss_rate = 0.182, Pending_hits = 10049, Reservation_fails = 6721
L2_cache_bank[11]: Access = 184440, Miss = 34130, Miss_rate = 0.185, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2054126
L2_total_cache_misses = 373216
L2_total_cache_miss_rate = 0.1817
L2_total_cache_pending_hits = 123921
L2_total_cache_reservation_fails = 99783
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14636
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1276
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 143
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10146
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 429
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1276
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 372596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16484
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10146
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2054126
icnt_total_pkts_simt_to_mem=775262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.5025
	minimum = 5
	maximum = 1052
Network latency average = 73.3821
	minimum = 5
	maximum = 1052
Slowest packet = 2630139
Flit latency average = 70.1509
	minimum = 5
	maximum = 1052
Slowest flit = 2802685
Fragmentation average = 0.0159666
	minimum = 0
	maximum = 289
Injected packet rate average = 0.145341
	minimum = 0 (at node 15)
	maximum = 0.482241 (at node 22)
Accepted packet rate average = 0.145341
	minimum = 0 (at node 15)
	maximum = 0.277139 (at node 2)
Injected flit rate average = 0.154309
	minimum = 0 (at node 15)
	maximum = 0.482241 (at node 22)
Accepted flit rate average= 0.154309
	minimum = 0 (at node 15)
	maximum = 0.277139 (at node 2)
Injected packet length average = 1.0617
Accepted packet length average = 1.0617
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.2362 (63 samples)
	minimum = 5 (63 samples)
	maximum = 234.746 (63 samples)
Network latency average = 20.8852 (63 samples)
	minimum = 5 (63 samples)
	maximum = 232.048 (63 samples)
Flit latency average = 20.017 (63 samples)
	minimum = 5 (63 samples)
	maximum = 231.603 (63 samples)
Fragmentation average = 0.00163816 (63 samples)
	minimum = 0 (63 samples)
	maximum = 52.7302 (63 samples)
Injected packet rate average = 0.0720003 (63 samples)
	minimum = 0.025493 (63 samples)
	maximum = 0.199172 (63 samples)
Accepted packet rate average = 0.0720003 (63 samples)
	minimum = 0.0250052 (63 samples)
	maximum = 0.111214 (63 samples)
Injected flit rate average = 0.0766984 (63 samples)
	minimum = 0.033009 (63 samples)
	maximum = 0.199345 (63 samples)
Accepted flit rate average = 0.0766984 (63 samples)
	minimum = 0.0334198 (63 samples)
	maximum = 0.111214 (63 samples)
Injected packet size average = 1.06525 (63 samples)
Accepted packet size average = 1.06525 (63 samples)
Hops average = 1 (63 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 30 sec (6030 sec)
gpgpu_simulation_rate = 41113 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 64 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 64: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 64 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26880
gpu_sim_insn = 19880
gpu_ipc =       0.7396
gpu_tot_sim_cycle = 1727176
gpu_tot_sim_insn = 247934288
gpu_tot_ipc =     143.5489
gpu_tot_issued_cta = 10494
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 31.1590% 
max_total_param_size = 0
gpu_stall_dramfull = 184295
gpu_stall_icnt2sh    = 345862
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3479
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7638
L2_BW  =       0.1183 GB/Sec
L2_BW_total  =      26.6421 GB/Sec
gpu_total_sim_rate=40485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4077450
	L1I_total_cache_misses = 68830
	L1I_total_cache_miss_rate = 0.0169
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48946
L1D_cache:
	L1D_cache_core[0]: Access = 45458, Miss = 27438, Miss_rate = 0.604, Pending_hits = 2856, Reservation_fails = 18768
	L1D_cache_core[1]: Access = 45394, Miss = 27665, Miss_rate = 0.609, Pending_hits = 3025, Reservation_fails = 19671
	L1D_cache_core[2]: Access = 45395, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2672, Reservation_fails = 17915
	L1D_cache_core[3]: Access = 44609, Miss = 27509, Miss_rate = 0.617, Pending_hits = 2776, Reservation_fails = 22214
	L1D_cache_core[4]: Access = 45089, Miss = 26912, Miss_rate = 0.597, Pending_hits = 3052, Reservation_fails = 18600
	L1D_cache_core[5]: Access = 45714, Miss = 27845, Miss_rate = 0.609, Pending_hits = 2995, Reservation_fails = 15461
	L1D_cache_core[6]: Access = 45330, Miss = 27660, Miss_rate = 0.610, Pending_hits = 2965, Reservation_fails = 18167
	L1D_cache_core[7]: Access = 45136, Miss = 27061, Miss_rate = 0.600, Pending_hits = 2925, Reservation_fails = 15771
	L1D_cache_core[8]: Access = 46128, Miss = 27897, Miss_rate = 0.605, Pending_hits = 2800, Reservation_fails = 14598
	L1D_cache_core[9]: Access = 44912, Miss = 26986, Miss_rate = 0.601, Pending_hits = 3016, Reservation_fails = 20972
	L1D_cache_core[10]: Access = 44943, Miss = 27718, Miss_rate = 0.617, Pending_hits = 2808, Reservation_fails = 24038
	L1D_cache_core[11]: Access = 45457, Miss = 27577, Miss_rate = 0.607, Pending_hits = 2794, Reservation_fails = 19617
	L1D_cache_core[12]: Access = 44817, Miss = 27559, Miss_rate = 0.615, Pending_hits = 2819, Reservation_fails = 21633
	L1D_cache_core[13]: Access = 44834, Miss = 27475, Miss_rate = 0.613, Pending_hits = 2901, Reservation_fails = 20835
	L1D_cache_core[14]: Access = 44289, Miss = 26788, Miss_rate = 0.605, Pending_hits = 2614, Reservation_fails = 21775
	L1D_total_cache_accesses = 677505
	L1D_total_cache_misses = 411731
	L1D_total_cache_miss_rate = 0.6077
	L1D_total_cache_pending_hits = 43018
	L1D_total_cache_reservation_fails = 290035
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244845
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8239
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 54810
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 877620
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17100
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14163
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12967
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 111440
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 54810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38095
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 76649
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37601
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14163
ctas_completed 10494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
41388, 22761, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 257913216
gpgpu_n_tot_w_icount = 8059788
gpgpu_n_stall_shd_mem = 458611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 400736
gpgpu_n_mem_write_global = 174497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8048128
gpgpu_n_store_insn = 2791952
gpgpu_n_shmem_insn = 90221424
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7790592
gpgpu_n_shmem_bkconflict = 109872
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 109872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1605470	W0_Idle:13082946	W0_Scoreboard:10320142	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:526781	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7474971
single_issue_nums: WS0:4165446	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3205888 {8:400736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12563784 {72:174497,}
traffic_breakdown_coretomem[INST_ACC_R] = 204600 {8:25575,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64117760 {40:1602944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2791952 {8:348994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4092000 {40:102300,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116769 	25724 	21542 	35064 	79836 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1070645 	724360 	142593 	14370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24245 	1062 	204 	505276 	28435 	27440 	10965 	2487 	709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218063 	261041 	251081 	301885 	717287 	202565 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1329 	507 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.565489  9.326347 10.082524  7.968037  9.415842  8.769231  9.917526  8.466063  9.448337  8.146893  9.741627  9.845283 10.498608 10.284519 11.446945 
dram[1]:  9.590362  9.961847 10.871345 10.155056  9.225806  8.715009  9.083333 10.454361  8.708995  9.548014  8.901205 10.047170 10.576052 10.197403 11.010753 11.990477 
dram[2]:  9.382892  7.856471 10.165450  8.673184  9.582996  8.264775  9.983505  8.331754  9.446585  8.425675  9.439189  8.216867 10.253406  9.988505 11.380953  9.869388 
dram[3]:  9.765286  9.282051 10.145413 10.616046  8.785714  8.784114 10.586065  9.203821  9.206070  9.003623 10.646489  8.645320  9.969621 10.550161 11.046377 10.648084 
dram[4]:  8.012165  9.514584  9.477342  9.923445  8.018518  9.341846  8.709359  9.944099  8.237778  9.234589  8.376471  9.227586 10.007722 10.622535 10.098765 11.427652 
dram[5]: 10.627296 10.508121 11.772307 10.852792  9.670354  9.361539 10.195402 11.306265  9.266294  9.885609  9.444445  9.932331 10.620579 12.318937 12.057471 12.604240 
average row locality = 385161/39875 = 9.659210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1405       974      1410      1117      1626      1112      1622      1203      1829       917      1369       819      1271       786      1198 
dram[1]:      1200      1533      1246      1539      1436      1768      1450      1751      1642      1969      1232      1449      1089      1352      1029      1291 
dram[2]:      1406       953      1420       966      1621      1121      1636      1102      1829      1207      1407       862      1274       820      1207       774 
dram[3]:      1528      1206      1547      1235      1765      1446      1759      1437      1966      1653      1497      1168      1352      1089      1303      1019 
dram[4]:       936      1410       976      1408      1105      1627      1109      1619      1195      1830       907      1341       813      1273       786      1194 
dram[5]:      1277      1384      1334      1394      1520      1599      1525      1585      1697      1783      1267      1310      1141      1231      1099      1169 
total dram writes = 126995
bank skew: 1969/774 = 2.54
chip skew: 22976/19529 = 1.18
average mf latency per bank:
dram[0]:       6174      4364      5941      4598      5221      3798      5497      3823      5049      3646      5450      4185      5451      3921      5119      4067
dram[1]:       4508      4565      4536      4530      4182      4139      4484      4231      3993      3684      4332      4115      3928      3621      4082      3946
dram[2]:       4319      5720      4510      5759      3754      4945      3614      5462      3470      4895      3867      5644      3467      5306      3792      5331
dram[3]:       4309      4288      4378      4489      3923      3832      3983      4085      3572      3487      3966      4035      3568      3610      3811      3828
dram[4]:       6395      4216      5919      4515      5195      3613      5375      3643      4911      3402      5329      3913      5533      3397      5365      3959
dram[5]:       4226      4884      4229      5046      3869      4442      4139      4608      3901      3906      4076      4570      3743      3892      3724      4247
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        831      1050       816      1145       783      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1144      1131      1135      1489      1147      1503       910      1381      1018      1384      1098      1026      1083       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        869       915       900      1185       845      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2203331 n_act=6429 n_pre=6413 n_ref_event=0 n_req=60267 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19600 bw_util=0.056
n_activity=341034 dram_eff=0.3744
bk0: 2548a 2251267i bk1: 3468a 2243254i bk2: 2302a 2255856i bk3: 2998a 2249329i bk4: 2574a 2251168i bk5: 3450a 2242625i bk6: 2602a 2253254i bk7: 3480a 2245866i bk8: 2752a 2249877i bk9: 3918a 2239956i bk10: 2126a 2253297i bk11: 2950a 2247338i bk12: 1940a 2256727i bk13: 2748a 2248043i bk14: 1804a 2258446i bk15: 2574a 2252243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893507
Row_Buffer_Locality_read = 0.944794
Row_Buffer_Locality_write = 0.752011
Bank_Level_Parallism = 1.968356
Bank_Level_Parallism_Col = 1.930202
Bank_Level_Parallism_Ready = 1.155569
write_to_read_ratio_blp_rw_average = 0.498374
GrpLevelPara = 1.492328 

BW Util details:
bwutil = 0.055999 
total_CMD = 2279827 
util_bw = 127668 
Wasted_Col = 100882 
Wasted_Row = 47718 
Idle = 2003559 

BW Util Bottlenecks: 
RCDc_limit = 23557 
RCDWRc_limit = 19347 
WTRc_limit = 16169 
RTWc_limit = 65310 
CCDLc_limit = 51434 
rwq = 0 
CCDLc_limit_alone = 34551 
WTRc_limit_alone = 14486 
RTWc_limit_alone = 50110 

Commands details: 
total_CMD = 2279827 
n_nop = 2203331 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19600 
n_act = 6429 
n_pre = 6413 
n_ref = 0 
n_req = 60267 
total_req = 63834 

Dual Bus Interface Util: 
issued_total_row = 12842 
issued_total_col = 63834 
Row_Bus_Util =  0.005633 
CoL_Bus_Util = 0.027999 
Either_Row_CoL_Bus_Util = 0.033553 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002353 
queue_avg = 0.867735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.867735
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2192956 n_act=7043 n_pre=7027 n_ref_event=0 n_req=68852 n_rd=50050 n_rd_L2_A=0 n_write=0 n_wr_bk=22976 bw_util=0.06406
n_activity=367296 dram_eff=0.3976
bk0: 3012a 2243908i bk1: 3706a 2238802i bk2: 2702a 2250147i bk3: 3234a 2244803i bk4: 3134a 2242143i bk5: 3726a 2235387i bk6: 3180a 2243916i bk7: 3700a 2242038i bk8: 3604a 2239021i bk9: 4156a 2236439i bk10: 2690a 2246982i bk11: 3058a 2243712i bk12: 2392a 2249063i bk13: 2828a 2244136i bk14: 2230a 2254263i bk15: 2698a 2249980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897911
Row_Buffer_Locality_read = 0.946094
Row_Buffer_Locality_write = 0.769652
Bank_Level_Parallism = 2.136565
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064063 
total_CMD = 2279827 
util_bw = 146052 
Wasted_Col = 108263 
Wasted_Row = 48441 
Idle = 1977071 

BW Util Bottlenecks: 
RCDc_limit = 25128 
RCDWRc_limit = 19902 
WTRc_limit = 19578 
RTWc_limit = 77030 
CCDLc_limit = 55134 
rwq = 0 
CCDLc_limit_alone = 36684 
WTRc_limit_alone = 17637 
RTWc_limit_alone = 60521 

Commands details: 
total_CMD = 2279827 
n_nop = 2192956 
Read = 50050 
Write = 0 
L2_Alloc = 0 
L2_WB = 22976 
n_act = 7043 
n_pre = 7027 
n_ref = 0 
n_req = 68852 
total_req = 73026 

Dual Bus Interface Util: 
issued_total_row = 14070 
issued_total_col = 73026 
Row_Bus_Util =  0.006172 
CoL_Bus_Util = 0.032031 
Either_Row_CoL_Bus_Util = 0.038104 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.002590 
queue_avg = 1.054396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2203230 n_act=6502 n_pre=6486 n_ref_event=0 n_req=60244 n_rd=44210 n_rd_L2_A=0 n_write=0 n_wr_bk=19605 bw_util=0.05598
n_activity=342681 dram_eff=0.3724
bk0: 3474a 2243608i bk1: 2558a 2251450i bk2: 3016a 2249416i bk3: 2296a 2255364i bk4: 3432a 2243535i bk5: 2576a 2250699i bk6: 3504a 2245764i bk7: 2590a 2252875i bk8: 3916a 2239997i bk9: 2750a 2250223i bk10: 3042a 2247056i bk11: 2014a 2255518i bk12: 2740a 2247539i bk13: 1936a 2256828i bk14: 2594a 2251567i bk15: 1772a 2258636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892305
Row_Buffer_Locality_read = 0.944108
Row_Buffer_Locality_write = 0.749470
Bank_Level_Parallism = 1.951079
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055982 
total_CMD = 2279827 
util_bw = 127630 
Wasted_Col = 101496 
Wasted_Row = 48587 
Idle = 2002114 

BW Util Bottlenecks: 
RCDc_limit = 23834 
RCDWRc_limit = 19457 
WTRc_limit = 16383 
RTWc_limit = 63405 
CCDLc_limit = 50859 
rwq = 0 
CCDLc_limit_alone = 34258 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 48416 

Commands details: 
total_CMD = 2279827 
n_nop = 2203230 
Read = 44210 
Write = 0 
L2_Alloc = 0 
L2_WB = 19605 
n_act = 6502 
n_pre = 6486 
n_ref = 0 
n_req = 60244 
total_req = 63815 

Dual Bus Interface Util: 
issued_total_row = 12988 
issued_total_col = 63815 
Row_Bus_Util =  0.005697 
CoL_Bus_Util = 0.027991 
Either_Row_CoL_Bus_Util = 0.033598 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002689 
queue_avg = 0.839719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2192803 n_act=7118 n_pre=7102 n_ref_event=0 n_req=68858 n_rd=50062 n_rd_L2_A=0 n_write=0 n_wr_bk=22970 bw_util=0.06407
n_activity=367842 dram_eff=0.3971
bk0: 3700a 2238468i bk1: 3008a 2243835i bk2: 3246a 2244186i bk3: 2696a 2249984i bk4: 3726a 2236624i bk5: 3148a 2241850i bk6: 3708a 2241955i bk7: 3164a 2244291i bk8: 4154a 2235467i bk9: 3626a 2237996i bk10: 3158a 2244835i bk11: 2560a 2245917i bk12: 2840a 2243085i bk13: 2384a 2250387i bk14: 2724a 2248662i bk15: 2220a 2254873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896846
Row_Buffer_Locality_read = 0.945667
Row_Buffer_Locality_write = 0.766812
Bank_Level_Parallism = 2.135626
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.064068 
total_CMD = 2279827 
util_bw = 146064 
Wasted_Col = 108421 
Wasted_Row = 49292 
Idle = 1976050 

BW Util Bottlenecks: 
RCDc_limit = 25446 
RCDWRc_limit = 19924 
WTRc_limit = 19129 
RTWc_limit = 78178 
CCDLc_limit = 54770 
rwq = 0 
CCDLc_limit_alone = 36507 
WTRc_limit_alone = 17319 
RTWc_limit_alone = 61725 

Commands details: 
total_CMD = 2279827 
n_nop = 2192803 
Read = 50062 
Write = 0 
L2_Alloc = 0 
L2_WB = 22970 
n_act = 7118 
n_pre = 7102 
n_ref = 0 
n_req = 68858 
total_req = 73032 

Dual Bus Interface Util: 
issued_total_row = 14220 
issued_total_col = 73032 
Row_Bus_Util =  0.006237 
CoL_Bus_Util = 0.032034 
Either_Row_CoL_Bus_Util = 0.038171 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.002620 
queue_avg = 1.044379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2203546 n_act=6462 n_pre=6446 n_ref_event=463904 n_req=60036 n_rd=44052 n_rd_L2_A=0 n_write=0 n_wr_bk=19529 bw_util=0.05578
n_activity=339232 dram_eff=0.3749
bk0: 2526a 2251791i bk1: 3428a 2243185i bk2: 2322a 2256400i bk3: 2994a 2249025i bk4: 2556a 2250495i bk5: 3446a 2241769i bk6: 2606a 2253251i bk7: 3476a 2245617i bk8: 2724a 2249496i bk9: 3912a 2239565i bk10: 2098a 2254222i bk11: 2920a 2246104i bk12: 1926a 2256221i bk13: 2746a 2247666i bk14: 1800a 2259228i bk15: 2572a 2252751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892614
Row_Buffer_Locality_read = 0.944316
Row_Buffer_Locality_write = 0.750125
Bank_Level_Parallism = 1.983283
Bank_Level_Parallism_Col = 1.933401
Bank_Level_Parallism_Ready = 1.152760
write_to_read_ratio_blp_rw_average = 0.496943
GrpLevelPara = 1.489533 

BW Util details:
bwutil = 0.055777 
total_CMD = 2279827 
util_bw = 127162 
Wasted_Col = 101025 
Wasted_Row = 46710 
Idle = 2004930 

BW Util Bottlenecks: 
RCDc_limit = 23568 
RCDWRc_limit = 19389 
WTRc_limit = 16855 
RTWc_limit = 65809 
CCDLc_limit = 51227 
rwq = 0 
CCDLc_limit_alone = 34125 
WTRc_limit_alone = 15193 
RTWc_limit_alone = 50369 

Commands details: 
total_CMD = 2279827 
n_nop = 2203546 
Read = 44052 
Write = 0 
L2_Alloc = 0 
L2_WB = 19529 
n_act = 6462 
n_pre = 6446 
n_ref = 463904 
n_req = 60036 
total_req = 63581 

Dual Bus Interface Util: 
issued_total_row = 12908 
issued_total_col = 63581 
Row_Bus_Util =  0.005662 
CoL_Bus_Util = 0.027889 
Either_Row_CoL_Bus_Util = 0.033459 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002727 
queue_avg = 0.863078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.863078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279827 n_nop=2196206 n_act=6405 n_pre=6389 n_ref_event=0 n_req=66904 n_rd=48734 n_rd_L2_A=0 n_write=0 n_wr_bk=22315 bw_util=0.06233
n_activity=348305 dram_eff=0.408
bk0: 3002a 2245230i bk1: 3420a 2241208i bk2: 2722a 2248869i bk3: 3136a 2246154i bk4: 3130a 2240948i bk5: 3592a 2238203i bk6: 3180a 2243812i bk7: 3584a 2242980i bk8: 3584a 2238727i bk9: 3930a 2237479i bk10: 2610a 2245975i bk11: 2900a 2245356i bk12: 2372a 2248602i bk13: 2728a 2248603i bk14: 2234a 2252489i bk15: 2610a 2251934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904490
Row_Buffer_Locality_read = 0.950589
Row_Buffer_Locality_write = 0.780848
Bank_Level_Parallism = 2.215775
Bank_Level_Parallism_Col = 2.155293
Bank_Level_Parallism_Ready = 1.190899
write_to_read_ratio_blp_rw_average = 0.528788
GrpLevelPara = 1.675385 

BW Util details:
bwutil = 0.062328 
total_CMD = 2279827 
util_bw = 142098 
Wasted_Col = 104589 
Wasted_Row = 39419 
Idle = 1993721 

BW Util Bottlenecks: 
RCDc_limit = 22234 
RCDWRc_limit = 17742 
WTRc_limit = 20047 
RTWc_limit = 84135 
CCDLc_limit = 50894 
rwq = 0 
CCDLc_limit_alone = 35683 
WTRc_limit_alone = 18420 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2279827 
n_nop = 2196206 
Read = 48734 
Write = 0 
L2_Alloc = 0 
L2_WB = 22315 
n_act = 6405 
n_pre = 6389 
n_ref = 0 
n_req = 66904 
total_req = 71049 

Dual Bus Interface Util: 
issued_total_row = 12794 
issued_total_col = 71049 
Row_Bus_Util =  0.005612 
CoL_Bus_Util = 0.031164 
Either_Row_CoL_Bus_Util = 0.036679 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002655 
queue_avg = 0.964632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.964632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157390, Miss = 25122, Miss_rate = 0.160, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 177418, Miss = 33662, Miss_rate = 0.190, Pending_hits = 11166, Reservation_fails = 8991
L2_cache_bank[2]: Access = 164976, Miss = 30380, Miss_rate = 0.184, Pending_hits = 10215, Reservation_fails = 8009
L2_cache_bank[3]: Access = 186662, Miss = 36002, Miss_rate = 0.193, Pending_hits = 11611, Reservation_fails = 12239
L2_cache_bank[4]: Access = 175840, Miss = 33810, Miss_rate = 0.192, Pending_hits = 11006, Reservation_fails = 8489
L2_cache_bank[5]: Access = 157808, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 184934, Miss = 36162, Miss_rate = 0.196, Pending_hits = 11161, Reservation_fails = 8499
L2_cache_bank[7]: Access = 166956, Miss = 30198, Miss_rate = 0.181, Pending_hits = 10438, Reservation_fails = 7797
L2_cache_bank[8]: Access = 155604, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 176466, Miss = 33550, Miss_rate = 0.190, Pending_hits = 11070, Reservation_fails = 8778
L2_cache_bank[10]: Access = 165774, Miss = 30248, Miss_rate = 0.182, Pending_hits = 10049, Reservation_fails = 6721
L2_cache_bank[11]: Access = 184440, Miss = 34130, Miss_rate = 0.185, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2054268
L2_total_cache_misses = 373220
L2_total_cache_miss_rate = 0.1817
L2_total_cache_pending_hits = 123921
L2_total_cache_reservation_fails = 99783
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13635
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1276
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 144
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10146
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 432
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1276
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 372660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16532
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10146
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2054268
icnt_total_pkts_simt_to_mem=775320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2655042
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2829388
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000254905
	minimum = 0 (at node 0)
	maximum = 0.0015997 (at node 6)
Accepted packet rate average = 0.000254905
	minimum = 0 (at node 0)
	maximum = 0.00528274 (at node 6)
Injected flit rate average = 0.000275573
	minimum = 0 (at node 0)
	maximum = 0.00215774 (at node 6)
Accepted flit rate average= 0.000275573
	minimum = 0 (at node 0)
	maximum = 0.00528274 (at node 6)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9716 (64 samples)
	minimum = 5 (64 samples)
	maximum = 231.266 (64 samples)
Network latency average = 20.6382 (64 samples)
	minimum = 5 (64 samples)
	maximum = 228.516 (64 samples)
Flit latency average = 19.7823 (64 samples)
	minimum = 5 (64 samples)
	maximum = 228.062 (64 samples)
Fragmentation average = 0.00161256 (64 samples)
	minimum = 0 (64 samples)
	maximum = 51.9062 (64 samples)
Injected packet rate average = 0.0708793 (64 samples)
	minimum = 0.0250947 (64 samples)
	maximum = 0.196084 (64 samples)
Accepted packet rate average = 0.0708793 (64 samples)
	minimum = 0.0246144 (64 samples)
	maximum = 0.109558 (64 samples)
Injected flit rate average = 0.0755043 (64 samples)
	minimum = 0.0324932 (64 samples)
	maximum = 0.196264 (64 samples)
Accepted flit rate average = 0.0755043 (64 samples)
	minimum = 0.0328977 (64 samples)
	maximum = 0.109558 (64 samples)
Injected packet size average = 1.06525 (64 samples)
Accepted packet size average = 1.06525 (64 samples)
Hops average = 1 (64 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 42 min, 4 sec (6124 sec)
gpgpu_simulation_rate = 40485 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 2482269x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 65 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 65 '_Z13lud_perimeterPfii'
Destroy streams for kernel 65: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 65 
kernel_stream_id = 63725
gpu_sim_cycle = 27311
gpu_sim_insn = 196800
gpu_ipc =       7.2059
gpu_tot_sim_cycle = 1754487
gpu_tot_sim_insn = 248131088
gpu_tot_ipc =     141.4266
gpu_tot_issued_cta = 10504
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6869% 
max_total_param_size = 0
gpu_stall_dramfull = 184295
gpu_stall_icnt2sh    = 345862
partiton_level_parallism =       0.0575
partiton_level_parallism_total  =       0.3433
partiton_level_parallism_util =       1.0261
partiton_level_parallism_util_total  =       1.7605
L2_BW  =       4.6422 GB/Sec
L2_BW_total  =      26.2996 GB/Sec
gpu_total_sim_rate=39841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4083550
	L1I_total_cache_misses = 69610
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 48946
L1D_cache:
	L1D_cache_core[0]: Access = 45537, Miss = 27486, Miss_rate = 0.604, Pending_hits = 2856, Reservation_fails = 18768
	L1D_cache_core[1]: Access = 45473, Miss = 27713, Miss_rate = 0.609, Pending_hits = 3025, Reservation_fails = 19671
	L1D_cache_core[2]: Access = 45395, Miss = 27641, Miss_rate = 0.609, Pending_hits = 2672, Reservation_fails = 17915
	L1D_cache_core[3]: Access = 44609, Miss = 27509, Miss_rate = 0.617, Pending_hits = 2776, Reservation_fails = 22214
	L1D_cache_core[4]: Access = 45089, Miss = 26912, Miss_rate = 0.597, Pending_hits = 3052, Reservation_fails = 18600
	L1D_cache_core[5]: Access = 45714, Miss = 27845, Miss_rate = 0.609, Pending_hits = 2995, Reservation_fails = 15461
	L1D_cache_core[6]: Access = 45330, Miss = 27660, Miss_rate = 0.610, Pending_hits = 2965, Reservation_fails = 18167
	L1D_cache_core[7]: Access = 45215, Miss = 27109, Miss_rate = 0.600, Pending_hits = 2925, Reservation_fails = 15771
	L1D_cache_core[8]: Access = 46207, Miss = 27953, Miss_rate = 0.605, Pending_hits = 2800, Reservation_fails = 14598
	L1D_cache_core[9]: Access = 44991, Miss = 27034, Miss_rate = 0.601, Pending_hits = 3016, Reservation_fails = 20972
	L1D_cache_core[10]: Access = 45022, Miss = 27766, Miss_rate = 0.617, Pending_hits = 2808, Reservation_fails = 24038
	L1D_cache_core[11]: Access = 45536, Miss = 27625, Miss_rate = 0.607, Pending_hits = 2794, Reservation_fails = 19617
	L1D_cache_core[12]: Access = 44896, Miss = 27607, Miss_rate = 0.615, Pending_hits = 2819, Reservation_fails = 21633
	L1D_cache_core[13]: Access = 44913, Miss = 27523, Miss_rate = 0.613, Pending_hits = 2901, Reservation_fails = 20835
	L1D_cache_core[14]: Access = 44368, Miss = 26836, Miss_rate = 0.605, Pending_hits = 2614, Reservation_fails = 21775
	L1D_total_cache_accesses = 678295
	L1D_total_cache_misses = 412219
	L1D_total_cache_miss_rate = 0.6077
	L1D_total_cache_pending_hits = 43018
	L1D_total_cache_reservation_fails = 290035
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 244935
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6100

Total_core_cache_fail_stats:
ctas_completed 10504, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42594, 22761, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 11997, 
gpgpu_n_tot_thrd_icount = 258299136
gpgpu_n_tot_w_icount = 8071848
gpgpu_n_stall_shd_mem = 460851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 401216
gpgpu_n_mem_write_global = 174807
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8055808
gpgpu_n_store_insn = 2796912
gpgpu_n_shmem_insn = 90285104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7792512
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1605980	W0_Idle:13488772	W0_Scoreboard:10447554	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7475241
single_issue_nums: WS0:4177506	WS1:3894342	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3209728 {8:401216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12586104 {72:174807,}
traffic_breakdown_coretomem[INST_ACC_R] = 210840 {8:26355,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64194560 {40:1604864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2796912 {8:349614,}
traffic_breakdown_memtocore[INST_ACC_R] = 4216800 {40:105420,}
maxmflatency = 1586 
max_icnt2mem_latency = 1747 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 279 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116824 	25731 	21542 	35066 	79867 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1073175 	724370 	142593 	14370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25015 	1071 	205 	506066 	28435 	27440 	10965 	2487 	709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	220602 	261042 	251081 	301885 	717287 	202565 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1358 	507 	42 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.544514  9.326347 10.082524  7.968037  9.415842  8.769231  9.917526  8.466063  9.448337  8.146893  9.741627  9.845283 10.518106 10.284519 11.446945 
dram[1]:  9.568345  9.940000 10.871345 10.155056  9.225806  8.715009  9.083333 10.454361  8.708995  9.548014  8.901205 10.047170 10.582524 10.215585 11.010753 11.990477 
dram[2]:  9.365111  7.856471 10.165450  8.673184  9.582996  8.264775  9.983505  8.331754  9.446585  8.425675  9.439189  8.216867 10.258856  9.988505 11.380953  9.869388 
dram[3]:  9.746562  9.259861 10.145413 10.616046  8.785714  8.784114 10.586065  9.203821  9.206070  9.003623 10.646489  8.645320  9.974684 10.553398 11.046377 10.648084 
dram[4]:  8.012165  9.485477  9.477342  9.923445  8.018518  9.341846  8.709359  9.944099  8.237778  9.234589  8.376471  9.227586 10.007722 10.625352 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.361539 10.195402 11.306265  9.266294  9.885609  9.444445  9.932331 10.620579 12.325582 12.057471 12.604240 
average row locality = 385256/39891 = 9.657718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1626      1112      1622      1203      1829       917      1369       819      1274       786      1198 
dram[1]:      1202      1534      1246      1539      1436      1768      1450      1751      1642      1969      1232      1449      1091      1355      1029      1291 
dram[2]:      1408       953      1420       966      1621      1121      1636      1102      1829      1207      1407       862      1276       820      1207       774 
dram[3]:      1530      1207      1547      1235      1765      1446      1759      1437      1966      1653      1497      1168      1354      1090      1303      1019 
dram[4]:       936      1411       976      1408      1105      1627      1109      1619      1195      1830       907      1341       813      1274       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1599      1525      1585      1697      1783      1267      1310      1141      1233      1099      1169 
total dram writes = 127022
bank skew: 1969/774 = 2.54
chip skew: 22984/19531 = 1.18
average mf latency per bank:
dram[0]:       6174      4361      5941      4598      5221      3798      5497      3823      5049      3646      5450      4185      5451      3927      5119      4067
dram[1]:       4505      4562      4542      4530      4186      4139      4488      4231      3997      3684      4334      4115      3954      3627      4088      3946
dram[2]:       4313      5720      4510      5759      3754      4945      3614      5462      3470      4895      3867      5644      3474      5306      3792      5331
dram[3]:       4303      4290      4378      4494      3923      3836      3983      4090      3572      3491      3966      4037      3574      3640      3811      3834
dram[4]:       6395      4213      5919      4515      5195      3613      5375      3643      4911      3402      5329      3913      5533      3406      5365      3959
dram[5]:       4231      4880      4233      5046      3873      4442      4143      4608      3905      3906      4078      4570      3780      3899      3730      4247
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:        831      1050       816      1145       783      1442       811      1454      1079      1464      1148      1471       985       929       905       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1144      1131      1135      1489      1147      1503       910      1381      1018      1384      1098      1026      1083       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:        869       915       900      1185       845      1498       788      1505      1011      1479      1074      1499      1035       981       947       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2239361 n_act=6431 n_pre=6415 n_ref_event=0 n_req=60283 n_rd=44246 n_rd_L2_A=0 n_write=0 n_wr_bk=19604 bw_util=0.05514
n_activity=341211 dram_eff=0.3743
bk0: 2548a 2287318i bk1: 3476a 2279250i bk2: 2302a 2291903i bk3: 2998a 2285378i bk4: 2574a 2287218i bk5: 3450a 2278675i bk6: 2602a 2289304i bk7: 3480a 2281916i bk8: 2752a 2285927i bk9: 3918a 2276006i bk10: 2126a 2289347i bk11: 2950a 2283388i bk12: 1940a 2292777i bk13: 2752a 2284048i bk14: 1804a 2294496i bk15: 2574a 2288293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893502
Row_Buffer_Locality_read = 0.944786
Row_Buffer_Locality_write = 0.752011
Bank_Level_Parallism = 1.968010
Bank_Level_Parallism_Col = 1.929890
Bank_Level_Parallism_Ready = 1.155530
write_to_read_ratio_blp_rw_average = 0.498358
GrpLevelPara = 1.492144 

BW Util details:
bwutil = 0.055141 
total_CMD = 2315877 
util_bw = 127700 
Wasted_Col = 100938 
Wasted_Row = 47740 
Idle = 2039499 

BW Util Bottlenecks: 
RCDc_limit = 23569 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65333 
CCDLc_limit = 51448 
rwq = 0 
CCDLc_limit_alone = 34559 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50128 

Commands details: 
total_CMD = 2315877 
n_nop = 2239361 
Read = 44246 
Write = 0 
L2_Alloc = 0 
L2_WB = 19604 
n_act = 6431 
n_pre = 6415 
n_ref = 0 
n_req = 60283 
total_req = 63850 

Dual Bus Interface Util: 
issued_total_row = 12846 
issued_total_col = 63850 
Row_Bus_Util =  0.005547 
CoL_Bus_Util = 0.027571 
Either_Row_CoL_Bus_Util = 0.033040 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002352 
queue_avg = 0.854282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.854282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2228970 n_act=7047 n_pre=7031 n_ref_event=0 n_req=68880 n_rd=50070 n_rd_L2_A=0 n_write=0 n_wr_bk=22984 bw_util=0.06309
n_activity=367620 dram_eff=0.3974
bk0: 3020a 2279906i bk1: 3714a 2274795i bk2: 2702a 2286193i bk3: 3234a 2280851i bk4: 3134a 2278191i bk5: 3726a 2271436i bk6: 3180a 2279965i bk7: 3700a 2278088i bk8: 3604a 2275071i bk9: 4156a 2272489i bk10: 2690a 2283032i bk11: 3058a 2279763i bk12: 2392a 2285094i bk13: 2832a 2280143i bk14: 2230a 2290314i bk15: 2698a 2286033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897895
Row_Buffer_Locality_read = 0.946075
Row_Buffer_Locality_write = 0.769644
Bank_Level_Parallism = 2.135925
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063090 
total_CMD = 2315877 
util_bw = 146108 
Wasted_Col = 108354 
Wasted_Row = 48485 
Idle = 2012930 

BW Util Bottlenecks: 
RCDc_limit = 25152 
RCDWRc_limit = 19916 
WTRc_limit = 19588 
RTWc_limit = 77066 
CCDLc_limit = 55157 
rwq = 0 
CCDLc_limit_alone = 36697 
WTRc_limit_alone = 17646 
RTWc_limit_alone = 60548 

Commands details: 
total_CMD = 2315877 
n_nop = 2228970 
Read = 50070 
Write = 0 
L2_Alloc = 0 
L2_WB = 22984 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 68880 
total_req = 73054 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 73054 
Row_Bus_Util =  0.006079 
CoL_Bus_Util = 0.031545 
Either_Row_CoL_Bus_Util = 0.037527 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002589 
queue_avg = 1.038069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2239264 n_act=6504 n_pre=6488 n_ref_event=0 n_req=60256 n_rd=44218 n_rd_L2_A=0 n_write=0 n_wr_bk=19609 bw_util=0.05512
n_activity=342828 dram_eff=0.3724
bk0: 3482a 2279605i bk1: 2558a 2287497i bk2: 3016a 2285464i bk3: 2296a 2291412i bk4: 3432a 2279583i bk5: 2576a 2286748i bk6: 3504a 2281813i bk7: 2590a 2288924i bk8: 3916a 2276047i bk9: 2750a 2286273i bk10: 3042a 2283107i bk11: 2014a 2291569i bk12: 2740a 2283570i bk13: 1936a 2292880i bk14: 2594a 2287619i bk15: 1772a 2294688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892293
Row_Buffer_Locality_read = 0.944095
Row_Buffer_Locality_write = 0.749470
Bank_Level_Parallism = 1.950839
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161458
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055121 
total_CMD = 2315877 
util_bw = 127654 
Wasted_Col = 101531 
Wasted_Row = 48609 
Idle = 2038083 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 19464 
WTRc_limit = 16383 
RTWc_limit = 63418 
CCDLc_limit = 50868 
rwq = 0 
CCDLc_limit_alone = 34263 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 48425 

Commands details: 
total_CMD = 2315877 
n_nop = 2239264 
Read = 44218 
Write = 0 
L2_Alloc = 0 
L2_WB = 19609 
n_act = 6504 
n_pre = 6488 
n_ref = 0 
n_req = 60256 
total_req = 63827 

Dual Bus Interface Util: 
issued_total_row = 12992 
issued_total_col = 63827 
Row_Bus_Util =  0.005610 
CoL_Bus_Util = 0.027561 
Either_Row_CoL_Bus_Util = 0.033082 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.002689 
queue_avg = 0.826679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2228823 n_act=7122 n_pre=7106 n_ref_event=0 n_req=68880 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22976 bw_util=0.06309
n_activity=368094 dram_eff=0.3969
bk0: 3708a 2274466i bk1: 3016a 2279828i bk2: 3246a 2280232i bk3: 2696a 2286031i bk4: 3726a 2272671i bk5: 3148a 2277898i bk6: 3708a 2278003i bk7: 3164a 2280341i bk8: 4154a 2271517i bk9: 3626a 2274046i bk10: 3158a 2280885i bk11: 2560a 2281969i bk12: 2840a 2279118i bk13: 2384a 2286439i bk14: 2724a 2284714i bk15: 2220a 2290926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896821
Row_Buffer_Locality_read = 0.945645
Row_Buffer_Locality_write = 0.766780
Bank_Level_Parallism = 2.135126
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.063090 
total_CMD = 2315877 
util_bw = 146108 
Wasted_Col = 108481 
Wasted_Row = 49336 
Idle = 2011952 

BW Util Bottlenecks: 
RCDc_limit = 25470 
RCDWRc_limit = 19938 
WTRc_limit = 19130 
RTWc_limit = 78191 
CCDLc_limit = 54785 
rwq = 0 
CCDLc_limit_alone = 36518 
WTRc_limit_alone = 17320 
RTWc_limit_alone = 61734 

Commands details: 
total_CMD = 2315877 
n_nop = 2228823 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22976 
n_act = 7122 
n_pre = 7106 
n_ref = 0 
n_req = 68880 
total_req = 73054 

Dual Bus Interface Util: 
issued_total_row = 14228 
issued_total_col = 73054 
Row_Bus_Util =  0.006144 
CoL_Bus_Util = 0.031545 
Either_Row_CoL_Bus_Util = 0.037590 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.002619 
queue_avg = 1.028185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2239586 n_act=6464 n_pre=6448 n_ref_event=463904 n_req=60042 n_rd=44056 n_rd_L2_A=0 n_write=0 n_wr_bk=19531 bw_util=0.05491
n_activity=339336 dram_eff=0.3748
bk0: 2526a 2287842i bk1: 3432a 2279186i bk2: 2322a 2292447i bk3: 2994a 2285074i bk4: 2556a 2286544i bk5: 3446a 2277818i bk6: 2606a 2289301i bk7: 3476a 2281667i bk8: 2724a 2285546i bk9: 3912a 2275615i bk10: 2098a 2290272i bk11: 2920a 2282154i bk12: 1926a 2292271i bk13: 2746a 2283716i bk14: 1800a 2295279i bk15: 2572a 2288802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892592
Row_Buffer_Locality_read = 0.944298
Row_Buffer_Locality_write = 0.750094
Bank_Level_Parallism = 1.983089
Bank_Level_Parallism_Col = 1.933275
Bank_Level_Parallism_Ready = 1.152746
write_to_read_ratio_blp_rw_average = 0.496913
GrpLevelPara = 1.489467 

BW Util details:
bwutil = 0.054914 
total_CMD = 2315877 
util_bw = 127174 
Wasted_Col = 101047 
Wasted_Row = 46732 
Idle = 2040924 

BW Util Bottlenecks: 
RCDc_limit = 23580 
RCDWRc_limit = 19396 
WTRc_limit = 16856 
RTWc_limit = 65809 
CCDLc_limit = 51230 
rwq = 0 
CCDLc_limit_alone = 34128 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50369 

Commands details: 
total_CMD = 2315877 
n_nop = 2239586 
Read = 44056 
Write = 0 
L2_Alloc = 0 
L2_WB = 19531 
n_act = 6464 
n_pre = 6448 
n_ref = 463904 
n_req = 60042 
total_req = 63587 

Dual Bus Interface Util: 
issued_total_row = 12912 
issued_total_col = 63587 
Row_Bus_Util =  0.005575 
CoL_Bus_Util = 0.027457 
Either_Row_CoL_Bus_Util = 0.032943 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002726 
queue_avg = 0.849673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.849673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2315877 n_nop=2232241 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66915 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22318 bw_util=0.06137
n_activity=348420 dram_eff=0.4079
bk0: 3010a 2281220i bk1: 3420a 2277254i bk2: 2722a 2284917i bk3: 3136a 2282202i bk4: 3130a 2276997i bk5: 3592a 2274253i bk6: 3180a 2279862i bk7: 3584a 2279030i bk8: 3584a 2274777i bk9: 3930a 2273529i bk10: 2610a 2282025i bk11: 2900a 2281406i bk12: 2372a 2284652i bk13: 2728a 2284654i bk14: 2234a 2288541i bk15: 2610a 2287986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904476
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780884
Bank_Level_Parallism = 2.215482
Bank_Level_Parallism_Col = 2.155071
Bank_Level_Parallism_Ready = 1.190870
write_to_read_ratio_blp_rw_average = 0.528700
GrpLevelPara = 1.675256 

BW Util details:
bwutil = 0.061368 
total_CMD = 2315877 
util_bw = 142120 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2029699 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2315877 
n_nop = 2232241 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22318 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66915 
total_req = 71060 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71060 
Row_Bus_Util =  0.005526 
CoL_Bus_Util = 0.030684 
Either_Row_CoL_Bus_Util = 0.036114 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.002654 
queue_avg = 0.949679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.949679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157670, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 177874, Miss = 33676, Miss_rate = 0.189, Pending_hits = 11194, Reservation_fails = 9206
L2_cache_bank[2]: Access = 165800, Miss = 30392, Miss_rate = 0.183, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 187118, Miss = 36016, Miss_rate = 0.192, Pending_hits = 11639, Reservation_fails = 12450
L2_cache_bank[4]: Access = 176200, Miss = 33822, Miss_rate = 0.192, Pending_hits = 11030, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158048, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 185294, Miss = 36174, Miss_rate = 0.195, Pending_hits = 11185, Reservation_fails = 8708
L2_cache_bank[7]: Access = 167774, Miss = 30208, Miss_rate = 0.180, Pending_hits = 10450, Reservation_fails = 7911
L2_cache_bank[8]: Access = 155844, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 176826, Miss = 33556, Miss_rate = 0.190, Pending_hits = 11082, Reservation_fails = 8891
L2_cache_bank[10]: Access = 166680, Miss = 30258, Miss_rate = 0.182, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 184800, Miss = 34130, Miss_rate = 0.185, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2059928
L2_total_cache_misses = 373310
L2_total_cache_miss_rate = 0.1812
L2_total_cache_pending_hits = 124085
L2_total_cache_reservation_fails = 101177
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1394
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 156
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 620
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3120
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1394
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2059928
icnt_total_pkts_simt_to_mem=777200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05726
	minimum = 5
	maximum = 14
Network latency average = 5.05726
	minimum = 5
	maximum = 14
Slowest packet = 2655092
Flit latency average = 5.01777
	minimum = 5
	maximum = 14
Slowest flit = 2829589
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00980476
	minimum = 0 (at node 2)
	maximum = 0.0331734 (at node 25)
Accepted packet rate average = 0.00980476
	minimum = 0 (at node 2)
	maximum = 0.0207243 (at node 0)
Injected flit rate average = 0.0102252
	minimum = 0 (at node 2)
	maximum = 0.0331734 (at node 25)
Accepted flit rate average= 0.0102252
	minimum = 0 (at node 2)
	maximum = 0.0207243 (at node 0)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7114 (65 samples)
	minimum = 5 (65 samples)
	maximum = 227.923 (65 samples)
Network latency average = 20.3985 (65 samples)
	minimum = 5 (65 samples)
	maximum = 225.215 (65 samples)
Flit latency average = 19.5552 (65 samples)
	minimum = 5 (65 samples)
	maximum = 224.769 (65 samples)
Fragmentation average = 0.00158775 (65 samples)
	minimum = 0 (65 samples)
	maximum = 51.1077 (65 samples)
Injected packet rate average = 0.0699397 (65 samples)
	minimum = 0.0247086 (65 samples)
	maximum = 0.193578 (65 samples)
Accepted packet rate average = 0.0699397 (65 samples)
	minimum = 0.0242358 (65 samples)
	maximum = 0.108192 (65 samples)
Injected flit rate average = 0.0745 (65 samples)
	minimum = 0.0319933 (65 samples)
	maximum = 0.193755 (65 samples)
Accepted flit rate average = 0.0745 (65 samples)
	minimum = 0.0323915 (65 samples)
	maximum = 0.108192 (65 samples)
Injected packet size average = 1.0652 (65 samples)
Accepted packet size average = 1.0652 (65 samples)
Hops average = 1 (65 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 48 sec (6228 sec)
gpgpu_simulation_rate = 39841 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 66 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 66 '_Z12lud_internalPfii'
Destroy streams for kernel 66: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 66 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 7244
gpu_sim_insn = 2380800
gpu_ipc =     328.6582
gpu_tot_sim_cycle = 1761731
gpu_tot_sim_insn = 250511888
gpu_tot_ipc =     142.1964
gpu_tot_issued_cta = 10604
gpu_occupancy = 74.5417% 
gpu_tot_occupancy = 30.9365% 
max_total_param_size = 0
gpu_stall_dramfull = 190337
gpu_stall_icnt2sh    = 351618
partiton_level_parallism =       0.7678
partiton_level_parallism_total  =       0.3451
partiton_level_parallism_util =       1.8696
partiton_level_parallism_util_total  =       1.7615
L2_BW  =      58.9005 GB/Sec
L2_BW_total  =      26.4337 GB/Sec
gpu_total_sim_rate=39998

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4121150
	L1I_total_cache_misses = 71169
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 50665
L1D_cache:
	L1D_cache_core[0]: Access = 45857, Miss = 27678, Miss_rate = 0.604, Pending_hits = 2901, Reservation_fails = 19300
	L1D_cache_core[1]: Access = 45793, Miss = 27905, Miss_rate = 0.609, Pending_hits = 3073, Reservation_fails = 20937
	L1D_cache_core[2]: Access = 46035, Miss = 28039, Miss_rate = 0.609, Pending_hits = 2720, Reservation_fails = 17989
	L1D_cache_core[3]: Access = 45249, Miss = 27925, Miss_rate = 0.617, Pending_hits = 2789, Reservation_fails = 22402
	L1D_cache_core[4]: Access = 45729, Miss = 27329, Miss_rate = 0.598, Pending_hits = 3097, Reservation_fails = 19112
	L1D_cache_core[5]: Access = 46418, Miss = 28301, Miss_rate = 0.610, Pending_hits = 3022, Reservation_fails = 15745
	L1D_cache_core[6]: Access = 45650, Miss = 27852, Miss_rate = 0.610, Pending_hits = 3013, Reservation_fails = 19539
	L1D_cache_core[7]: Access = 45599, Miss = 27349, Miss_rate = 0.600, Pending_hits = 2971, Reservation_fails = 16561
	L1D_cache_core[8]: Access = 46591, Miss = 28193, Miss_rate = 0.605, Pending_hits = 2848, Reservation_fails = 15630
	L1D_cache_core[9]: Access = 45311, Miss = 27226, Miss_rate = 0.601, Pending_hits = 3064, Reservation_fails = 21947
	L1D_cache_core[10]: Access = 45342, Miss = 27958, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 24734
	L1D_cache_core[11]: Access = 45856, Miss = 27817, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20828
	L1D_cache_core[12]: Access = 45280, Miss = 27831, Miss_rate = 0.615, Pending_hits = 2858, Reservation_fails = 22161
	L1D_cache_core[13]: Access = 45297, Miss = 27747, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 21428
	L1D_cache_core[14]: Access = 44688, Miss = 27028, Miss_rate = 0.605, Pending_hits = 2662, Reservation_fails = 23001
	L1D_total_cache_accesses = 684695
	L1D_total_cache_misses = 416178
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 43655
	L1D_total_cache_reservation_fails = 301314
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247335
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8876
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 913661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18659
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15882
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14472
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 39695
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 932320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 77707
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 47822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15882
ctas_completed 10604, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42687, 22854, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 260679936
gpgpu_n_tot_w_icount = 8146248
gpgpu_n_stall_shd_mem = 464051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405124
gpgpu_n_mem_write_global = 176407
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132608
gpgpu_n_store_insn = 2822512
gpgpu_n_shmem_insn = 91155504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869312
gpgpu_n_shmem_bkconflict = 112112
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1624094	W0_Idle:13500608	W0_Scoreboard:10535664	W1:6952	W2:6512	W3:6072	W4:5632	W5:5192	W6:4752	W7:4312	W8:3872	W9:3432	W10:2992	W11:2552	W12:2112	W13:1672	W14:1232	W15:748	W16:538571	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4214706	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3240992 {8:405124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12701304 {72:176407,}
traffic_breakdown_coretomem[INST_ACC_R] = 211272 {8:26409,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64819840 {40:1620496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822512 {8:352814,}
traffic_breakdown_memtocore[INST_ACC_R] = 4225440 {40:105636,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116879 	25736 	21542 	35069 	79881 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1079996 	730528 	148146 	14670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25051 	1081 	205 	510291 	28716 	27702 	11145 	2918 	846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	221528 	262650 	252639 	303561 	727962 	204954 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1364 	514 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.552795  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.518106 10.284519 11.446945 
dram[1]:  9.568345  9.950000 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.215585 11.010753 11.990477 
dram[2]:  9.381339  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.258856  9.988505 11.380953  9.869388 
dram[3]:  9.766209  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.974684 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.473141  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.628169 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385333/39895 = 9.658679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1274       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1355      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1276       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1354      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1275       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127059
bank skew: 1970/774 = 2.55
chip skew: 22993/19537 = 1.18
average mf latency per bank:
dram[0]:       6174      4411      5941      4645      5221      3843      5497      3869      5049      3678      5450      4192      5451      4036      5119      4108
dram[1]:       4721      4616      4734      4571      4366      4194      4660      4282      4025      3699      4348      4122      4071      3767      4302      3987
dram[2]:       4363      5720      4555      5759      3796      4945      3660      5462      3496      4895      3874      5644      3566      5306      3835      5331
dram[3]:       4350      4504      4417      4694      3970      4023      4027      4254      3585      3522      3973      4048      3685      3759      3848      4043
dram[4]:       6395      4262      5919      4561      5195      3658      5375      3694      4911      3430      5329      3918      5533      3497      5365      4004
dram[5]:       4422      4937      4399      5085      4033      4502      4289      4657      3935      3922      4092      4576      3873      4028      3931      4284
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       915      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2248916 n_act=6431 n_pre=6415 n_ref_event=0 n_req=60289 n_rd=44250 n_rd_L2_A=0 n_write=0 n_wr_bk=19606 bw_util=0.05492
n_activity=341254 dram_eff=0.3742
bk0: 2548a 2296879i bk1: 3480a 2288807i bk2: 2302a 2301464i bk3: 2998a 2294939i bk4: 2574a 2296779i bk5: 3450a 2288217i bk6: 2602a 2298865i bk7: 3480a 2291477i bk8: 2752a 2295488i bk9: 3918a 2285567i bk10: 2126a 2298908i bk11: 2950a 2292949i bk12: 1940a 2302338i bk13: 2752a 2293609i bk14: 1804a 2304057i bk15: 2574a 2297854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893513
Row_Buffer_Locality_read = 0.944791
Row_Buffer_Locality_write = 0.752042
Bank_Level_Parallism = 1.967957
Bank_Level_Parallism_Col = 1.929827
Bank_Level_Parallism_Ready = 1.155516
write_to_read_ratio_blp_rw_average = 0.498389
GrpLevelPara = 1.492093 

BW Util details:
bwutil = 0.054920 
total_CMD = 2325438 
util_bw = 127712 
Wasted_Col = 100951 
Wasted_Row = 47740 
Idle = 2049035 

BW Util Bottlenecks: 
RCDc_limit = 23569 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51454 
rwq = 0 
CCDLc_limit_alone = 34561 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2325438 
n_nop = 2248916 
Read = 44250 
Write = 0 
L2_Alloc = 0 
L2_WB = 19606 
n_act = 6431 
n_pre = 6415 
n_ref = 0 
n_req = 60289 
total_req = 63856 

Dual Bus Interface Util: 
issued_total_row = 12846 
issued_total_col = 63856 
Row_Bus_Util =  0.005524 
CoL_Bus_Util = 0.027460 
Either_Row_CoL_Bus_Util = 0.032906 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002352 
queue_avg = 0.850770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.85077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2238518 n_act=7047 n_pre=7031 n_ref_event=0 n_req=68893 n_rd=50074 n_rd_L2_A=0 n_write=0 n_wr_bk=22993 bw_util=0.06284
n_activity=367740 dram_eff=0.3974
bk0: 3020a 2289467i bk1: 3718a 2284331i bk2: 2702a 2295754i bk3: 3234a 2290412i bk4: 3134a 2287752i bk5: 3726a 2280997i bk6: 3180a 2289526i bk7: 3700a 2287649i bk8: 3604a 2284632i bk9: 4156a 2282050i bk10: 2690a 2292593i bk11: 3058a 2289324i bk12: 2392a 2294654i bk13: 2832a 2289704i bk14: 2230a 2299875i bk15: 2698a 2295594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897914
Row_Buffer_Locality_read = 0.946080
Row_Buffer_Locality_write = 0.769754
Bank_Level_Parallism = 2.135776
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062841 
total_CMD = 2325438 
util_bw = 146134 
Wasted_Col = 108375 
Wasted_Row = 48485 
Idle = 2022444 

BW Util Bottlenecks: 
RCDc_limit = 25152 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55161 
rwq = 0 
CCDLc_limit_alone = 36699 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2325438 
n_nop = 2238518 
Read = 50074 
Write = 0 
L2_Alloc = 0 
L2_WB = 22993 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 68893 
total_req = 73067 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 73067 
Row_Bus_Util =  0.006054 
CoL_Bus_Util = 0.031421 
Either_Row_CoL_Bus_Util = 0.037378 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002589 
queue_avg = 1.033824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2248813 n_act=6504 n_pre=6488 n_ref_event=0 n_req=60268 n_rd=44226 n_rd_L2_A=0 n_write=0 n_wr_bk=19613 bw_util=0.0549
n_activity=342914 dram_eff=0.3723
bk0: 3490a 2289156i bk1: 2558a 2297058i bk2: 3016a 2295025i bk3: 2296a 2300973i bk4: 3432a 2289104i bk5: 2576a 2296309i bk6: 3504a 2291374i bk7: 2590a 2298485i bk8: 3916a 2285608i bk9: 2750a 2295834i bk10: 3042a 2292668i bk11: 2014a 2301130i bk12: 2740a 2293131i bk13: 1936a 2302441i bk14: 2594a 2297180i bk15: 1772a 2304249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892314
Row_Buffer_Locality_read = 0.944105
Row_Buffer_Locality_write = 0.749532
Bank_Level_Parallism = 1.950737
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161428
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054905 
total_CMD = 2325438 
util_bw = 127678 
Wasted_Col = 101557 
Wasted_Row = 48609 
Idle = 2047594 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 19464 
WTRc_limit = 16383 
RTWc_limit = 63444 
CCDLc_limit = 50882 
rwq = 0 
CCDLc_limit_alone = 34269 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 48443 

Commands details: 
total_CMD = 2325438 
n_nop = 2248813 
Read = 44226 
Write = 0 
L2_Alloc = 0 
L2_WB = 19613 
n_act = 6504 
n_pre = 6488 
n_ref = 0 
n_req = 60268 
total_req = 63839 

Dual Bus Interface Util: 
issued_total_row = 12992 
issued_total_col = 63839 
Row_Bus_Util =  0.005587 
CoL_Bus_Util = 0.027452 
Either_Row_CoL_Bus_Util = 0.032951 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.002688 
queue_avg = 0.823282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.823282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2238355 n_act=7124 n_pre=7108 n_ref_event=0 n_req=68905 n_rd=50090 n_rd_L2_A=0 n_write=0 n_wr_bk=22989 bw_util=0.06285
n_activity=368378 dram_eff=0.3968
bk0: 3716a 2283980i bk1: 3020a 2289334i bk2: 3246a 2289791i bk3: 2696a 2295590i bk4: 3726a 2282231i bk5: 3148a 2287458i bk6: 3708a 2287564i bk7: 3164a 2289902i bk8: 4154a 2281078i bk9: 3626a 2283607i bk10: 3158a 2290446i bk11: 2560a 2291530i bk12: 2840a 2288679i bk13: 2384a 2296000i bk14: 2724a 2294276i bk15: 2220a 2300488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945638
Row_Buffer_Locality_write = 0.766888
Bank_Level_Parallism = 2.134634
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062852 
total_CMD = 2325438 
util_bw = 146158 
Wasted_Col = 108545 
Wasted_Row = 49365 
Idle = 2021370 

BW Util Bottlenecks: 
RCDc_limit = 25482 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78211 
CCDLc_limit = 54796 
rwq = 0 
CCDLc_limit_alone = 36525 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61752 

Commands details: 
total_CMD = 2325438 
n_nop = 2238355 
Read = 50090 
Write = 0 
L2_Alloc = 0 
L2_WB = 22989 
n_act = 7124 
n_pre = 7108 
n_ref = 0 
n_req = 68905 
total_req = 73079 

Dual Bus Interface Util: 
issued_total_row = 14232 
issued_total_col = 73079 
Row_Bus_Util =  0.006120 
CoL_Bus_Util = 0.031426 
Either_Row_CoL_Bus_Util = 0.037448 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.002618 
queue_avg = 1.024048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.02405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2249125 n_act=6466 n_pre=6450 n_ref_event=463904 n_req=60060 n_rd=44068 n_rd_L2_A=0 n_write=0 n_wr_bk=19537 bw_util=0.0547
n_activity=339525 dram_eff=0.3747
bk0: 2526a 2297404i bk1: 3444a 2288684i bk2: 2322a 2302006i bk3: 2994a 2294634i bk4: 2556a 2296104i bk5: 3446a 2287338i bk6: 2606a 2298862i bk7: 3476a 2291228i bk8: 2724a 2295107i bk9: 3912a 2285176i bk10: 2098a 2299833i bk11: 2920a 2291715i bk12: 1926a 2301832i bk13: 2746a 2293277i bk14: 1800a 2304841i bk15: 2572a 2298364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892591
Row_Buffer_Locality_read = 0.944291
Row_Buffer_Locality_write = 0.750125
Bank_Level_Parallism = 1.982750
Bank_Level_Parallism_Col = 1.933015
Bank_Level_Parallism_Ready = 1.152703
write_to_read_ratio_blp_rw_average = 0.496949
GrpLevelPara = 1.489297 

BW Util details:
bwutil = 0.054704 
total_CMD = 2325438 
util_bw = 127210 
Wasted_Col = 101095 
Wasted_Row = 46761 
Idle = 2050372 

BW Util Bottlenecks: 
RCDc_limit = 23592 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51245 
rwq = 0 
CCDLc_limit_alone = 34135 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2325438 
n_nop = 2249125 
Read = 44068 
Write = 0 
L2_Alloc = 0 
L2_WB = 19537 
n_act = 6466 
n_pre = 6450 
n_ref = 463904 
n_req = 60060 
total_req = 63605 

Dual Bus Interface Util: 
issued_total_row = 12916 
issued_total_col = 63605 
Row_Bus_Util =  0.005554 
CoL_Bus_Util = 0.027352 
Either_Row_CoL_Bus_Util = 0.032817 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.002726 
queue_avg = 0.846227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.846227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325438 n_nop=2241799 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.06112
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2290781i bk1: 3420a 2286815i bk2: 2722a 2294478i bk3: 3136a 2291763i bk4: 3130a 2286558i bk5: 3592a 2283814i bk6: 3180a 2289423i bk7: 3584a 2288591i bk8: 3584a 2284338i bk9: 3930a 2283090i bk10: 2610a 2291586i bk11: 2900a 2290967i bk12: 2372a 2294213i bk13: 2728a 2294215i bk14: 2234a 2298102i bk15: 2610a 2297547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.061118 
total_CMD = 2325438 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2039254 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2325438 
n_nop = 2241799 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005503 
CoL_Bus_Util = 0.030559 
Either_Row_CoL_Bus_Util = 0.035967 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002654 
queue_avg = 0.945774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.945774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157670, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 179598, Miss = 33684, Miss_rate = 0.188, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 168620, Miss = 30404, Miss_rate = 0.180, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 188974, Miss = 36026, Miss_rate = 0.191, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 177872, Miss = 33838, Miss_rate = 0.190, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158132, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 187074, Miss = 36194, Miss_rate = 0.193, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 170634, Miss = 30224, Miss_rate = 0.177, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 155844, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 178514, Miss = 33576, Miss_rate = 0.188, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 169484, Miss = 30264, Miss_rate = 0.179, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 186560, Miss = 34130, Miss_rate = 0.183, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2078976
L2_total_cache_misses = 373418
L2_total_cache_miss_rate = 0.1796
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 388292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 79390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16748
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2078976
icnt_total_pkts_simt_to_mem=784362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.3531
	minimum = 5
	maximum = 964
Network latency average = 74.5052
	minimum = 5
	maximum = 964
Slowest packet = 2666503
Flit latency average = 71.5508
	minimum = 5
	maximum = 964
Slowest flit = 2841310
Fragmentation average = 0.0237302
	minimum = 0
	maximum = 311
Injected packet rate average = 0.125826
	minimum = 0 (at node 15)
	maximum = 0.394809 (at node 22)
Accepted packet rate average = 0.125826
	minimum = 0 (at node 15)
	maximum = 0.300387 (at node 5)
Injected flit rate average = 0.134006
	minimum = 0 (at node 15)
	maximum = 0.394809 (at node 22)
Accepted flit rate average= 0.134006
	minimum = 0 (at node 15)
	maximum = 0.300387 (at node 5)
Injected packet length average = 1.06501
Accepted packet length average = 1.06501
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5999 (66 samples)
	minimum = 5 (66 samples)
	maximum = 239.076 (66 samples)
Network latency average = 21.2183 (66 samples)
	minimum = 5 (66 samples)
	maximum = 236.409 (66 samples)
Flit latency average = 20.343 (66 samples)
	minimum = 5 (66 samples)
	maximum = 235.97 (66 samples)
Fragmentation average = 0.00192325 (66 samples)
	minimum = 0 (66 samples)
	maximum = 55.0455 (66 samples)
Injected packet rate average = 0.0707864 (66 samples)
	minimum = 0.0243342 (66 samples)
	maximum = 0.196627 (66 samples)
Accepted packet rate average = 0.0707864 (66 samples)
	minimum = 0.0238686 (66 samples)
	maximum = 0.111104 (66 samples)
Injected flit rate average = 0.0754016 (66 samples)
	minimum = 0.0315086 (66 samples)
	maximum = 0.196801 (66 samples)
Accepted flit rate average = 0.0754016 (66 samples)
	minimum = 0.0319008 (66 samples)
	maximum = 0.111104 (66 samples)
Injected packet size average = 1.0652 (66 samples)
Accepted packet size average = 1.0652 (66 samples)
Hops average = 1 (66 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 44 min, 23 sec (6263 sec)
gpgpu_simulation_rate = 39998 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 67 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 67: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 67 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1788446
gpu_tot_sim_insn = 250531768
gpu_tot_ipc =     140.0835
gpu_tot_issued_cta = 10605
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.8910% 
max_total_param_size = 0
gpu_stall_dramfull = 190337
gpu_stall_icnt2sh    = 351618
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3400
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7614
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      26.0406 GB/Sec
gpu_total_sim_rate=39379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4122822
	L1I_total_cache_misses = 71181
	L1I_total_cache_miss_rate = 0.0173
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 50665
L1D_cache:
	L1D_cache_core[0]: Access = 45857, Miss = 27678, Miss_rate = 0.604, Pending_hits = 2901, Reservation_fails = 19300
	L1D_cache_core[1]: Access = 45793, Miss = 27905, Miss_rate = 0.609, Pending_hits = 3073, Reservation_fails = 20937
	L1D_cache_core[2]: Access = 46035, Miss = 28039, Miss_rate = 0.609, Pending_hits = 2720, Reservation_fails = 17989
	L1D_cache_core[3]: Access = 45249, Miss = 27925, Miss_rate = 0.617, Pending_hits = 2789, Reservation_fails = 22402
	L1D_cache_core[4]: Access = 45729, Miss = 27329, Miss_rate = 0.598, Pending_hits = 3097, Reservation_fails = 19112
	L1D_cache_core[5]: Access = 46418, Miss = 28301, Miss_rate = 0.610, Pending_hits = 3022, Reservation_fails = 15745
	L1D_cache_core[6]: Access = 45650, Miss = 27852, Miss_rate = 0.610, Pending_hits = 3013, Reservation_fails = 19539
	L1D_cache_core[7]: Access = 45599, Miss = 27349, Miss_rate = 0.600, Pending_hits = 2971, Reservation_fails = 16561
	L1D_cache_core[8]: Access = 46622, Miss = 28209, Miss_rate = 0.605, Pending_hits = 2848, Reservation_fails = 15630
	L1D_cache_core[9]: Access = 45311, Miss = 27226, Miss_rate = 0.601, Pending_hits = 3064, Reservation_fails = 21947
	L1D_cache_core[10]: Access = 45342, Miss = 27958, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 24734
	L1D_cache_core[11]: Access = 45856, Miss = 27817, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20828
	L1D_cache_core[12]: Access = 45280, Miss = 27831, Miss_rate = 0.615, Pending_hits = 2858, Reservation_fails = 22161
	L1D_cache_core[13]: Access = 45297, Miss = 27747, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 21428
	L1D_cache_core[14]: Access = 44688, Miss = 27028, Miss_rate = 0.605, Pending_hits = 2662, Reservation_fails = 23001
	L1D_total_cache_accesses = 684726
	L1D_total_cache_misses = 416194
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 43655
	L1D_total_cache_reservation_fails = 301314
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247341
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8876
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915321
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18671
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15882
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14472
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116256
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 39710
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 933992

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 77707
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 47822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15882
ctas_completed 10605, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
42687, 22854, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 260774304
gpgpu_n_tot_w_icount = 8149197
gpgpu_n_stall_shd_mem = 464555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405140
gpgpu_n_mem_write_global = 176422
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8132864
gpgpu_n_store_insn = 2822752
gpgpu_n_shmem_insn = 91160200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7869408
gpgpu_n_shmem_bkconflict = 112616
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 112616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1624094	W0_Idle:13531058	W0_Scoreboard:10555693	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:538882	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549641
single_issue_nums: WS0:4217655	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3241120 {8:405140,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12702384 {72:176422,}
traffic_breakdown_coretomem[INST_ACC_R] = 211368 {8:26421,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64822400 {40:1620560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2822752 {8:352844,}
traffic_breakdown_memtocore[INST_ACC_R] = 4227360 {40:105684,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116879 	25736 	21542 	35069 	79881 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1080090 	730528 	148146 	14670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25063 	1081 	205 	510322 	28716 	27702 	11145 	2918 	846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	221622 	262650 	252639 	303561 	727962 	204954 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1374 	514 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.552795  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.518106 10.284519 11.446945 
dram[1]:  9.568345  9.950000 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.215585 11.010753 11.990477 
dram[2]:  9.381339  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.258856  9.988505 11.380953  9.869388 
dram[3]:  9.766209  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.974684 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.473141  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.628169 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385333/39895 = 9.658679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1274       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1355      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1276       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1354      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1275       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127059
bank skew: 1970/774 = 2.55
chip skew: 22993/19537 = 1.18
average mf latency per bank:
dram[0]:       6174      4411      5941      4645      5221      3843      5497      3869      5049      3678      5450      4192      5451      4036      5119      4108
dram[1]:       4721      4616      4734      4571      4366      4194      4660      4282      4025      3699      4348      4122      4073      3767      4304      3987
dram[2]:       4363      5720      4555      5759      3796      4945      3660      5462      3496      4895      3874      5644      3566      5306      3835      5331
dram[3]:       4350      4504      4417      4694      3970      4023      4027      4254      3585      3522      3973      4048      3685      3761      3848      4044
dram[4]:       6395      4262      5919      4561      5195      3658      5375      3694      4911      3430      5329      3918      5533      3497      5365      4004
dram[5]:       4422      4937      4399      5085      4033      4502      4289      4657      3935      3922      4092      4576      3875      4028      3933      4284
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       915      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2284179 n_act=6431 n_pre=6415 n_ref_event=0 n_req=60289 n_rd=44250 n_rd_L2_A=0 n_write=0 n_wr_bk=19606 bw_util=0.0541
n_activity=341254 dram_eff=0.3742
bk0: 2548a 2332142i bk1: 3480a 2324070i bk2: 2302a 2336727i bk3: 2998a 2330202i bk4: 2574a 2332042i bk5: 3450a 2323480i bk6: 2602a 2334128i bk7: 3480a 2326740i bk8: 2752a 2330751i bk9: 3918a 2320830i bk10: 2126a 2334171i bk11: 2950a 2328212i bk12: 1940a 2337601i bk13: 2752a 2328872i bk14: 1804a 2339320i bk15: 2574a 2333117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893513
Row_Buffer_Locality_read = 0.944791
Row_Buffer_Locality_write = 0.752042
Bank_Level_Parallism = 1.967957
Bank_Level_Parallism_Col = 1.929827
Bank_Level_Parallism_Ready = 1.155516
write_to_read_ratio_blp_rw_average = 0.498389
GrpLevelPara = 1.492093 

BW Util details:
bwutil = 0.054099 
total_CMD = 2360701 
util_bw = 127712 
Wasted_Col = 100951 
Wasted_Row = 47740 
Idle = 2084298 

BW Util Bottlenecks: 
RCDc_limit = 23569 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51454 
rwq = 0 
CCDLc_limit_alone = 34561 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2360701 
n_nop = 2284179 
Read = 44250 
Write = 0 
L2_Alloc = 0 
L2_WB = 19606 
n_act = 6431 
n_pre = 6415 
n_ref = 0 
n_req = 60289 
total_req = 63856 

Dual Bus Interface Util: 
issued_total_row = 12846 
issued_total_col = 63856 
Row_Bus_Util =  0.005442 
CoL_Bus_Util = 0.027050 
Either_Row_CoL_Bus_Util = 0.032415 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002352 
queue_avg = 0.838061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2273781 n_act=7047 n_pre=7031 n_ref_event=0 n_req=68893 n_rd=50074 n_rd_L2_A=0 n_write=0 n_wr_bk=22993 bw_util=0.0619
n_activity=367740 dram_eff=0.3974
bk0: 3020a 2324730i bk1: 3718a 2319594i bk2: 2702a 2331017i bk3: 3234a 2325675i bk4: 3134a 2323015i bk5: 3726a 2316260i bk6: 3180a 2324789i bk7: 3700a 2322912i bk8: 3604a 2319895i bk9: 4156a 2317313i bk10: 2690a 2327856i bk11: 3058a 2324587i bk12: 2392a 2329917i bk13: 2832a 2324967i bk14: 2230a 2335138i bk15: 2698a 2330857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897914
Row_Buffer_Locality_read = 0.946080
Row_Buffer_Locality_write = 0.769754
Bank_Level_Parallism = 2.135776
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061903 
total_CMD = 2360701 
util_bw = 146134 
Wasted_Col = 108375 
Wasted_Row = 48485 
Idle = 2057707 

BW Util Bottlenecks: 
RCDc_limit = 25152 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55161 
rwq = 0 
CCDLc_limit_alone = 36699 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2360701 
n_nop = 2273781 
Read = 50074 
Write = 0 
L2_Alloc = 0 
L2_WB = 22993 
n_act = 7047 
n_pre = 7031 
n_ref = 0 
n_req = 68893 
total_req = 73067 

Dual Bus Interface Util: 
issued_total_row = 14078 
issued_total_col = 73067 
Row_Bus_Util =  0.005963 
CoL_Bus_Util = 0.030951 
Either_Row_CoL_Bus_Util = 0.036820 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002589 
queue_avg = 1.018381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2284076 n_act=6504 n_pre=6488 n_ref_event=0 n_req=60268 n_rd=44226 n_rd_L2_A=0 n_write=0 n_wr_bk=19613 bw_util=0.05408
n_activity=342914 dram_eff=0.3723
bk0: 3490a 2324419i bk1: 2558a 2332321i bk2: 3016a 2330288i bk3: 2296a 2336236i bk4: 3432a 2324367i bk5: 2576a 2331572i bk6: 3504a 2326637i bk7: 2590a 2333748i bk8: 3916a 2320871i bk9: 2750a 2331097i bk10: 3042a 2327931i bk11: 2014a 2336393i bk12: 2740a 2328394i bk13: 1936a 2337704i bk14: 2594a 2332443i bk15: 1772a 2339512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892314
Row_Buffer_Locality_read = 0.944105
Row_Buffer_Locality_write = 0.749532
Bank_Level_Parallism = 1.950737
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161428
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054085 
total_CMD = 2360701 
util_bw = 127678 
Wasted_Col = 101557 
Wasted_Row = 48609 
Idle = 2082857 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 19464 
WTRc_limit = 16383 
RTWc_limit = 63444 
CCDLc_limit = 50882 
rwq = 0 
CCDLc_limit_alone = 34269 
WTRc_limit_alone = 14771 
RTWc_limit_alone = 48443 

Commands details: 
total_CMD = 2360701 
n_nop = 2284076 
Read = 44226 
Write = 0 
L2_Alloc = 0 
L2_WB = 19613 
n_act = 6504 
n_pre = 6488 
n_ref = 0 
n_req = 60268 
total_req = 63839 

Dual Bus Interface Util: 
issued_total_row = 12992 
issued_total_col = 63839 
Row_Bus_Util =  0.005503 
CoL_Bus_Util = 0.027042 
Either_Row_CoL_Bus_Util = 0.032459 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002688 
queue_avg = 0.810985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.810985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2273618 n_act=7124 n_pre=7108 n_ref_event=0 n_req=68905 n_rd=50090 n_rd_L2_A=0 n_write=0 n_wr_bk=22989 bw_util=0.06191
n_activity=368378 dram_eff=0.3968
bk0: 3716a 2319243i bk1: 3020a 2324597i bk2: 3246a 2325054i bk3: 2696a 2330853i bk4: 3726a 2317494i bk5: 3148a 2322721i bk6: 3708a 2322827i bk7: 3164a 2325165i bk8: 4154a 2316341i bk9: 3626a 2318870i bk10: 3158a 2325709i bk11: 2560a 2326793i bk12: 2840a 2323942i bk13: 2384a 2331263i bk14: 2724a 2329539i bk15: 2220a 2335751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945638
Row_Buffer_Locality_write = 0.766888
Bank_Level_Parallism = 2.134634
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061913 
total_CMD = 2360701 
util_bw = 146158 
Wasted_Col = 108545 
Wasted_Row = 49365 
Idle = 2056633 

BW Util Bottlenecks: 
RCDc_limit = 25482 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78211 
CCDLc_limit = 54796 
rwq = 0 
CCDLc_limit_alone = 36525 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61752 

Commands details: 
total_CMD = 2360701 
n_nop = 2273618 
Read = 50090 
Write = 0 
L2_Alloc = 0 
L2_WB = 22989 
n_act = 7124 
n_pre = 7108 
n_ref = 0 
n_req = 68905 
total_req = 73079 

Dual Bus Interface Util: 
issued_total_row = 14232 
issued_total_col = 73079 
Row_Bus_Util =  0.006029 
CoL_Bus_Util = 0.030956 
Either_Row_CoL_Bus_Util = 0.036889 
Issued_on_Two_Bus_Simul_Util = 0.000097 
issued_two_Eff = 0.002618 
queue_avg = 1.008752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2284388 n_act=6466 n_pre=6450 n_ref_event=463904 n_req=60060 n_rd=44068 n_rd_L2_A=0 n_write=0 n_wr_bk=19537 bw_util=0.05389
n_activity=339525 dram_eff=0.3747
bk0: 2526a 2332667i bk1: 3444a 2323947i bk2: 2322a 2337269i bk3: 2994a 2329897i bk4: 2556a 2331367i bk5: 3446a 2322601i bk6: 2606a 2334125i bk7: 3476a 2326491i bk8: 2724a 2330370i bk9: 3912a 2320439i bk10: 2098a 2335096i bk11: 2920a 2326978i bk12: 1926a 2337095i bk13: 2746a 2328540i bk14: 1800a 2340104i bk15: 2572a 2333627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892591
Row_Buffer_Locality_read = 0.944291
Row_Buffer_Locality_write = 0.750125
Bank_Level_Parallism = 1.982750
Bank_Level_Parallism_Col = 1.933015
Bank_Level_Parallism_Ready = 1.152703
write_to_read_ratio_blp_rw_average = 0.496949
GrpLevelPara = 1.489297 

BW Util details:
bwutil = 0.053887 
total_CMD = 2360701 
util_bw = 127210 
Wasted_Col = 101095 
Wasted_Row = 46761 
Idle = 2085635 

BW Util Bottlenecks: 
RCDc_limit = 23592 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51245 
rwq = 0 
CCDLc_limit_alone = 34135 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2360701 
n_nop = 2284388 
Read = 44068 
Write = 0 
L2_Alloc = 0 
L2_WB = 19537 
n_act = 6466 
n_pre = 6450 
n_ref = 463904 
n_req = 60060 
total_req = 63605 

Dual Bus Interface Util: 
issued_total_row = 12916 
issued_total_col = 63605 
Row_Bus_Util =  0.005471 
CoL_Bus_Util = 0.026943 
Either_Row_CoL_Bus_Util = 0.032326 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002726 
queue_avg = 0.833587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.833587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2360701 n_nop=2277062 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.0602
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2326044i bk1: 3420a 2322078i bk2: 2722a 2329741i bk3: 3136a 2327026i bk4: 3130a 2321821i bk5: 3592a 2319077i bk6: 3180a 2324686i bk7: 3584a 2323854i bk8: 3584a 2319601i bk9: 3930a 2318353i bk10: 2610a 2326849i bk11: 2900a 2326230i bk12: 2372a 2329476i bk13: 2728a 2329478i bk14: 2234a 2333365i bk15: 2610a 2332810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.060205 
total_CMD = 2360701 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2074517 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2360701 
n_nop = 2277062 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005421 
CoL_Bus_Util = 0.030102 
Either_Row_CoL_Bus_Util = 0.035430 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002654 
queue_avg = 0.931647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157678, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 179598, Miss = 33684, Miss_rate = 0.188, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 168662, Miss = 30404, Miss_rate = 0.180, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 188974, Miss = 36026, Miss_rate = 0.191, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 177880, Miss = 33838, Miss_rate = 0.190, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158132, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 187082, Miss = 36194, Miss_rate = 0.193, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 170664, Miss = 30224, Miss_rate = 0.177, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 155852, Miss = 25016, Miss_rate = 0.161, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 178514, Miss = 33576, Miss_rate = 0.188, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 169522, Miss = 30264, Miss_rate = 0.179, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 186560, Miss = 34130, Miss_rate = 0.183, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2079118
L2_total_cache_misses = 373418
L2_total_cache_miss_rate = 0.1796
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14912
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 388356
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 79420
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2079118
icnt_total_pkts_simt_to_mem=784420
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2687067
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2863338
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 8)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 8)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 8)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 8)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3417 (67 samples)
	minimum = 5 (67 samples)
	maximum = 235.687 (67 samples)
Network latency average = 20.9775 (67 samples)
	minimum = 5 (67 samples)
	maximum = 232.97 (67 samples)
Flit latency average = 20.114 (67 samples)
	minimum = 5 (67 samples)
	maximum = 232.522 (67 samples)
Fragmentation average = 0.00189454 (67 samples)
	minimum = 0 (67 samples)
	maximum = 54.2239 (67 samples)
Injected packet rate average = 0.0697337 (67 samples)
	minimum = 0.023971 (67 samples)
	maximum = 0.193716 (67 samples)
Accepted packet rate average = 0.0697337 (67 samples)
	minimum = 0.0235123 (67 samples)
	maximum = 0.109525 (67 samples)
Injected flit rate average = 0.0742803 (67 samples)
	minimum = 0.0310383 (67 samples)
	maximum = 0.193896 (67 samples)
Accepted flit rate average = 0.0742803 (67 samples)
	minimum = 0.0314246 (67 samples)
	maximum = 0.109525 (67 samples)
Injected packet size average = 1.0652 (67 samples)
Accepted packet size average = 1.0652 (67 samples)
Hops average = 1 (67 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 46 min, 2 sec (6362 sec)
gpgpu_simulation_rate = 39379 (inst/sec)
gpgpu_simulation_rate = 281 (cycle/sec)
gpgpu_silicon_slowdown = 2491103x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 68 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 68 '_Z13lud_perimeterPfii'
Destroy streams for kernel 68: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 68 
kernel_stream_id = 63729
gpu_sim_cycle = 25591
gpu_sim_insn = 177120
gpu_ipc =       6.9212
gpu_tot_sim_cycle = 1814037
gpu_tot_sim_insn = 250708888
gpu_tot_ipc =     138.2050
gpu_tot_issued_cta = 10614
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.5065% 
max_total_param_size = 0
gpu_stall_dramfull = 190337
gpu_stall_icnt2sh    = 351618
partiton_level_parallism =       0.0546
partiton_level_parallism_total  =       0.3359
partiton_level_parallism_util =       1.0138
partiton_level_parallism_util_total  =       1.7584
L2_BW  =       4.4028 GB/Sec
L2_BW_total  =      25.7354 GB/Sec
gpu_total_sim_rate=38797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128312
	L1I_total_cache_misses = 71883
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 50665
L1D_cache:
	L1D_cache_core[0]: Access = 45936, Miss = 27726, Miss_rate = 0.604, Pending_hits = 2901, Reservation_fails = 19300
	L1D_cache_core[1]: Access = 45872, Miss = 27953, Miss_rate = 0.609, Pending_hits = 3073, Reservation_fails = 20937
	L1D_cache_core[2]: Access = 46114, Miss = 28087, Miss_rate = 0.609, Pending_hits = 2720, Reservation_fails = 17989
	L1D_cache_core[3]: Access = 45249, Miss = 27925, Miss_rate = 0.617, Pending_hits = 2789, Reservation_fails = 22402
	L1D_cache_core[4]: Access = 45729, Miss = 27329, Miss_rate = 0.598, Pending_hits = 3097, Reservation_fails = 19112
	L1D_cache_core[5]: Access = 46418, Miss = 28301, Miss_rate = 0.610, Pending_hits = 3022, Reservation_fails = 15745
	L1D_cache_core[6]: Access = 45650, Miss = 27852, Miss_rate = 0.610, Pending_hits = 3013, Reservation_fails = 19539
	L1D_cache_core[7]: Access = 45599, Miss = 27349, Miss_rate = 0.600, Pending_hits = 2971, Reservation_fails = 16561
	L1D_cache_core[8]: Access = 46622, Miss = 28209, Miss_rate = 0.605, Pending_hits = 2848, Reservation_fails = 15630
	L1D_cache_core[9]: Access = 45390, Miss = 27258, Miss_rate = 0.601, Pending_hits = 3064, Reservation_fails = 21947
	L1D_cache_core[10]: Access = 45421, Miss = 28006, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 24734
	L1D_cache_core[11]: Access = 45935, Miss = 27865, Miss_rate = 0.607, Pending_hits = 2842, Reservation_fails = 20828
	L1D_cache_core[12]: Access = 45359, Miss = 27879, Miss_rate = 0.615, Pending_hits = 2858, Reservation_fails = 22161
	L1D_cache_core[13]: Access = 45376, Miss = 27795, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 21428
	L1D_cache_core[14]: Access = 44767, Miss = 27076, Miss_rate = 0.605, Pending_hits = 2662, Reservation_fails = 23001
	L1D_total_cache_accesses = 685437
	L1D_total_cache_misses = 416610
	L1D_total_cache_miss_rate = 0.6078
	L1D_total_cache_pending_hits = 43655
	L1D_total_cache_reservation_fails = 301314
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 247422
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 702
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 279
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5490

Total_core_cache_fail_stats:
ctas_completed 10614, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43893, 22854, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12648, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12276, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 12090, 
gpgpu_n_tot_thrd_icount = 261121632
gpgpu_n_tot_w_icount = 8160051
gpgpu_n_stall_shd_mem = 466571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405556
gpgpu_n_mem_write_global = 176701
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8139776
gpgpu_n_store_insn = 2827216
gpgpu_n_shmem_insn = 91217512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7871136
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 27747
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27747
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 324192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1624553	W0_Idle:13865889	W0_Scoreboard:10667575	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7549884
single_issue_nums: WS0:4228509	WS1:3931542	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3244448 {8:405556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12722472 {72:176701,}
traffic_breakdown_coretomem[INST_ACC_R] = 216984 {8:27123,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64888960 {40:1622224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2827216 {8:353402,}
traffic_breakdown_memtocore[INST_ACC_R] = 4339680 {40:108492,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 280 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1082312 	730528 	148146 	14670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25757 	1089 	205 	511017 	28716 	27702 	11145 	2918 	846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	223844 	262650 	252639 	303561 	727962 	204954 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1403 	514 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4411      5941      4645      5221      3843      5497      3869      5049      3678      5450      4192      5451      4038      5119      4116
dram[1]:       4726      4616      4739      4571      4370      4194      4665      4282      4029      3699      4350      4122      4087      3769      4322      3994
dram[2]:       4363      5720      4555      5759      3796      4945      3660      5462      3496      4895      3874      5644      3567      5306      3843      5331
dram[3]:       4350      4509      4417      4700      3970      4027      4027      4258      3585      3526      3973      4049      3686      3775      3856      4059
dram[4]:       6395      4262      5919      4561      5195      3658      5375      3694      4911      3430      5329      3918      5533      3502      5365      4009
dram[5]:       4427      4937      4404      5085      4037      4502      4293      4657      3938      3922      4094      4576      3884      4036      3950      4290
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       915      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2317951 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05334
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2365922i bk1: 3484a 2357819i bk2: 2302a 2370504i bk3: 2998a 2363980i bk4: 2574a 2365820i bk5: 3450a 2357258i bk6: 2602a 2367906i bk7: 3480a 2360518i bk8: 2752a 2364529i bk9: 3918a 2354609i bk10: 2126a 2367950i bk11: 2950a 2361992i bk12: 1940a 2371381i bk13: 2752a 2362652i bk14: 1804a 2373100i bk15: 2574a 2366897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.053340 
total_CMD = 2394480 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2118042 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2394480 
n_nop = 2317951 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005366 
CoL_Bus_Util = 0.026670 
Either_Row_CoL_Bus_Util = 0.031961 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002352 
queue_avg = 0.826270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2307553 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.06103
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2358509i bk1: 3722a 2353343i bk2: 2702a 2364794i bk3: 3234a 2359454i bk4: 3134a 2356794i bk5: 3726a 2350039i bk6: 3180a 2358568i bk7: 3700a 2356691i bk8: 3604a 2353674i bk9: 4156a 2351092i bk10: 2690a 2361635i bk11: 3058a 2358366i bk12: 2392a 2363696i bk13: 2832a 2358746i bk14: 2230a 2368917i bk15: 2698a 2364636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061034 
total_CMD = 2394480 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2091451 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2394480 
n_nop = 2307553 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005880 
CoL_Bus_Util = 0.030517 
Either_Row_CoL_Bus_Util = 0.036303 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002588 
queue_avg = 1.004046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2317843 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05333
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2358164i bk1: 2558a 2366098i bk2: 3016a 2364066i bk3: 2296a 2370015i bk4: 3432a 2358146i bk5: 2576a 2365351i bk6: 3504a 2360416i bk7: 2590a 2367527i bk8: 3916a 2354650i bk9: 2750a 2364876i bk10: 3042a 2361710i bk11: 2014a 2370172i bk12: 2740a 2362153i bk13: 1936a 2371483i bk14: 2594a 2366222i bk15: 1772a 2373292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053330 
total_CMD = 2394480 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2116578 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2394480 
n_nop = 2317843 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005427 
CoL_Bus_Util = 0.026665 
Either_Row_CoL_Bus_Util = 0.032006 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002688 
queue_avg = 0.799574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.799574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2307385 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.06105
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2352987i bk1: 3020a 2358374i bk2: 3246a 2358832i bk3: 2696a 2364631i bk4: 3726a 2351272i bk5: 3148a 2356499i bk6: 3708a 2356605i bk7: 3164a 2358944i bk8: 4154a 2350120i bk9: 3626a 2352649i bk10: 3158a 2359488i bk11: 2560a 2360573i bk12: 2840a 2357702i bk13: 2384a 2365043i bk14: 2724a 2363319i bk15: 2220a 2369531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.061048 
total_CMD = 2394480 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2090354 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2394480 
n_nop = 2307385 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005945 
CoL_Bus_Util = 0.030524 
Either_Row_CoL_Bus_Util = 0.036373 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002618 
queue_avg = 0.994552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.994552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2318160 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.05313
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2366447i bk1: 3448a 2357696i bk2: 2322a 2371046i bk3: 2994a 2363675i bk4: 2556a 2365146i bk5: 3446a 2356380i bk6: 2606a 2367904i bk7: 3476a 2360270i bk8: 2724a 2364149i bk9: 3912a 2354218i bk10: 2098a 2368875i bk11: 2920a 2360757i bk12: 1926a 2370874i bk13: 2746a 2362319i bk14: 1800a 2373883i bk15: 2572a 2367406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.053131 
total_CMD = 2394480 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2119379 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2394480 
n_nop = 2318160 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005395 
CoL_Bus_Util = 0.026565 
Either_Row_CoL_Bus_Util = 0.031873 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002725 
queue_avg = 0.821857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.821857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2394480 n_nop=2310841 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05936
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2359823i bk1: 3420a 2355857i bk2: 2722a 2363520i bk3: 3136a 2360805i bk4: 3130a 2355600i bk5: 3592a 2352856i bk6: 3180a 2358465i bk7: 3584a 2357633i bk8: 3584a 2353380i bk9: 3930a 2352132i bk10: 2610a 2360628i bk11: 2900a 2360009i bk12: 2372a 2363255i bk13: 2728a 2363257i bk14: 2234a 2367144i bk15: 2610a 2366589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.059356 
total_CMD = 2394480 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2108296 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2394480 
n_nop = 2310841 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005345 
CoL_Bus_Util = 0.029678 
Either_Row_CoL_Bus_Util = 0.034930 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.002654 
queue_avg = 0.918504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.918504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157930, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 180006, Miss = 33688, Miss_rate = 0.187, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 169392, Miss = 30404, Miss_rate = 0.179, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 189382, Miss = 36030, Miss_rate = 0.190, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 178232, Miss = 33846, Miss_rate = 0.190, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158348, Miss = 24940, Miss_rate = 0.158, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 187434, Miss = 36202, Miss_rate = 0.193, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 171358, Miss = 30224, Miss_rate = 0.176, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156068, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 178850, Miss = 33580, Miss_rate = 0.188, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 170252, Miss = 30264, Miss_rate = 0.178, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 186896, Miss = 34130, Miss_rate = 0.183, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2084148
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1792
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 558
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 558
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2808
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2084148
icnt_total_pkts_simt_to_mem=786096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04901
	minimum = 5
	maximum = 13
Network latency average = 5.04901
	minimum = 5
	maximum = 13
Slowest packet = 2687118
Flit latency average = 5.00537
	minimum = 5
	maximum = 13
Slowest flit = 2863540
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00930159
	minimum = 0 (at node 3)
	maximum = 0.0285257 (at node 17)
Accepted packet rate average = 0.00930159
	minimum = 0 (at node 3)
	maximum = 0.0221172 (at node 0)
Injected flit rate average = 0.00970538
	minimum = 0 (at node 3)
	maximum = 0.0285257 (at node 17)
Accepted flit rate average= 0.00970538
	minimum = 0 (at node 3)
	maximum = 0.0221172 (at node 0)
Injected packet length average = 1.04341
Accepted packet length average = 1.04341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0874 (68 samples)
	minimum = 5 (68 samples)
	maximum = 232.412 (68 samples)
Network latency average = 20.7432 (68 samples)
	minimum = 5 (68 samples)
	maximum = 229.735 (68 samples)
Flit latency average = 19.8918 (68 samples)
	minimum = 5 (68 samples)
	maximum = 229.294 (68 samples)
Fragmentation average = 0.00186668 (68 samples)
	minimum = 0 (68 samples)
	maximum = 53.4265 (68 samples)
Injected packet rate average = 0.068845 (68 samples)
	minimum = 0.0236185 (68 samples)
	maximum = 0.191287 (68 samples)
Accepted packet rate average = 0.068845 (68 samples)
	minimum = 0.0231665 (68 samples)
	maximum = 0.108239 (68 samples)
Injected flit rate average = 0.0733307 (68 samples)
	minimum = 0.0305819 (68 samples)
	maximum = 0.191464 (68 samples)
Accepted flit rate average = 0.0733307 (68 samples)
	minimum = 0.0309625 (68 samples)
	maximum = 0.108239 (68 samples)
Injected packet size average = 1.06516 (68 samples)
Accepted packet size average = 1.06516 (68 samples)
Hops average = 1 (68 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 47 min, 42 sec (6462 sec)
gpgpu_simulation_rate = 38797 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 2500000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 69 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 69 '_Z12lud_internalPfii'
Destroy streams for kernel 69: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 69 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 5474
gpu_sim_insn = 1928448
gpu_ipc =     352.2923
gpu_tot_sim_cycle = 1819511
gpu_tot_sim_insn = 252637336
gpu_tot_ipc =     138.8490
gpu_tot_issued_cta = 10695
gpu_occupancy = 72.6284% 
gpu_tot_occupancy = 30.6989% 
max_total_param_size = 0
gpu_stall_dramfull = 195390
gpu_stall_icnt2sh    = 356959
partiton_level_parallism =       0.8966
partiton_level_parallism_total  =       0.3376
partiton_level_parallism_util =       1.7554
partiton_level_parallism_util_total  =       1.7584
L2_BW  =      69.7289 GB/Sec
L2_BW_total  =      25.8677 GB/Sec
gpu_total_sim_rate=38939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4158768
	L1I_total_cache_misses = 73083
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46256, Miss = 27902, Miss_rate = 0.603, Pending_hits = 2933, Reservation_fails = 19637
	L1D_cache_core[1]: Access = 46192, Miss = 28190, Miss_rate = 0.610, Pending_hits = 3073, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46434, Miss = 28324, Miss_rate = 0.610, Pending_hits = 2722, Reservation_fails = 18991
	L1D_cache_core[3]: Access = 45633, Miss = 28179, Miss_rate = 0.618, Pending_hits = 2789, Reservation_fails = 22490
	L1D_cache_core[4]: Access = 46113, Miss = 27616, Miss_rate = 0.599, Pending_hits = 3097, Reservation_fails = 19772
	L1D_cache_core[5]: Access = 46866, Miss = 28630, Miss_rate = 0.611, Pending_hits = 3022, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46098, Miss = 28126, Miss_rate = 0.610, Pending_hits = 3016, Reservation_fails = 19716
	L1D_cache_core[7]: Access = 45919, Miss = 27590, Miss_rate = 0.601, Pending_hits = 2971, Reservation_fails = 18441
	L1D_cache_core[8]: Access = 46942, Miss = 28445, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 45710, Miss = 27450, Miss_rate = 0.601, Pending_hits = 3094, Reservation_fails = 22198
	L1D_cache_core[10]: Access = 45741, Miss = 28243, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46255, Miss = 28104, Miss_rate = 0.608, Pending_hits = 2842, Reservation_fails = 22444
	L1D_cache_core[12]: Access = 45679, Miss = 28057, Miss_rate = 0.614, Pending_hits = 2890, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 45696, Miss = 28033, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 22849
	L1D_cache_core[14]: Access = 45087, Miss = 27311, Miss_rate = 0.606, Pending_hits = 2662, Reservation_fails = 24293
	L1D_total_cache_accesses = 690621
	L1D_total_cache_misses = 420200
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 43754
	L1D_total_cache_reservation_fails = 315592
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249366
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 944577
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19871
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15623
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41006
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 964448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 85822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53985
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10695, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43986, 22947, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263050080
gpgpu_n_tot_w_icount = 8220315
gpgpu_n_stall_shd_mem = 473175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409119
gpgpu_n_mem_write_global = 177997
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8201984
gpgpu_n_store_insn = 2847952
gpgpu_n_shmem_insn = 91922536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933344
gpgpu_n_shmem_bkconflict = 114632
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 114632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1644740	W0_Idle:13878142	W0_Scoreboard:10732315	W1:7268	W2:6808	W3:6348	W4:5888	W5:5428	W6:4968	W7:4508	W8:4048	W9:3588	W10:3128	W11:2668	W12:2208	W13:1748	W14:1288	W15:782	W16:549493	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4258641	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3272952 {8:409119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12815784 {72:177997,}
traffic_breakdown_coretomem[INST_ACC_R] = 217376 {8:27172,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65459040 {40:1636476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2847952 {8:355994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4347520 {40:108688,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088029 	738304 	151494 	14673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25791 	1099 	205 	514091 	29068 	28097 	11656 	3430 	866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224452 	263837 	253523 	304743 	739184 	206715 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1406 	521 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4451      5941      4679      5221      3882      5497      3905      5049      3716      5450      4212      5451      4096      5119      4227
dram[1]:       4851      4647      4878      4609      4492      4237      4795      4320      4135      3733      4381      4138      4097      3803      4431      4084
dram[2]:       4401      5720      4588      5759      3831      4945      3696      5462      3534      4895      3892      5644      3662      5306      3958      5331
dram[3]:       4385      4642      4459      4833      4015      4163      4067      4369      3623      3613      3990      4065      3770      3784      3978      4164
dram[4]:       6395      4300      5919      4596      5195      3693      5375      3731      4911      3467      5329      3931      5533      3571      5365      4080
dram[5]:       4544      4979      4527      5128      4151      4551      4415      4698      4050      3963      4125      4589      3889      4113      4051      4390
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2325176 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05318
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2373147i bk1: 3484a 2365044i bk2: 2302a 2377729i bk3: 2998a 2371205i bk4: 2574a 2373045i bk5: 3450a 2364483i bk6: 2602a 2375131i bk7: 3480a 2367743i bk8: 2752a 2371754i bk9: 3918a 2361834i bk10: 2126a 2375175i bk11: 2950a 2369217i bk12: 1940a 2378606i bk13: 2752a 2369877i bk14: 1804a 2380325i bk15: 2574a 2374122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.053180 
total_CMD = 2401705 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2125267 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2401705 
n_nop = 2325176 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005350 
CoL_Bus_Util = 0.026590 
Either_Row_CoL_Bus_Util = 0.031864 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002352 
queue_avg = 0.823784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.823784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2314778 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.06085
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2365734i bk1: 3722a 2360568i bk2: 2702a 2372019i bk3: 3234a 2366679i bk4: 3134a 2364019i bk5: 3726a 2357264i bk6: 3180a 2365793i bk7: 3700a 2363916i bk8: 3604a 2360899i bk9: 4156a 2358317i bk10: 2690a 2368860i bk11: 3058a 2365591i bk12: 2392a 2370921i bk13: 2832a 2365971i bk14: 2230a 2376142i bk15: 2698a 2371861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060850 
total_CMD = 2401705 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2098676 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2401705 
n_nop = 2314778 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005863 
CoL_Bus_Util = 0.030425 
Either_Row_CoL_Bus_Util = 0.036194 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002588 
queue_avg = 1.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2325068 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05317
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2365389i bk1: 2558a 2373323i bk2: 3016a 2371291i bk3: 2296a 2377240i bk4: 3432a 2365371i bk5: 2576a 2372576i bk6: 3504a 2367641i bk7: 2590a 2374752i bk8: 3916a 2361875i bk9: 2750a 2372101i bk10: 3042a 2368935i bk11: 2014a 2377397i bk12: 2740a 2369378i bk13: 1936a 2378708i bk14: 2594a 2373447i bk15: 1772a 2380517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053170 
total_CMD = 2401705 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2123803 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2401705 
n_nop = 2325068 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005410 
CoL_Bus_Util = 0.026585 
Either_Row_CoL_Bus_Util = 0.031909 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002688 
queue_avg = 0.797169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2314610 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.06086
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2360212i bk1: 3020a 2365599i bk2: 3246a 2366057i bk3: 2696a 2371856i bk4: 3726a 2358497i bk5: 3148a 2363724i bk6: 3708a 2363830i bk7: 3164a 2366169i bk8: 4154a 2357345i bk9: 3626a 2359874i bk10: 3158a 2366713i bk11: 2560a 2367798i bk12: 2840a 2364927i bk13: 2384a 2372268i bk14: 2724a 2370544i bk15: 2220a 2376756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060864 
total_CMD = 2401705 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2097579 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2401705 
n_nop = 2314610 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005927 
CoL_Bus_Util = 0.030432 
Either_Row_CoL_Bus_Util = 0.036264 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.002618 
queue_avg = 0.991560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99156
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2325385 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.05297
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2373672i bk1: 3448a 2364921i bk2: 2322a 2378271i bk3: 2994a 2370900i bk4: 2556a 2372371i bk5: 3446a 2363605i bk6: 2606a 2375129i bk7: 3476a 2367495i bk8: 2724a 2371374i bk9: 3912a 2361443i bk10: 2098a 2376100i bk11: 2920a 2367982i bk12: 1926a 2378099i bk13: 2746a 2369544i bk14: 1800a 2381108i bk15: 2572a 2374631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.052971 
total_CMD = 2401705 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2126604 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2401705 
n_nop = 2325385 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005379 
CoL_Bus_Util = 0.026485 
Either_Row_CoL_Bus_Util = 0.031777 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002725 
queue_avg = 0.819385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.819385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2401705 n_nop=2318066 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05918
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2367048i bk1: 3420a 2363082i bk2: 2722a 2370745i bk3: 3136a 2368030i bk4: 3130a 2362825i bk5: 3592a 2360081i bk6: 3180a 2365690i bk7: 3584a 2364858i bk8: 3584a 2360605i bk9: 3930a 2359357i bk10: 2610a 2367853i bk11: 2900a 2367234i bk12: 2372a 2370480i bk13: 2728a 2370482i bk14: 2234a 2374369i bk15: 2610a 2373814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.059177 
total_CMD = 2401705 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2115521 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2401705 
n_nop = 2318066 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005329 
CoL_Bus_Util = 0.029589 
Either_Row_CoL_Bus_Util = 0.034825 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002654 
queue_avg = 0.915741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.915741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157930, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 181798, Miss = 33688, Miss_rate = 0.185, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 171316, Miss = 30404, Miss_rate = 0.177, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 191214, Miss = 36030, Miss_rate = 0.188, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 180128, Miss = 33846, Miss_rate = 0.188, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158424, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 189378, Miss = 36202, Miss_rate = 0.191, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 173350, Miss = 30224, Miss_rate = 0.174, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156068, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 180702, Miss = 33580, Miss_rate = 0.186, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 172156, Miss = 30264, Miss_rate = 0.176, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 188724, Miss = 34130, Miss_rate = 0.181, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2101188
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1777
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 350411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 402608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 82012
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2101188
icnt_total_pkts_simt_to_mem=792300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 79.9894
	minimum = 5
	maximum = 842
Network latency average = 73.6939
	minimum = 5
	maximum = 842
Slowest packet = 2700817
Flit latency average = 70.725
	minimum = 5
	maximum = 842
Slowest flit = 2877518
Fragmentation average = 0.03039
	minimum = 0
	maximum = 207
Injected packet rate average = 0.1485
	minimum = 0 (at node 15)
	maximum = 0.363902 (at node 22)
Accepted packet rate average = 0.1485
	minimum = 0 (at node 15)
	maximum = 0.275484 (at node 5)
Injected flit rate average = 0.157269
	minimum = 0 (at node 15)
	maximum = 0.363902 (at node 22)
Accepted flit rate average= 0.157269
	minimum = 0 (at node 15)
	maximum = 0.275484 (at node 5)
Injected packet length average = 1.05905
Accepted packet length average = 1.05905
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9266 (69 samples)
	minimum = 5 (69 samples)
	maximum = 241.246 (69 samples)
Network latency average = 21.5106 (69 samples)
	minimum = 5 (69 samples)
	maximum = 238.609 (69 samples)
Flit latency average = 20.6285 (69 samples)
	minimum = 5 (69 samples)
	maximum = 238.174 (69 samples)
Fragmentation average = 0.00228006 (69 samples)
	minimum = 0 (69 samples)
	maximum = 55.6522 (69 samples)
Injected packet rate average = 0.0699995 (69 samples)
	minimum = 0.0232762 (69 samples)
	maximum = 0.193789 (69 samples)
Accepted packet rate average = 0.0699995 (69 samples)
	minimum = 0.0228308 (69 samples)
	maximum = 0.110663 (69 samples)
Injected flit rate average = 0.0745472 (69 samples)
	minimum = 0.0301387 (69 samples)
	maximum = 0.193963 (69 samples)
Accepted flit rate average = 0.0745472 (69 samples)
	minimum = 0.0305138 (69 samples)
	maximum = 0.110663 (69 samples)
Injected packet size average = 1.06497 (69 samples)
Accepted packet size average = 1.06497 (69 samples)
Hops average = 1 (69 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 8 sec (6488 sec)
gpgpu_simulation_rate = 38939 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 2500000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 70 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 70: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 70 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1846226
gpu_tot_sim_insn = 252657216
gpu_tot_ipc =     136.8506
gpu_tot_issued_cta = 10696
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.6546% 
max_total_param_size = 0
gpu_stall_dramfull = 195390
gpu_stall_icnt2sh    = 356959
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3328
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7583
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      25.4951 GB/Sec
gpu_total_sim_rate=38339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4160440
	L1I_total_cache_misses = 73095
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46256, Miss = 27902, Miss_rate = 0.603, Pending_hits = 2933, Reservation_fails = 19637
	L1D_cache_core[1]: Access = 46192, Miss = 28190, Miss_rate = 0.610, Pending_hits = 3073, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46434, Miss = 28324, Miss_rate = 0.610, Pending_hits = 2722, Reservation_fails = 18991
	L1D_cache_core[3]: Access = 45633, Miss = 28179, Miss_rate = 0.618, Pending_hits = 2789, Reservation_fails = 22490
	L1D_cache_core[4]: Access = 46113, Miss = 27616, Miss_rate = 0.599, Pending_hits = 3097, Reservation_fails = 19772
	L1D_cache_core[5]: Access = 46866, Miss = 28630, Miss_rate = 0.611, Pending_hits = 3022, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46098, Miss = 28126, Miss_rate = 0.610, Pending_hits = 3016, Reservation_fails = 19716
	L1D_cache_core[7]: Access = 45950, Miss = 27606, Miss_rate = 0.601, Pending_hits = 2971, Reservation_fails = 18441
	L1D_cache_core[8]: Access = 46942, Miss = 28445, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 45710, Miss = 27450, Miss_rate = 0.601, Pending_hits = 3094, Reservation_fails = 22198
	L1D_cache_core[10]: Access = 45741, Miss = 28243, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46255, Miss = 28104, Miss_rate = 0.608, Pending_hits = 2842, Reservation_fails = 22444
	L1D_cache_core[12]: Access = 45679, Miss = 28057, Miss_rate = 0.614, Pending_hits = 2890, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 45696, Miss = 28033, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 22849
	L1D_cache_core[14]: Access = 45087, Miss = 27311, Miss_rate = 0.606, Pending_hits = 2662, Reservation_fails = 24293
	L1D_total_cache_accesses = 690652
	L1D_total_cache_misses = 420216
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 43754
	L1D_total_cache_reservation_fails = 315592
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 249372
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8975
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59166
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19883
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15623
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120160
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41021
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 966120

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 85822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 53985
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
43986, 22947, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263144448
gpgpu_n_tot_w_icount = 8223264
gpgpu_n_stall_shd_mem = 473679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409135
gpgpu_n_mem_write_global = 178012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8202240
gpgpu_n_store_insn = 2848192
gpgpu_n_shmem_insn = 91927232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7933440
gpgpu_n_shmem_bkconflict = 115136
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 115136
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1644740	W0_Idle:13908592	W0_Scoreboard:10752344	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:549804	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610148
single_issue_nums: WS0:4261590	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3273080 {8:409135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12816864 {72:178012,}
traffic_breakdown_coretomem[INST_ACC_R] = 217472 {8:27184,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65461600 {40:1636540,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2848192 {8:356024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4349440 {40:108736,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088123 	738304 	151494 	14673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25803 	1099 	205 	514122 	29068 	28097 	11656 	3430 	866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	224546 	263837 	253523 	304743 	739184 	206715 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1415 	522 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4451      5941      4679      5221      3882      5497      3905      5049      3716      5450      4212      5451      4096      5119      4227
dram[1]:       4851      4647      4878      4609      4492      4237      4795      4320      4135      3733      4381      4138      4097      3803      4435      4084
dram[2]:       4401      5720      4588      5759      3831      4945      3696      5462      3534      4895      3892      5644      3662      5306      3958      5331
dram[3]:       4385      4642      4459      4833      4015      4163      4067      4369      3623      3613      3990      4065      3770      3784      3978      4169
dram[4]:       6395      4300      5919      4596      5195      3693      5375      3731      4911      3467      5329      3931      5533      3571      5365      4080
dram[5]:       4544      4979      4527      5128      4151      4551      4415      4698      4050      3963      4125      4589      3889      4113      4054      4391
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2360439 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05241
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2408410i bk1: 3484a 2400307i bk2: 2302a 2412992i bk3: 2998a 2406468i bk4: 2574a 2408308i bk5: 3450a 2399746i bk6: 2602a 2410394i bk7: 3480a 2403006i bk8: 2752a 2407017i bk9: 3918a 2397097i bk10: 2126a 2410438i bk11: 2950a 2404480i bk12: 1940a 2413869i bk13: 2752a 2405140i bk14: 1804a 2415588i bk15: 2574a 2409385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.052410 
total_CMD = 2436968 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2160530 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2436968 
n_nop = 2360439 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005272 
CoL_Bus_Util = 0.026205 
Either_Row_CoL_Bus_Util = 0.031403 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002352 
queue_avg = 0.811864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2350041 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05997
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2400997i bk1: 3722a 2395831i bk2: 2702a 2407282i bk3: 3234a 2401942i bk4: 3134a 2399282i bk5: 3726a 2392527i bk6: 3180a 2401056i bk7: 3700a 2399179i bk8: 3604a 2396162i bk9: 4156a 2393580i bk10: 2690a 2404123i bk11: 3058a 2400854i bk12: 2392a 2406184i bk13: 2832a 2401234i bk14: 2230a 2411405i bk15: 2698a 2407124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059970 
total_CMD = 2436968 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2133939 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2436968 
n_nop = 2350041 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005778 
CoL_Bus_Util = 0.029985 
Either_Row_CoL_Bus_Util = 0.035670 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002588 
queue_avg = 0.986540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.98654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2360331 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.0524
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2400652i bk1: 2558a 2408586i bk2: 3016a 2406554i bk3: 2296a 2412503i bk4: 3432a 2400634i bk5: 2576a 2407839i bk6: 3504a 2402904i bk7: 2590a 2410015i bk8: 3916a 2397138i bk9: 2750a 2407364i bk10: 3042a 2404198i bk11: 2014a 2412660i bk12: 2740a 2404641i bk13: 1936a 2413971i bk14: 2594a 2408710i bk15: 1772a 2415780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052400 
total_CMD = 2436968 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2159066 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2436968 
n_nop = 2360331 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005332 
CoL_Bus_Util = 0.026200 
Either_Row_CoL_Bus_Util = 0.031448 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002688 
queue_avg = 0.785634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.785634
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2349873 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05998
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2395475i bk1: 3020a 2400862i bk2: 3246a 2401320i bk3: 2696a 2407119i bk4: 3726a 2393760i bk5: 3148a 2398987i bk6: 3708a 2399093i bk7: 3164a 2401432i bk8: 4154a 2392608i bk9: 3626a 2395137i bk10: 3158a 2401976i bk11: 2560a 2403061i bk12: 2840a 2400190i bk13: 2384a 2407531i bk14: 2724a 2405807i bk15: 2220a 2412019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059984 
total_CMD = 2436968 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2132842 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2436968 
n_nop = 2349873 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005841 
CoL_Bus_Util = 0.029992 
Either_Row_CoL_Bus_Util = 0.035739 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.002618 
queue_avg = 0.977212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.977212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2360648 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.0522
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2408935i bk1: 3448a 2400184i bk2: 2322a 2413534i bk3: 2994a 2406163i bk4: 2556a 2407634i bk5: 3446a 2398868i bk6: 2606a 2410392i bk7: 3476a 2402758i bk8: 2724a 2406637i bk9: 3912a 2396706i bk10: 2098a 2411363i bk11: 2920a 2403245i bk12: 1926a 2413362i bk13: 2746a 2404807i bk14: 1800a 2416371i bk15: 2572a 2409894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.052204 
total_CMD = 2436968 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2161867 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2436968 
n_nop = 2360648 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005301 
CoL_Bus_Util = 0.026102 
Either_Row_CoL_Bus_Util = 0.031318 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002725 
queue_avg = 0.807528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807528
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2436968 n_nop=2353329 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05832
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2402311i bk1: 3420a 2398345i bk2: 2722a 2406008i bk3: 3136a 2403293i bk4: 3130a 2398088i bk5: 3592a 2395344i bk6: 3180a 2400953i bk7: 3584a 2400121i bk8: 3584a 2395868i bk9: 3930a 2394620i bk10: 2610a 2403116i bk11: 2900a 2402497i bk12: 2372a 2405743i bk13: 2728a 2405745i bk14: 2234a 2409632i bk15: 2610a 2409077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.058321 
total_CMD = 2436968 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2150784 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2436968 
n_nop = 2353329 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005252 
CoL_Bus_Util = 0.029160 
Either_Row_CoL_Bus_Util = 0.034321 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002654 
queue_avg = 0.902490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157938, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 181798, Miss = 33688, Miss_rate = 0.185, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 171354, Miss = 30404, Miss_rate = 0.177, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 191214, Miss = 36030, Miss_rate = 0.188, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 180136, Miss = 33846, Miss_rate = 0.188, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158424, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 189386, Miss = 36202, Miss_rate = 0.191, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 173384, Miss = 30224, Miss_rate = 0.174, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156076, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 180702, Miss = 33580, Miss_rate = 0.186, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 172194, Miss = 30264, Miss_rate = 0.176, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 188724, Miss = 34130, Miss_rate = 0.181, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2101330
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1777
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 350475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15156
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 402672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 82042
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2101330
icnt_total_pkts_simt_to_mem=792358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2715627
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2893488
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 7)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 7)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6748 (70 samples)
	minimum = 5 (70 samples)
	maximum = 237.971 (70 samples)
Network latency average = 21.2759 (70 samples)
	minimum = 5 (70 samples)
	maximum = 235.286 (70 samples)
Flit latency average = 20.4053 (70 samples)
	minimum = 5 (70 samples)
	maximum = 234.843 (70 samples)
Fragmentation average = 0.00224749 (70 samples)
	minimum = 0 (70 samples)
	maximum = 54.8571 (70 samples)
Injected packet rate average = 0.0690031 (70 samples)
	minimum = 0.0229437 (70 samples)
	maximum = 0.191043 (70 samples)
Accepted packet rate average = 0.0690031 (70 samples)
	minimum = 0.0225046 (70 samples)
	maximum = 0.109158 (70 samples)
Injected flit rate average = 0.0734862 (70 samples)
	minimum = 0.0297081 (70 samples)
	maximum = 0.191224 (70 samples)
Accepted flit rate average = 0.0734862 (70 samples)
	minimum = 0.0300779 (70 samples)
	maximum = 0.109158 (70 samples)
Injected packet size average = 1.06497 (70 samples)
Accepted packet size average = 1.06497 (70 samples)
Hops average = 1 (70 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 50 sec (6590 sec)
gpgpu_simulation_rate = 38339 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 2500000x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 71 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 71 '_Z13lud_perimeterPfii'
Destroy streams for kernel 71: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 71 
kernel_stream_id = 63736
gpu_sim_cycle = 25583
gpu_sim_insn = 157440
gpu_ipc =       6.1541
gpu_tot_sim_cycle = 1871809
gpu_tot_sim_insn = 252814656
gpu_tot_ipc =     135.0643
gpu_tot_issued_cta = 10704
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3203% 
max_total_param_size = 0
gpu_stall_dramfull = 195390
gpu_stall_icnt2sh    = 356959
partiton_level_parallism =       0.0491
partiton_level_parallism_total  =       0.3289
partiton_level_parallism_util =       1.0097
partiton_level_parallism_util_total  =       1.7556
L2_BW  =       3.9611 GB/Sec
L2_BW_total  =      25.2008 GB/Sec
gpu_total_sim_rate=37767

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4165320
	L1I_total_cache_misses = 73718
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46335, Miss = 27950, Miss_rate = 0.603, Pending_hits = 2933, Reservation_fails = 19637
	L1D_cache_core[1]: Access = 46192, Miss = 28190, Miss_rate = 0.610, Pending_hits = 3073, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46434, Miss = 28324, Miss_rate = 0.610, Pending_hits = 2722, Reservation_fails = 18991
	L1D_cache_core[3]: Access = 45633, Miss = 28179, Miss_rate = 0.618, Pending_hits = 2789, Reservation_fails = 22490
	L1D_cache_core[4]: Access = 46113, Miss = 27616, Miss_rate = 0.599, Pending_hits = 3097, Reservation_fails = 19772
	L1D_cache_core[5]: Access = 46866, Miss = 28630, Miss_rate = 0.611, Pending_hits = 3022, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46098, Miss = 28126, Miss_rate = 0.610, Pending_hits = 3016, Reservation_fails = 19716
	L1D_cache_core[7]: Access = 45950, Miss = 27606, Miss_rate = 0.601, Pending_hits = 2971, Reservation_fails = 18441
	L1D_cache_core[8]: Access = 47021, Miss = 28493, Miss_rate = 0.606, Pending_hits = 2848, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 45789, Miss = 27498, Miss_rate = 0.601, Pending_hits = 3094, Reservation_fails = 22198
	L1D_cache_core[10]: Access = 45820, Miss = 28291, Miss_rate = 0.617, Pending_hits = 2851, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46334, Miss = 28152, Miss_rate = 0.608, Pending_hits = 2842, Reservation_fails = 22444
	L1D_cache_core[12]: Access = 45758, Miss = 28105, Miss_rate = 0.614, Pending_hits = 2890, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 45775, Miss = 28081, Miss_rate = 0.613, Pending_hits = 2944, Reservation_fails = 22849
	L1D_cache_core[14]: Access = 45166, Miss = 27359, Miss_rate = 0.606, Pending_hits = 2662, Reservation_fails = 24293
	L1D_total_cache_accesses = 691284
	L1D_total_cache_misses = 420600
	L1D_total_cache_miss_rate = 0.6084
	L1D_total_cache_pending_hits = 43754
	L1D_total_cache_reservation_fails = 315592
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 249444
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 623
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4880

Total_core_cache_fail_stats:
ctas_completed 10704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45192, 22947, 13299, 13299, 13299, 13299, 13299, 13299, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 13020, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12741, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12369, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 263453184
gpgpu_n_tot_w_icount = 8232912
gpgpu_n_stall_shd_mem = 475471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 409519
gpgpu_n_mem_write_global = 178260
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8208384
gpgpu_n_store_insn = 2852160
gpgpu_n_shmem_insn = 91978176
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7934976
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 326784
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1645148	W0_Idle:14206074	W0_Scoreboard:10853632	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7610364
single_issue_nums: WS0:4271238	WS1:3961674	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3276152 {8:409519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12834720 {72:178260,}
traffic_breakdown_coretomem[INST_ACC_R] = 222456 {8:27807,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65523040 {40:1638076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2852160 {8:356520,}
traffic_breakdown_memtocore[INST_ACC_R] = 4449120 {40:111228,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 280 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1090155 	738304 	151494 	14673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26419 	1106 	205 	514754 	29068 	28097 	11656 	3430 	866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	226578 	263837 	253523 	304743 	739184 	206715 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1442 	522 	45 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4451      5941      4679      5221      3882      5497      3905      5049      3716      5450      4212      5451      4096      5119      4241
dram[1]:       4856      4647      4883      4609      4497      4237      4799      4320      4139      3733      4383      4138      4097      3803      4455      4097
dram[2]:       4401      5720      4588      5759      3831      4945      3696      5462      3534      4895      3892      5644      3662      5306      3971      5331
dram[3]:       4385      4647      4459      4838      4015      4167      4067      4373      3623      3616      3990      4066      3770      3784      3990      4193
dram[4]:       6395      4300      5919      4596      5195      3693      5375      3731      4911      3467      5329      3931      5533      3571      5365      4095
dram[5]:       4547      4980      4530      5129      4154      4553      4418      4699      4053      3964      4126      4589      3889      4113      4074      4405
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1152      1131      1135      1489      1155      1503      1143      1381      1018      1384      1098      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1050      1185      1058      1498      1047      1505      1011      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2394208 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05169
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2442179i bk1: 3484a 2434076i bk2: 2302a 2446761i bk3: 2998a 2440237i bk4: 2574a 2442077i bk5: 3450a 2433515i bk6: 2602a 2444163i bk7: 3480a 2436775i bk8: 2752a 2440786i bk9: 3918a 2430866i bk10: 2126a 2444207i bk11: 2950a 2438249i bk12: 1940a 2447638i bk13: 2752a 2438909i bk14: 1804a 2449357i bk15: 2574a 2443154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.051694 
total_CMD = 2470737 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2194299 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2470737 
n_nop = 2394208 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005200 
CoL_Bus_Util = 0.025847 
Either_Row_CoL_Bus_Util = 0.030974 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002352 
queue_avg = 0.800768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.800768
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2383810 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05915
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2434766i bk1: 3722a 2429600i bk2: 2702a 2441051i bk3: 3234a 2435711i bk4: 3134a 2433051i bk5: 3726a 2426296i bk6: 3180a 2434825i bk7: 3700a 2432948i bk8: 3604a 2429931i bk9: 4156a 2427349i bk10: 2690a 2437892i bk11: 3058a 2434623i bk12: 2392a 2439953i bk13: 2832a 2435003i bk14: 2230a 2445174i bk15: 2698a 2440893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059150 
total_CMD = 2470737 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2167708 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2470737 
n_nop = 2383810 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005699 
CoL_Bus_Util = 0.029575 
Either_Row_CoL_Bus_Util = 0.035183 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002588 
queue_avg = 0.973057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.973057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2394100 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05168
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2434421i bk1: 2558a 2442355i bk2: 3016a 2440323i bk3: 2296a 2446272i bk4: 3432a 2434403i bk5: 2576a 2441608i bk6: 3504a 2436673i bk7: 2590a 2443784i bk8: 3916a 2430907i bk9: 2750a 2441133i bk10: 3042a 2437967i bk11: 2014a 2446429i bk12: 2740a 2438410i bk13: 1936a 2447740i bk14: 2594a 2442479i bk15: 1772a 2449549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051684 
total_CMD = 2470737 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2192835 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2470737 
n_nop = 2394100 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005259 
CoL_Bus_Util = 0.025842 
Either_Row_CoL_Bus_Util = 0.031018 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002688 
queue_avg = 0.774896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2383642 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05916
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2429244i bk1: 3020a 2434631i bk2: 3246a 2435089i bk3: 2696a 2440888i bk4: 3726a 2427529i bk5: 3148a 2432756i bk6: 3708a 2432862i bk7: 3164a 2435201i bk8: 4154a 2426377i bk9: 3626a 2428906i bk10: 3158a 2435745i bk11: 2560a 2436830i bk12: 2840a 2433959i bk13: 2384a 2441300i bk14: 2724a 2439576i bk15: 2220a 2445788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059164 
total_CMD = 2470737 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2166611 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2470737 
n_nop = 2383642 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005761 
CoL_Bus_Util = 0.029582 
Either_Row_CoL_Bus_Util = 0.035251 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002618 
queue_avg = 0.963856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.963856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2394417 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.05149
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2442704i bk1: 3448a 2433953i bk2: 2322a 2447303i bk3: 2994a 2439932i bk4: 2556a 2441403i bk5: 3446a 2432637i bk6: 2606a 2444161i bk7: 3476a 2436527i bk8: 2724a 2440406i bk9: 3912a 2430475i bk10: 2098a 2445132i bk11: 2920a 2437014i bk12: 1926a 2447131i bk13: 2746a 2438576i bk14: 1800a 2450140i bk15: 2572a 2443663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.051491 
total_CMD = 2470737 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2195636 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2470737 
n_nop = 2394417 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005228 
CoL_Bus_Util = 0.025745 
Either_Row_CoL_Bus_Util = 0.030890 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.002725 
queue_avg = 0.796492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.796492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2470737 n_nop=2387098 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05752
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2436080i bk1: 3420a 2432114i bk2: 2722a 2439777i bk3: 3136a 2437062i bk4: 3130a 2431857i bk5: 3592a 2429113i bk6: 3180a 2434722i bk7: 3584a 2433890i bk8: 3584a 2429637i bk9: 3930a 2428389i bk10: 2610a 2436885i bk11: 2900a 2436266i bk12: 2372a 2439512i bk13: 2728a 2439514i bk14: 2234a 2443401i bk15: 2610a 2442846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.057524 
total_CMD = 2470737 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2184553 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2470737 
n_nop = 2387098 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005180 
CoL_Bus_Util = 0.028762 
Either_Row_CoL_Bus_Util = 0.033852 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002654 
queue_avg = 0.890155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890155

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158162, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 182174, Miss = 33688, Miss_rate = 0.185, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 171964, Miss = 30404, Miss_rate = 0.177, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 191590, Miss = 36030, Miss_rate = 0.188, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 180448, Miss = 33846, Miss_rate = 0.188, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158616, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 189698, Miss = 36202, Miss_rate = 0.191, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 174020, Miss = 30224, Miss_rate = 0.174, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156268, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 181030, Miss = 33580, Miss_rate = 0.185, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 172832, Miss = 30264, Miss_rate = 0.175, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 189052, Miss = 34130, Miss_rate = 0.181, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2105854
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1773
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 496
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2492
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2105854
icnt_total_pkts_simt_to_mem=793861
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04672
	minimum = 5
	maximum = 11
Network latency average = 5.04672
	minimum = 5
	maximum = 11
Slowest packet = 2715676
Flit latency average = 5.00365
	minimum = 5
	maximum = 11
Slowest flit = 2893688
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00836638
	minimum = 0 (at node 1)
	maximum = 0.0249384 (at node 25)
Accepted packet rate average = 0.00836638
	minimum = 0 (at node 1)
	maximum = 0.0221241 (at node 0)
Injected flit rate average = 0.00872541
	minimum = 0 (at node 1)
	maximum = 0.0249384 (at node 25)
Accepted flit rate average= 0.00872541
	minimum = 0 (at node 1)
	maximum = 0.0221241 (at node 0)
Injected packet length average = 1.04291
Accepted packet length average = 1.04291
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4265 (71 samples)
	minimum = 5 (71 samples)
	maximum = 234.775 (71 samples)
Network latency average = 21.0473 (71 samples)
	minimum = 5 (71 samples)
	maximum = 232.127 (71 samples)
Flit latency average = 20.1883 (71 samples)
	minimum = 5 (71 samples)
	maximum = 231.69 (71 samples)
Fragmentation average = 0.00221583 (71 samples)
	minimum = 0 (71 samples)
	maximum = 54.0845 (71 samples)
Injected packet rate average = 0.0681491 (71 samples)
	minimum = 0.0226205 (71 samples)
	maximum = 0.188704 (71 samples)
Accepted packet rate average = 0.0681491 (71 samples)
	minimum = 0.0221877 (71 samples)
	maximum = 0.107932 (71 samples)
Injected flit rate average = 0.0725741 (71 samples)
	minimum = 0.0292897 (71 samples)
	maximum = 0.188881 (71 samples)
Accepted flit rate average = 0.0725741 (71 samples)
	minimum = 0.0296542 (71 samples)
	maximum = 0.107932 (71 samples)
Injected packet size average = 1.06493 (71 samples)
Accepted packet size average = 1.06493 (71 samples)
Hops average = 1 (71 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 34 sec (6694 sec)
gpgpu_simulation_rate = 37767 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 2508960x
GPGPU-Sim uArch: Shader 1 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 72 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 72 '_Z12lud_internalPfii'
Destroy streams for kernel 72: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 72 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 4740
gpu_sim_insn = 1523712
gpu_ipc =     321.4582
gpu_tot_sim_cycle = 1876549
gpu_tot_sim_insn = 254338368
gpu_tot_ipc =     135.5352
gpu_tot_issued_cta = 10768
gpu_occupancy = 61.5825% 
gpu_tot_occupancy = 30.4389% 
max_total_param_size = 0
gpu_stall_dramfull = 198349
gpu_stall_icnt2sh    = 360807
partiton_level_parallism =       0.7926
partiton_level_parallism_total  =       0.3301
partiton_level_parallism_util =       1.7321
partiton_level_parallism_util_total  =       1.7555
L2_BW  =      61.3401 GB/Sec
L2_BW_total  =      25.2921 GB/Sec
gpu_total_sim_rate=37859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4189384
	L1I_total_cache_misses = 74724
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46591, Miss = 28126, Miss_rate = 0.604, Pending_hits = 2949, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46512, Miss = 28398, Miss_rate = 0.611, Pending_hits = 3105, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46754, Miss = 28532, Miss_rate = 0.610, Pending_hits = 2754, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 45953, Miss = 28387, Miss_rate = 0.618, Pending_hits = 2821, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46433, Miss = 27824, Miss_rate = 0.599, Pending_hits = 3129, Reservation_fails = 20466
	L1D_cache_core[5]: Access = 47122, Miss = 28806, Miss_rate = 0.611, Pending_hits = 3038, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46354, Miss = 28286, Miss_rate = 0.610, Pending_hits = 3048, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46206, Miss = 27782, Miss_rate = 0.601, Pending_hits = 2987, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47277, Miss = 28653, Miss_rate = 0.606, Pending_hits = 2880, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46045, Miss = 27674, Miss_rate = 0.601, Pending_hits = 3110, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46076, Miss = 28451, Miss_rate = 0.617, Pending_hits = 2883, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46590, Miss = 28329, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 22721
	L1D_cache_core[12]: Access = 46014, Miss = 28265, Miss_rate = 0.614, Pending_hits = 2922, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46031, Miss = 28257, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45422, Miss = 27519, Miss_rate = 0.606, Pending_hits = 2694, Reservation_fails = 24293
	L1D_total_cache_accesses = 695380
	L1D_total_cache_misses = 423289
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44137
	L1D_total_cache_reservation_fails = 318122
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 250980
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9358
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60702
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969295
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20889
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16585
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 123232
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42045
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 990184

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 23040, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 264976896
gpgpu_n_tot_w_icount = 8280528
gpgpu_n_stall_shd_mem = 477519
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412208
gpgpu_n_mem_write_global = 179284
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257536
gpgpu_n_store_insn = 2868544
gpgpu_n_shmem_insn = 92535232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984128
gpgpu_n_shmem_bkconflict = 116928
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 116928
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656744	W0_Idle:14218035	W0_Scoreboard:10915633	W1:7584	W2:7104	W3:6624	W4:6144	W5:5664	W6:5184	W7:4704	W8:4224	W9:3744	W10:3264	W11:2784	W12:2304	W13:1824	W14:1344	W15:816	W16:559236	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4295046	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3297664 {8:412208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12908448 {72:179284,}
traffic_breakdown_coretomem[INST_ACC_R] = 222808 {8:27851,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65953280 {40:1648832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868544 {8:358568,}
traffic_breakdown_memtocore[INST_ACC_R] = 4456160 {40:111404,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094904 	744044 	153355 	15127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26449 	1113 	206 	517911 	29173 	28236 	11723 	3655 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227083 	264629 	254312 	305954 	747006 	208400 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1446 	527 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4480      5941      4713      5221      3915      5497      3939      5049      3742      5450      4230      5451      4096      5119      4314
dram[1]:       4947      4673      4984      4643      4603      4266      4921      4349      4234      3762      4421      4151      4097      3803      4455      4170
dram[2]:       4431      5720      4620      5759      3861      4945      3730      5462      3561      4895      3910      5644      3662      5306      4062      5331
dram[3]:       4415      4751      4497      4943      4048      4300      4099      4518      3655      3726      4004      4103      3770      3784      4067      4193
dram[4]:       6395      4332      5919      4629      5195      3724      5375      3769      4911      3495      5329      3944      5533      3571      5365      4225
dram[5]:       4630      5008      4646      5165      4285      4585      4542      4728      4156      3996      4165      4600      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2400464 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05156
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2448435i bk1: 3484a 2440332i bk2: 2302a 2453017i bk3: 2998a 2446493i bk4: 2574a 2448333i bk5: 3450a 2439771i bk6: 2602a 2450419i bk7: 3480a 2443031i bk8: 2752a 2447042i bk9: 3918a 2437122i bk10: 2126a 2450463i bk11: 2950a 2444505i bk12: 1940a 2453894i bk13: 2752a 2445165i bk14: 1804a 2455613i bk15: 2574a 2449410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.051563 
total_CMD = 2476993 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2200555 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2476993 
n_nop = 2400464 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005187 
CoL_Bus_Util = 0.025782 
Either_Row_CoL_Bus_Util = 0.030896 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002352 
queue_avg = 0.798745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.798745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2390066 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.059
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2441022i bk1: 3722a 2435856i bk2: 2702a 2447307i bk3: 3234a 2441967i bk4: 3134a 2439307i bk5: 3726a 2432552i bk6: 3180a 2441081i bk7: 3700a 2439204i bk8: 3604a 2436187i bk9: 4156a 2433605i bk10: 2690a 2444148i bk11: 3058a 2440879i bk12: 2392a 2446209i bk13: 2832a 2441259i bk14: 2230a 2451430i bk15: 2698a 2447149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059001 
total_CMD = 2476993 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2173964 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2476993 
n_nop = 2390066 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005684 
CoL_Bus_Util = 0.029500 
Either_Row_CoL_Bus_Util = 0.035094 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002588 
queue_avg = 0.970599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.970599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2400356 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05155
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2440677i bk1: 2558a 2448611i bk2: 3016a 2446579i bk3: 2296a 2452528i bk4: 3432a 2440659i bk5: 2576a 2447864i bk6: 3504a 2442929i bk7: 2590a 2450040i bk8: 3916a 2437163i bk9: 2750a 2447389i bk10: 3042a 2444223i bk11: 2014a 2452685i bk12: 2740a 2444666i bk13: 1936a 2453996i bk14: 2594a 2448735i bk15: 1772a 2455805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051554 
total_CMD = 2476993 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2199091 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2476993 
n_nop = 2400356 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005246 
CoL_Bus_Util = 0.025777 
Either_Row_CoL_Bus_Util = 0.030940 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002688 
queue_avg = 0.772939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2389898 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05901
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2435500i bk1: 3020a 2440887i bk2: 3246a 2441345i bk3: 2696a 2447144i bk4: 3726a 2433785i bk5: 3148a 2439012i bk6: 3708a 2439118i bk7: 3164a 2441457i bk8: 4154a 2432633i bk9: 3626a 2435162i bk10: 3158a 2442001i bk11: 2560a 2443086i bk12: 2840a 2440215i bk13: 2384a 2447556i bk14: 2724a 2445832i bk15: 2220a 2452044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059014 
total_CMD = 2476993 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2172867 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2476993 
n_nop = 2389898 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005746 
CoL_Bus_Util = 0.029507 
Either_Row_CoL_Bus_Util = 0.035162 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.002618 
queue_avg = 0.961422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2400673 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.05136
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2448960i bk1: 3448a 2440209i bk2: 2322a 2453559i bk3: 2994a 2446188i bk4: 2556a 2447659i bk5: 3446a 2438893i bk6: 2606a 2450417i bk7: 3476a 2442783i bk8: 2724a 2446662i bk9: 3912a 2436731i bk10: 2098a 2451388i bk11: 2920a 2443270i bk12: 1926a 2453387i bk13: 2746a 2444832i bk14: 1800a 2456396i bk15: 2572a 2449919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.051361 
total_CMD = 2476993 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2201892 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2476993 
n_nop = 2400673 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005215 
CoL_Bus_Util = 0.025680 
Either_Row_CoL_Bus_Util = 0.030812 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.002725 
queue_avg = 0.794480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2476993 n_nop=2393354 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05738
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2442336i bk1: 3420a 2438370i bk2: 2722a 2446033i bk3: 3136a 2443318i bk4: 3130a 2438113i bk5: 3592a 2435369i bk6: 3180a 2440978i bk7: 3584a 2440146i bk8: 3584a 2435893i bk9: 3930a 2434645i bk10: 2610a 2443141i bk11: 2900a 2442522i bk12: 2372a 2445768i bk13: 2728a 2445770i bk14: 2234a 2449657i bk15: 2610a 2449102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.057378 
total_CMD = 2476993 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2190809 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2476993 
n_nop = 2393354 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005167 
CoL_Bus_Util = 0.028689 
Either_Row_CoL_Bus_Util = 0.033766 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002654 
queue_avg = 0.887907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158162, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 183610, Miss = 33688, Miss_rate = 0.183, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173340, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 193026, Miss = 36030, Miss_rate = 0.187, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 181880, Miss = 33846, Miss_rate = 0.186, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158684, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 191130, Miss = 36202, Miss_rate = 0.189, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175432, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156268, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 182554, Miss = 33580, Miss_rate = 0.184, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174208, Miss = 30264, Miss_rate = 0.174, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 190540, Miss = 34130, Miss_rate = 0.179, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2118834
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1763
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 361231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15332
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 413428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84090
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17216
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2118834
icnt_total_pkts_simt_to_mem=798642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 77.4371
	minimum = 5
	maximum = 966
Network latency average = 71.557
	minimum = 5
	maximum = 966
Slowest packet = 2726475
Flit latency average = 67.7151
	minimum = 5
	maximum = 966
Slowest flit = 2904735
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.130778
	minimum = 0 (at node 15)
	maximum = 0.321519 (at node 24)
Accepted packet rate average = 0.130778
	minimum = 0 (at node 15)
	maximum = 0.209283 (at node 1)
Injected flit rate average = 0.138779
	minimum = 0 (at node 15)
	maximum = 0.321519 (at node 24)
Accepted flit rate average= 0.138779
	minimum = 0 (at node 15)
	maximum = 0.209283 (at node 1)
Injected packet length average = 1.06118
Accepted packet length average = 1.06118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1905 (72 samples)
	minimum = 5 (72 samples)
	maximum = 244.931 (72 samples)
Network latency average = 21.7489 (72 samples)
	minimum = 5 (72 samples)
	maximum = 242.319 (72 samples)
Flit latency average = 20.8484 (72 samples)
	minimum = 5 (72 samples)
	maximum = 241.889 (72 samples)
Fragmentation average = 0.00218506 (72 samples)
	minimum = 0 (72 samples)
	maximum = 53.3333 (72 samples)
Injected packet rate average = 0.0690189 (72 samples)
	minimum = 0.0223064 (72 samples)
	maximum = 0.190549 (72 samples)
Accepted packet rate average = 0.0690189 (72 samples)
	minimum = 0.0218795 (72 samples)
	maximum = 0.10934 (72 samples)
Injected flit rate average = 0.0734936 (72 samples)
	minimum = 0.0288829 (72 samples)
	maximum = 0.190724 (72 samples)
Accepted flit rate average = 0.0734936 (72 samples)
	minimum = 0.0292424 (72 samples)
	maximum = 0.10934 (72 samples)
Injected packet size average = 1.06483 (72 samples)
Accepted packet size average = 1.06483 (72 samples)
Hops average = 1 (72 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 58 sec (6718 sec)
gpgpu_simulation_rate = 37859 (inst/sec)
gpgpu_simulation_rate = 279 (cycle/sec)
gpgpu_silicon_slowdown = 2508960x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 73 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 73: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 73 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1903264
gpu_tot_sim_insn = 254358248
gpu_tot_ipc =     133.6432
gpu_tot_issued_cta = 10769
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.3958% 
max_total_param_size = 0
gpu_stall_dramfull = 198349
gpu_stall_icnt2sh    = 360807
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3254
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7554
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      24.9388 GB/Sec
gpu_total_sim_rate=37274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4191056
	L1I_total_cache_misses = 74736
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46591, Miss = 28126, Miss_rate = 0.604, Pending_hits = 2949, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46512, Miss = 28398, Miss_rate = 0.611, Pending_hits = 3105, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46754, Miss = 28532, Miss_rate = 0.610, Pending_hits = 2754, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 45953, Miss = 28387, Miss_rate = 0.618, Pending_hits = 2821, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46433, Miss = 27824, Miss_rate = 0.599, Pending_hits = 3129, Reservation_fails = 20466
	L1D_cache_core[5]: Access = 47153, Miss = 28822, Miss_rate = 0.611, Pending_hits = 3038, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46354, Miss = 28286, Miss_rate = 0.610, Pending_hits = 3048, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46206, Miss = 27782, Miss_rate = 0.601, Pending_hits = 2987, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47277, Miss = 28653, Miss_rate = 0.606, Pending_hits = 2880, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46045, Miss = 27674, Miss_rate = 0.601, Pending_hits = 3110, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46076, Miss = 28451, Miss_rate = 0.617, Pending_hits = 2883, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46590, Miss = 28329, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 22721
	L1D_cache_core[12]: Access = 46014, Miss = 28265, Miss_rate = 0.614, Pending_hits = 2922, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46031, Miss = 28257, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45422, Miss = 27519, Miss_rate = 0.606, Pending_hits = 2694, Reservation_fails = 24293
	L1D_total_cache_accesses = 695411
	L1D_total_cache_misses = 423305
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44137
	L1D_total_cache_reservation_fails = 318122
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 250986
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 103373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9358
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970955
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20901
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 16585
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 123248
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42060
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 991856

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88009
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10769, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 23040, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 265071264
gpgpu_n_tot_w_icount = 8283477
gpgpu_n_stall_shd_mem = 478023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412224
gpgpu_n_mem_write_global = 179299
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8257792
gpgpu_n_store_insn = 2868784
gpgpu_n_shmem_insn = 92539928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7984224
gpgpu_n_shmem_bkconflict = 117432
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1656744	W0_Idle:14248485	W0_Scoreboard:10935662	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:559547	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7657980
single_issue_nums: WS0:4297995	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3297792 {8:412224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12909528 {72:179299,}
traffic_breakdown_coretomem[INST_ACC_R] = 222904 {8:27863,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 65955840 {40:1648896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2868784 {8:358598,}
traffic_breakdown_memtocore[INST_ACC_R] = 4458080 {40:111452,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094998 	744044 	153355 	15127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26461 	1113 	206 	517942 	29173 	28236 	11723 	3655 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	227177 	264629 	254312 	305954 	747006 	208400 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1455 	528 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4483      5941      4713      5221      3915      5497      3939      5049      3742      5450      4230      5451      4096      5119      4314
dram[1]:       4947      4673      4984      4643      4603      4266      4921      4349      4234      3762      4421      4151      4097      3803      4455      4170
dram[2]:       4433      5720      4620      5759      3861      4945      3730      5462      3561      4895      3910      5644      3662      5306      4062      5331
dram[3]:       4415      4751      4497      4943      4048      4300      4099      4518      3655      3726      4004      4103      3770      3784      4067      4193
dram[4]:       6395      4335      5919      4629      5195      3724      5375      3769      4911      3495      5329      3944      5533      3571      5365      4225
dram[5]:       4630      5008      4646      5165      4285      4585      4542      4728      4156      3996      4165      4600      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2435727 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05084
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2483698i bk1: 3484a 2475595i bk2: 2302a 2488280i bk3: 2998a 2481756i bk4: 2574a 2483596i bk5: 3450a 2475034i bk6: 2602a 2485682i bk7: 3480a 2478294i bk8: 2752a 2482305i bk9: 3918a 2472385i bk10: 2126a 2485726i bk11: 2950a 2479768i bk12: 1940a 2489157i bk13: 2752a 2480428i bk14: 1804a 2490876i bk15: 2574a 2484673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.050840 
total_CMD = 2512256 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2235818 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2512256 
n_nop = 2435727 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005114 
CoL_Bus_Util = 0.025420 
Either_Row_CoL_Bus_Util = 0.030462 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002352 
queue_avg = 0.787534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2425329 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05817
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2476285i bk1: 3722a 2471119i bk2: 2702a 2482570i bk3: 3234a 2477230i bk4: 3134a 2474570i bk5: 3726a 2467815i bk6: 3180a 2476344i bk7: 3700a 2474467i bk8: 3604a 2471450i bk9: 4156a 2468868i bk10: 2690a 2479411i bk11: 3058a 2476142i bk12: 2392a 2481472i bk13: 2832a 2476522i bk14: 2230a 2486693i bk15: 2698a 2482412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058172 
total_CMD = 2512256 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2209227 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2512256 
n_nop = 2425329 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005605 
CoL_Bus_Util = 0.029086 
Either_Row_CoL_Bus_Util = 0.034601 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002588 
queue_avg = 0.956975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956975
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2435619 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05083
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2475940i bk1: 2558a 2483874i bk2: 3016a 2481842i bk3: 2296a 2487791i bk4: 3432a 2475922i bk5: 2576a 2483127i bk6: 3504a 2478192i bk7: 2590a 2485303i bk8: 3916a 2472426i bk9: 2750a 2482652i bk10: 3042a 2479486i bk11: 2014a 2487948i bk12: 2740a 2479929i bk13: 1936a 2489259i bk14: 2594a 2483998i bk15: 1772a 2491068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050830 
total_CMD = 2512256 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2234354 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2512256 
n_nop = 2435619 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005172 
CoL_Bus_Util = 0.025415 
Either_Row_CoL_Bus_Util = 0.030505 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002688 
queue_avg = 0.762090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2425161 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05819
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2470763i bk1: 3020a 2476150i bk2: 3246a 2476608i bk3: 2696a 2482407i bk4: 3726a 2469048i bk5: 3148a 2474275i bk6: 3708a 2474381i bk7: 3164a 2476720i bk8: 4154a 2467896i bk9: 3626a 2470425i bk10: 3158a 2477264i bk11: 2560a 2478349i bk12: 2840a 2475478i bk13: 2384a 2482819i bk14: 2724a 2481095i bk15: 2220a 2487307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058186 
total_CMD = 2512256 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2208130 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2512256 
n_nop = 2425161 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005666 
CoL_Bus_Util = 0.029093 
Either_Row_CoL_Bus_Util = 0.034668 
Issued_on_Two_Bus_Simul_Util = 0.000091 
issued_two_Eff = 0.002618 
queue_avg = 0.947927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.947927
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2435936 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.05064
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2484223i bk1: 3448a 2475472i bk2: 2322a 2488822i bk3: 2994a 2481451i bk4: 2556a 2482922i bk5: 3446a 2474156i bk6: 2606a 2485680i bk7: 3476a 2478046i bk8: 2724a 2481925i bk9: 3912a 2471994i bk10: 2098a 2486651i bk11: 2920a 2478533i bk12: 1926a 2488650i bk13: 2746a 2480095i bk14: 1800a 2491659i bk15: 2572a 2485182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.050640 
total_CMD = 2512256 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2237155 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2512256 
n_nop = 2435936 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005142 
CoL_Bus_Util = 0.025320 
Either_Row_CoL_Bus_Util = 0.030379 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002725 
queue_avg = 0.783328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2512256 n_nop=2428617 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05657
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2477599i bk1: 3420a 2473633i bk2: 2722a 2481296i bk3: 3136a 2478581i bk4: 3130a 2473376i bk5: 3592a 2470632i bk6: 3180a 2476241i bk7: 3584a 2475409i bk8: 3584a 2471156i bk9: 3930a 2469908i bk10: 2610a 2478404i bk11: 2900a 2477785i bk12: 2372a 2481031i bk13: 2728a 2481033i bk14: 2234a 2484920i bk15: 2610a 2484365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.056573 
total_CMD = 2512256 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2226072 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2512256 
n_nop = 2428617 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005094 
CoL_Bus_Util = 0.028287 
Either_Row_CoL_Bus_Util = 0.033292 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002654 
queue_avg = 0.875444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.875444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158170, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 183644, Miss = 33688, Miss_rate = 0.183, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173348, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 193026, Miss = 36030, Miss_rate = 0.187, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 181918, Miss = 33846, Miss_rate = 0.186, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158684, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 191138, Miss = 36202, Miss_rate = 0.189, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175432, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156276, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 182584, Miss = 33580, Miss_rate = 0.184, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174216, Miss = 30264, Miss_rate = 0.174, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 190540, Miss = 34130, Miss_rate = 0.179, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2118976
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1762
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 361295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15380
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 413492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17264
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2118976
icnt_total_pkts_simt_to_mem=798700
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2738328
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2917476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 5)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 5)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9455 (73 samples)
	minimum = 5 (73 samples)
	maximum = 241.74 (73 samples)
Network latency average = 21.5205 (73 samples)
	minimum = 5 (73 samples)
	maximum = 239.082 (73 samples)
Flit latency average = 20.6313 (73 samples)
	minimum = 5 (73 samples)
	maximum = 238.644 (73 samples)
Fragmentation average = 0.00215513 (73 samples)
	minimum = 0 (73 samples)
	maximum = 52.6027 (73 samples)
Injected packet rate average = 0.068077 (73 samples)
	minimum = 0.0220008 (73 samples)
	maximum = 0.18796 (73 samples)
Accepted packet rate average = 0.068077 (73 samples)
	minimum = 0.0215798 (73 samples)
	maximum = 0.107915 (73 samples)
Injected flit rate average = 0.0724906 (73 samples)
	minimum = 0.0284872 (73 samples)
	maximum = 0.188141 (73 samples)
Accepted flit rate average = 0.0724906 (73 samples)
	minimum = 0.0288418 (73 samples)
	maximum = 0.107915 (73 samples)
Injected packet size average = 1.06483 (73 samples)
Accepted packet size average = 1.06483 (73 samples)
Hops average = 1 (73 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 44 sec (6824 sec)
gpgpu_simulation_rate = 37274 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 2517985x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 74 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 74 '_Z13lud_perimeterPfii'
Destroy streams for kernel 74: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 74 
kernel_stream_id = 63757
gpu_sim_cycle = 25575
gpu_sim_insn = 137760
gpu_ipc =       5.3865
gpu_tot_sim_cycle = 1928839
gpu_tot_sim_insn = 254496008
gpu_tot_ipc =     131.9426
gpu_tot_issued_cta = 10776
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1139% 
max_total_param_size = 0
gpu_stall_dramfull = 198349
gpu_stall_icnt2sh    = 360807
partiton_level_parallism =       0.0423
partiton_level_parallism_total  =       0.3217
partiton_level_parallism_util =       1.0131
partiton_level_parallism_util_total  =       1.7532
L2_BW  =       3.4071 GB/Sec
L2_BW_total  =      24.6533 GB/Sec
gpu_total_sim_rate=36718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4195326
	L1I_total_cache_misses = 75280
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46591, Miss = 28126, Miss_rate = 0.604, Pending_hits = 2949, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46512, Miss = 28398, Miss_rate = 0.611, Pending_hits = 3105, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46754, Miss = 28532, Miss_rate = 0.610, Pending_hits = 2754, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 45953, Miss = 28387, Miss_rate = 0.618, Pending_hits = 2821, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46433, Miss = 27824, Miss_rate = 0.599, Pending_hits = 3129, Reservation_fails = 20466
	L1D_cache_core[5]: Access = 47153, Miss = 28822, Miss_rate = 0.611, Pending_hits = 3038, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46433, Miss = 28318, Miss_rate = 0.610, Pending_hits = 3048, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46285, Miss = 27838, Miss_rate = 0.601, Pending_hits = 2987, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47356, Miss = 28701, Miss_rate = 0.606, Pending_hits = 2880, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46124, Miss = 27722, Miss_rate = 0.601, Pending_hits = 3110, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46155, Miss = 28499, Miss_rate = 0.617, Pending_hits = 2883, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46669, Miss = 28377, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 22721
	L1D_cache_core[12]: Access = 46093, Miss = 28313, Miss_rate = 0.614, Pending_hits = 2922, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46031, Miss = 28257, Miss_rate = 0.614, Pending_hits = 2960, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45422, Miss = 27519, Miss_rate = 0.606, Pending_hits = 2694, Reservation_fails = 24293
	L1D_total_cache_accesses = 695964
	L1D_total_cache_misses = 423633
	L1D_total_cache_miss_rate = 0.6087
	L1D_total_cache_pending_hits = 44137
	L1D_total_cache_reservation_fails = 318122
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 251049
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 336
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 217
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4270

Total_core_cache_fail_stats:
ctas_completed 10776, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45285, 23040, 13392, 13392, 13392, 13392, 13392, 13392, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 13113, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12834, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12462, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 265341408
gpgpu_n_tot_w_icount = 8291919
gpgpu_n_stall_shd_mem = 479591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 412544
gpgpu_n_mem_write_global = 179516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8263168
gpgpu_n_store_insn = 2872256
gpgpu_n_shmem_insn = 92584504
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7985568
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 328832
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1657101	W0_Idle:14506336	W0_Scoreboard:11022222	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7658169
single_issue_nums: WS0:4306437	WS1:3985482	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3300352 {8:412544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12925152 {72:179516,}
traffic_breakdown_coretomem[INST_ACC_R] = 227256 {8:28407,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66007040 {40:1650176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2872256 {8:359032,}
traffic_breakdown_memtocore[INST_ACC_R] = 4545120 {40:113628,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1096712 	744044 	153355 	15127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27000 	1118 	206 	518479 	29173 	28236 	11723 	3655 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	228891 	264629 	254312 	305954 	747006 	208400 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1486 	528 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4507      5941      4718      5221      3919      5497      3943      5049      3746      5450      4231      5451      4096      5119      4314
dram[1]:       4947      4684      4984      4643      4603      4266      4921      4349      4234      3762      4421      4151      4097      3803      4455      4170
dram[2]:       4454      5720      4624      5759      3865      4945      3734      5462      3564      4895      3912      5644      3662      5306      4062      5331
dram[3]:       4425      4751      4497      4943      4048      4300      4099      4518      3655      3726      4004      4103      3770      3784      4067      4193
dram[4]:       6395      4356      5919      4633      5195      3728      5375      3773      4911      3499      5329      3945      5533      3571      5365      4225
dram[5]:       4631      5018      4646      5165      4285      4585      4542      4728      4156      3996      4165      4600      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267       862      1391       884      1529      1078      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       900      1272       916      1355       961      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       748      1354       868      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2469485 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05017
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2517456i bk1: 3484a 2509353i bk2: 2302a 2522038i bk3: 2998a 2515514i bk4: 2574a 2517354i bk5: 3450a 2508792i bk6: 2602a 2519440i bk7: 3480a 2512052i bk8: 2752a 2516063i bk9: 3918a 2506143i bk10: 2126a 2519484i bk11: 2950a 2513526i bk12: 1940a 2522915i bk13: 2752a 2514186i bk14: 1804a 2524634i bk15: 2574a 2518431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.050165 
total_CMD = 2546014 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2269576 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2546014 
n_nop = 2469485 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005046 
CoL_Bus_Util = 0.025083 
Either_Row_CoL_Bus_Util = 0.030058 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002352 
queue_avg = 0.777092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2459087 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.0574
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2510043i bk1: 3722a 2504877i bk2: 2702a 2516328i bk3: 3234a 2510988i bk4: 3134a 2508328i bk5: 3726a 2501573i bk6: 3180a 2510102i bk7: 3700a 2508225i bk8: 3604a 2505208i bk9: 4156a 2502626i bk10: 2690a 2513169i bk11: 3058a 2509900i bk12: 2392a 2515230i bk13: 2832a 2510280i bk14: 2230a 2520451i bk15: 2698a 2516170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057401 
total_CMD = 2546014 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2242985 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2546014 
n_nop = 2459087 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005530 
CoL_Bus_Util = 0.028701 
Either_Row_CoL_Bus_Util = 0.034142 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002588 
queue_avg = 0.944287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.944287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2469377 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05016
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2509698i bk1: 2558a 2517632i bk2: 3016a 2515600i bk3: 2296a 2521549i bk4: 3432a 2509680i bk5: 2576a 2516885i bk6: 3504a 2511950i bk7: 2590a 2519061i bk8: 3916a 2506184i bk9: 2750a 2516410i bk10: 3042a 2513244i bk11: 2014a 2521706i bk12: 2740a 2513687i bk13: 1936a 2523017i bk14: 2594a 2517756i bk15: 1772a 2524826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050156 
total_CMD = 2546014 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2268112 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2546014 
n_nop = 2469377 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005104 
CoL_Bus_Util = 0.025078 
Either_Row_CoL_Bus_Util = 0.030101 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002688 
queue_avg = 0.751985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.751985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2458919 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05741
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2504521i bk1: 3020a 2509908i bk2: 3246a 2510366i bk3: 2696a 2516165i bk4: 3726a 2502806i bk5: 3148a 2508033i bk6: 3708a 2508139i bk7: 3164a 2510478i bk8: 4154a 2501654i bk9: 3626a 2504183i bk10: 3158a 2511022i bk11: 2560a 2512107i bk12: 2840a 2509236i bk13: 2384a 2516577i bk14: 2724a 2514853i bk15: 2220a 2521065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057414 
total_CMD = 2546014 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2241888 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2546014 
n_nop = 2458919 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005591 
CoL_Bus_Util = 0.028707 
Either_Row_CoL_Bus_Util = 0.034208 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.002618 
queue_avg = 0.935358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2469694 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04997
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2517981i bk1: 3448a 2509230i bk2: 2322a 2522580i bk3: 2994a 2515209i bk4: 2556a 2516680i bk5: 3446a 2507914i bk6: 2606a 2519438i bk7: 3476a 2511804i bk8: 2724a 2515683i bk9: 3912a 2505752i bk10: 2098a 2520409i bk11: 2920a 2512291i bk12: 1926a 2522408i bk13: 2746a 2513853i bk14: 1800a 2525417i bk15: 2572a 2518940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.049968 
total_CMD = 2546014 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2270913 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2546014 
n_nop = 2469694 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005074 
CoL_Bus_Util = 0.024984 
Either_Row_CoL_Bus_Util = 0.029976 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002725 
queue_avg = 0.772942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2546014 n_nop=2462375 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05582
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2511357i bk1: 3420a 2507391i bk2: 2722a 2515054i bk3: 3136a 2512339i bk4: 3130a 2507134i bk5: 3592a 2504390i bk6: 3180a 2509999i bk7: 3584a 2509167i bk8: 3584a 2504914i bk9: 3930a 2503666i bk10: 2610a 2512162i bk11: 2900a 2511543i bk12: 2372a 2514789i bk13: 2728a 2514791i bk14: 2234a 2518678i bk15: 2610a 2518123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.055823 
total_CMD = 2546014 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2259830 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2546014 
n_nop = 2462375 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005027 
CoL_Bus_Util = 0.027911 
Either_Row_CoL_Bus_Util = 0.032851 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002654 
queue_avg = 0.863836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.863836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158366, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 184336, Miss = 33688, Miss_rate = 0.183, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173516, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 193386, Miss = 36030, Miss_rate = 0.186, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 182524, Miss = 33846, Miss_rate = 0.185, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158852, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 191426, Miss = 36202, Miss_rate = 0.189, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175600, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156444, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 183184, Miss = 33580, Miss_rate = 0.183, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174404, Miss = 30264, Miss_rate = 0.174, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 190828, Miss = 34130, Miss_rate = 0.179, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2122866
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1759
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2176
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2122866
icnt_total_pkts_simt_to_mem=799998
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04587
	minimum = 5
	maximum = 9
Network latency average = 5.04587
	minimum = 5
	maximum = 9
Slowest packet = 2738381
Flit latency average = 5.00212
	minimum = 5
	maximum = 9
Slowest flit = 2917680
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00719887
	minimum = 0 (at node 0)
	maximum = 0.0270577 (at node 16)
Accepted packet rate average = 0.00719887
	minimum = 0 (at node 0)
	maximum = 0.022131 (at node 8)
Injected flit rate average = 0.00751312
	minimum = 0 (at node 0)
	maximum = 0.0270577 (at node 16)
Accepted flit rate average= 0.00751312
	minimum = 0 (at node 0)
	maximum = 0.022131 (at node 8)
Injected packet length average = 1.04365
Accepted packet length average = 1.04365
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7036 (74 samples)
	minimum = 5 (74 samples)
	maximum = 238.595 (74 samples)
Network latency average = 21.2979 (74 samples)
	minimum = 5 (74 samples)
	maximum = 235.973 (74 samples)
Flit latency average = 20.4201 (74 samples)
	minimum = 5 (74 samples)
	maximum = 235.541 (74 samples)
Fragmentation average = 0.002126 (74 samples)
	minimum = 0 (74 samples)
	maximum = 51.8919 (74 samples)
Injected packet rate average = 0.0672543 (74 samples)
	minimum = 0.0217035 (74 samples)
	maximum = 0.185786 (74 samples)
Accepted packet rate average = 0.0672543 (74 samples)
	minimum = 0.0212882 (74 samples)
	maximum = 0.106756 (74 samples)
Injected flit rate average = 0.0716125 (74 samples)
	minimum = 0.0281023 (74 samples)
	maximum = 0.185964 (74 samples)
Accepted flit rate average = 0.0716125 (74 samples)
	minimum = 0.028452 (74 samples)
	maximum = 0.106756 (74 samples)
Injected packet size average = 1.0648 (74 samples)
Accepted packet size average = 1.0648 (74 samples)
Hops average = 1 (74 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 31 sec (6931 sec)
gpgpu_simulation_rate = 36718 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 2517985x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 75 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 75 '_Z12lud_internalPfii'
Destroy streams for kernel 75: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 75 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 3857
gpu_sim_insn = 1166592
gpu_ipc =     302.4610
gpu_tot_sim_cycle = 1932696
gpu_tot_sim_insn = 255662600
gpu_tot_ipc =     132.2829
gpu_tot_issued_cta = 10825
gpu_occupancy = 47.6430% 
gpu_tot_occupancy = 30.1661% 
max_total_param_size = 0
gpu_stall_dramfull = 200566
gpu_stall_icnt2sh    = 362606
partiton_level_parallism =       0.7319
partiton_level_parallism_total  =       0.3225
partiton_level_parallism_util =       1.5842
partiton_level_parallism_util_total  =       1.7523
L2_BW  =      56.4733 GB/Sec
L2_BW_total  =      24.7168 GB/Sec
gpu_total_sim_rate=36785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4213750
	L1I_total_cache_misses = 75904
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46847, Miss = 28302, Miss_rate = 0.604, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46768, Miss = 28558, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46946, Miss = 28660, Miss_rate = 0.610, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46145, Miss = 28499, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46625, Miss = 27952, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47345, Miss = 28934, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46625, Miss = 28446, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46477, Miss = 27966, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47548, Miss = 28829, Miss_rate = 0.606, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46316, Miss = 27850, Miss_rate = 0.601, Pending_hits = 3126, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46347, Miss = 28611, Miss_rate = 0.617, Pending_hits = 2899, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46861, Miss = 28505, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46285, Miss = 28425, Miss_rate = 0.614, Pending_hits = 2938, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46287, Miss = 28417, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45678, Miss = 27679, Miss_rate = 0.606, Pending_hits = 2726, Reservation_fails = 24293
	L1D_total_cache_accesses = 699100
	L1D_total_cache_misses = 425633
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 44377
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252225
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9598
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61884
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 988755
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21525
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17170
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125600
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 61884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42844
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1010280

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10825, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 23133, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 266508000
gpgpu_n_tot_w_icount = 8328375
gpgpu_n_stall_shd_mem = 481159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 414544
gpgpu_n_mem_write_global = 180300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8300800
gpgpu_n_store_insn = 2884800
gpgpu_n_shmem_insn = 93011000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023200
gpgpu_n_shmem_bkconflict = 119000
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665396	W0_Idle:14515225	W0_Scoreboard:11074472	W1:7900	W2:7400	W3:6900	W4:6400	W5:5900	W6:5400	W7:4900	W8:4400	W9:3900	W10:3400	W11:2900	W12:2400	W13:1900	W14:1400	W15:850	W16:567800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4324665	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3316352 {8:414544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12981600 {72:180300,}
traffic_breakdown_coretomem[INST_ACC_R] = 227568 {8:28446,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66327040 {40:1658176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2884800 {8:360600,}
traffic_breakdown_memtocore[INST_ACC_R] = 4551360 {40:113784,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1100832 	747299 	155331 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27031 	1126 	206 	521091 	29222 	28253 	11743 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229440 	265400 	255109 	306996 	753333 	208482 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1490 	530 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4613      5941      4841      5221      4019      5497      4061      5049      3866      5450      4297      5451      4096      5119      4314
dram[1]:       4947      4776      4984      4668      4603      4284      4921      4375      4234      3791      4421      4166      4097      3803      4455      4170
dram[2]:       4532      5720      4725      5759      3951      4945      3841      5462      3671      4895      3967      5644      3662      5306      4062      5331
dram[3]:       4494      4751      4524      4943      4068      4300      4125      4518      3685      3726      4020      4103      3770      3784      4067      4193
dram[4]:       6395      4453      5919      4746      5195      3824      5375      3865      4911      3577      5329      3967      5533      3571      5365      4225
dram[5]:       4632      5092      4648      5195      4287      4605      4544      4755      4159      4028      4166      4611      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2474575 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.05007
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2522546i bk1: 3484a 2514443i bk2: 2302a 2527128i bk3: 2998a 2520604i bk4: 2574a 2522444i bk5: 3450a 2513882i bk6: 2602a 2524530i bk7: 3480a 2517142i bk8: 2752a 2521153i bk9: 3918a 2511233i bk10: 2126a 2524574i bk11: 2950a 2518616i bk12: 1940a 2528005i bk13: 2752a 2519276i bk14: 1804a 2529724i bk15: 2574a 2523521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.050065 
total_CMD = 2551104 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2274666 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2551104 
n_nop = 2474575 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.005036 
CoL_Bus_Util = 0.025033 
Either_Row_CoL_Bus_Util = 0.029998 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002352 
queue_avg = 0.775541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.775541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2464177 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05729
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2515133i bk1: 3722a 2509967i bk2: 2702a 2521418i bk3: 3234a 2516078i bk4: 3134a 2513418i bk5: 3726a 2506663i bk6: 3180a 2515192i bk7: 3700a 2513315i bk8: 3604a 2510298i bk9: 4156a 2507716i bk10: 2690a 2518259i bk11: 3058a 2514990i bk12: 2392a 2520320i bk13: 2832a 2515370i bk14: 2230a 2525541i bk15: 2698a 2521260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057287 
total_CMD = 2551104 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2248075 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2551104 
n_nop = 2464177 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005519 
CoL_Bus_Util = 0.028643 
Either_Row_CoL_Bus_Util = 0.034074 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002588 
queue_avg = 0.942403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.942403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2474467 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.05006
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2514788i bk1: 2558a 2522722i bk2: 3016a 2520690i bk3: 2296a 2526639i bk4: 3432a 2514770i bk5: 2576a 2521975i bk6: 3504a 2517040i bk7: 2590a 2524151i bk8: 3916a 2511274i bk9: 2750a 2521500i bk10: 3042a 2518334i bk11: 2014a 2526796i bk12: 2740a 2518777i bk13: 1936a 2528107i bk14: 2594a 2522846i bk15: 1772a 2529916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050056 
total_CMD = 2551104 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2273202 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2551104 
n_nop = 2474467 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005093 
CoL_Bus_Util = 0.025028 
Either_Row_CoL_Bus_Util = 0.030041 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002688 
queue_avg = 0.750485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.750485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2464009 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.0573
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2509611i bk1: 3020a 2514998i bk2: 3246a 2515456i bk3: 2696a 2521255i bk4: 3726a 2507896i bk5: 3148a 2513123i bk6: 3708a 2513229i bk7: 3164a 2515568i bk8: 4154a 2506744i bk9: 3626a 2509273i bk10: 3158a 2516112i bk11: 2560a 2517197i bk12: 2840a 2514326i bk13: 2384a 2521667i bk14: 2724a 2519943i bk15: 2220a 2526155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057300 
total_CMD = 2551104 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2246978 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2551104 
n_nop = 2464009 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005580 
CoL_Bus_Util = 0.028650 
Either_Row_CoL_Bus_Util = 0.034140 
Issued_on_Two_Bus_Simul_Util = 0.000089 
issued_two_Eff = 0.002618 
queue_avg = 0.933492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.933492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2474784 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04987
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2523071i bk1: 3448a 2514320i bk2: 2322a 2527670i bk3: 2994a 2520299i bk4: 2556a 2521770i bk5: 3446a 2513004i bk6: 2606a 2524528i bk7: 3476a 2516894i bk8: 2724a 2520773i bk9: 3912a 2510842i bk10: 2098a 2525499i bk11: 2920a 2517381i bk12: 1926a 2527498i bk13: 2746a 2518943i bk14: 1800a 2530507i bk15: 2572a 2524030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.049869 
total_CMD = 2551104 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2276003 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2551104 
n_nop = 2474784 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.005064 
CoL_Bus_Util = 0.024934 
Either_Row_CoL_Bus_Util = 0.029916 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002725 
queue_avg = 0.771400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.7714
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2551104 n_nop=2467465 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05571
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2516447i bk1: 3420a 2512481i bk2: 2722a 2520144i bk3: 3136a 2517429i bk4: 3130a 2512224i bk5: 3592a 2509480i bk6: 3180a 2515089i bk7: 3584a 2514257i bk8: 3584a 2510004i bk9: 3930a 2508756i bk10: 2610a 2517252i bk11: 2900a 2516633i bk12: 2372a 2519879i bk13: 2728a 2519881i bk14: 2234a 2523768i bk15: 2610a 2523213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.055712 
total_CMD = 2551104 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2264920 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2551104 
n_nop = 2467465 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.005017 
CoL_Bus_Util = 0.027856 
Either_Row_CoL_Bus_Util = 0.032785 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002654 
queue_avg = 0.862113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.862113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158366, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 186274, Miss = 33688, Miss_rate = 0.181, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173516, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 194710, Miss = 36030, Miss_rate = 0.185, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 184440, Miss = 33846, Miss_rate = 0.184, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158912, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 192698, Miss = 36202, Miss_rate = 0.188, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175660, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156444, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 185090, Miss = 33580, Miss_rate = 0.181, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174404, Miss = 30264, Miss_rate = 0.174, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 192076, Miss = 34130, Miss_rate = 0.178, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2132590
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1751
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15536
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 421492
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 85688
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17420
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
L2_cache_data_port_util = 0.074
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
L2_cache_fill_port_util = 0.012
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0

icnt_total_pkts_mem_to_simt=2132590
icnt_total_pkts_simt_to_mem=803605
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.4855
	minimum = 5
	maximum = 696
Network latency average = 53.6586
	minimum = 5
	maximum = 696
Slowest packet = 2746936
Flit latency average = 50.769
	minimum = 5
	maximum = 696
Slowest flit = 2926452
Fragmentation average = 0.00900614
	minimum = 0
	maximum = 113
Injected packet rate average = 0.120483
	minimum = 0 (at node 15)
	maximum = 0.502463 (at node 16)
Accepted packet rate average = 0.120483
	minimum = 0 (at node 15)
	maximum = 0.215712 (at node 0)
Injected flit rate average = 0.128012
	minimum = 0 (at node 15)
	maximum = 0.502463 (at node 16)
Accepted flit rate average= 0.128012
	minimum = 0 (at node 15)
	maximum = 0.215712 (at node 0)
Injected packet length average = 1.06249
Accepted packet length average = 1.06249
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1807 (75 samples)
	minimum = 5 (75 samples)
	maximum = 244.693 (75 samples)
Network latency average = 21.7294 (75 samples)
	minimum = 5 (75 samples)
	maximum = 242.107 (75 samples)
Flit latency average = 20.8248 (75 samples)
	minimum = 5 (75 samples)
	maximum = 241.68 (75 samples)
Fragmentation average = 0.00221774 (75 samples)
	minimum = 0 (75 samples)
	maximum = 52.7067 (75 samples)
Injected packet rate average = 0.067964 (75 samples)
	minimum = 0.0214141 (75 samples)
	maximum = 0.190008 (75 samples)
Accepted packet rate average = 0.067964 (75 samples)
	minimum = 0.0210043 (75 samples)
	maximum = 0.108209 (75 samples)
Injected flit rate average = 0.0723645 (75 samples)
	minimum = 0.0277276 (75 samples)
	maximum = 0.190184 (75 samples)
Accepted flit rate average = 0.0723645 (75 samples)
	minimum = 0.0280727 (75 samples)
	maximum = 0.108209 (75 samples)
Injected packet size average = 1.06475 (75 samples)
Accepted packet size average = 1.06475 (75 samples)
Hops average = 1 (75 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 50 sec (6950 sec)
gpgpu_simulation_rate = 36785 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 2517985x
GPGPU-Sim uArch: Shader 2 bind to kernel 76 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 76: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 76 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 1959411
gpu_tot_sim_insn = 255682480
gpu_tot_ipc =     130.4895
gpu_tot_issued_cta = 10826
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 30.1240% 
max_total_param_size = 0
gpu_stall_dramfull = 200566
gpu_stall_icnt2sh    = 362606
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3181
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7522
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      24.3814 GB/Sec
gpu_total_sim_rate=36215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4215422
	L1I_total_cache_misses = 75916
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46847, Miss = 28302, Miss_rate = 0.604, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46768, Miss = 28558, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46977, Miss = 28676, Miss_rate = 0.610, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46145, Miss = 28499, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46625, Miss = 27952, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47345, Miss = 28934, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46625, Miss = 28446, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46477, Miss = 27966, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47548, Miss = 28829, Miss_rate = 0.606, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46316, Miss = 27850, Miss_rate = 0.601, Pending_hits = 3126, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46347, Miss = 28611, Miss_rate = 0.617, Pending_hits = 2899, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46861, Miss = 28505, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46285, Miss = 28425, Miss_rate = 0.614, Pending_hits = 2938, Reservation_fails = 22350
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
	L1D_cache_core[13]: Access = 46287, Miss = 28417, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 23066
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
	L1D_cache_core[14]: Access = 45678, Miss = 27679, Miss_rate = 0.606, Pending_hits = 2726, Reservation_fails = 24293
	L1D_total_cache_accesses = 699131
	L1D_total_cache_misses = 425649
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 44377
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
	L1C_total_cache_accesses = 252231
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9598
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61890
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 990415
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21537
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17170
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125616
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 61890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42859
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1011952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10826, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 23133, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 266602368
gpgpu_n_tot_w_icount = 8331324
gpgpu_n_stall_shd_mem = 481663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 414560
gpgpu_n_mem_write_global = 180315
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8301056
gpgpu_n_store_insn = 2885040
gpgpu_n_shmem_insn = 93015696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8023296
gpgpu_n_shmem_bkconflict = 119504
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 119504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665396	W0_Idle:14545675	W0_Scoreboard:11094501	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:568111	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694625
single_issue_nums: WS0:4327614	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3316480 {8:414560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982680 {72:180315,}
traffic_breakdown_coretomem[INST_ACC_R] = 227664 {8:28458,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66329600 {40:1658240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2885040 {8:360630,}
traffic_breakdown_memtocore[INST_ACC_R] = 4553280 {40:113832,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1100926 	747299 	155331 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27043 	1126 	206 	521122 	29222 	28253 	11743 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	229534 	265400 	255109 	306996 	753333 	208482 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1499 	531 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4614      5941      4843      5221      4019      5497      4061      5049      3866      5450      4297      5451      4096      5119      4314
dram[1]:       4947      4776      4984      4668      4603      4284      4921      4375      4234      3791      4421      4166      4097      3803      4455      4170
dram[2]:       4534      5720      4727      5759      3951      4945      3841      5462      3671      4895      3967      5644      3662      5306      4062      5331
dram[3]:       4494      4751      4524      4943      4068      4300      4125      4518      3685      3726      4020      4103      3770      3784      4067      4193
dram[4]:       6395      4455      5919      4747      5195      3824      5375      3865      4911      3577      5329      3967      5533      3571      5365      4225
dram[5]:       4632      5092      4648      5195      4287      4605      4544      4755      4159      4028      4166      4611      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2509838 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04938
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2557809i bk1: 3484a 2549706i bk2: 2302a 2562391i bk3: 2998a 2555867i bk4: 2574a 2557707i bk5: 3450a 2549145i bk6: 2602a 2559793i bk7: 3480a 2552405i bk8: 2752a 2556416i bk9: 3918a 2546496i bk10: 2126a 2559837i bk11: 2950a 2553879i bk12: 1940a 2563268i bk13: 2752a 2554539i bk14: 1804a 2564987i bk15: 2574a 2558784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.049383 
total_CMD = 2586367 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2309929 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2586367 
n_nop = 2509838 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004968 
CoL_Bus_Util = 0.024691 
Either_Row_CoL_Bus_Util = 0.029589 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002352 
queue_avg = 0.764967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2499440 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05651
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2550396i bk1: 3722a 2545230i bk2: 2702a 2556681i bk3: 3234a 2551341i bk4: 3134a 2548681i bk5: 3726a 2541926i bk6: 3180a 2550455i bk7: 3700a 2548578i bk8: 3604a 2545561i bk9: 4156a 2542979i bk10: 2690a 2553522i bk11: 3058a 2550253i bk12: 2392a 2555583i bk13: 2832a 2550633i bk14: 2230a 2560804i bk15: 2698a 2556523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056506 
total_CMD = 2586367 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2283338 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2586367 
n_nop = 2499440 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005444 
CoL_Bus_Util = 0.028253 
Either_Row_CoL_Bus_Util = 0.033610 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002588 
queue_avg = 0.929554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.929554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2509730 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04937
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2550051i bk1: 2558a 2557985i bk2: 3016a 2555953i bk3: 2296a 2561902i bk4: 3432a 2550033i bk5: 2576a 2557238i bk6: 3504a 2552303i bk7: 2590a 2559414i bk8: 3916a 2546537i bk9: 2750a 2556763i bk10: 3042a 2553597i bk11: 2014a 2562059i bk12: 2740a 2554040i bk13: 1936a 2563370i bk14: 2594a 2558109i bk15: 1772a 2565179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049374 
total_CMD = 2586367 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2308465 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2586367 
n_nop = 2509730 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.005024 
CoL_Bus_Util = 0.024687 
Either_Row_CoL_Bus_Util = 0.029631 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002688 
queue_avg = 0.740253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2499272 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05652
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2544874i bk1: 3020a 2550261i bk2: 3246a 2550719i bk3: 2696a 2556518i bk4: 3726a 2543159i bk5: 3148a 2548386i bk6: 3708a 2548492i bk7: 3164a 2550831i bk8: 4154a 2542007i bk9: 3626a 2544536i bk10: 3158a 2551375i bk11: 2560a 2552460i bk12: 2840a 2549589i bk13: 2384a 2556930i bk14: 2724a 2555206i bk15: 2220a 2561418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.056519 
total_CMD = 2586367 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2282241 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2586367 
n_nop = 2499272 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005503 
CoL_Bus_Util = 0.028259 
Either_Row_CoL_Bus_Util = 0.033675 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.002618 
queue_avg = 0.920765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.920765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2510047 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04919
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2558334i bk1: 3448a 2549583i bk2: 2322a 2562933i bk3: 2994a 2555562i bk4: 2556a 2557033i bk5: 3446a 2548267i bk6: 2606a 2559791i bk7: 3476a 2552157i bk8: 2724a 2556036i bk9: 3912a 2546105i bk10: 2098a 2560762i bk11: 2920a 2552644i bk12: 1926a 2562761i bk13: 2746a 2554206i bk14: 1800a 2565770i bk15: 2572a 2559293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.049189 
total_CMD = 2586367 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2311266 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2586367 
n_nop = 2510047 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004995 
CoL_Bus_Util = 0.024594 
Either_Row_CoL_Bus_Util = 0.029509 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002725 
queue_avg = 0.760882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586367 n_nop=2502728 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05495
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2551710i bk1: 3420a 2547744i bk2: 2722a 2555407i bk3: 3136a 2552692i bk4: 3130a 2547487i bk5: 3592a 2544743i bk6: 3180a 2550352i bk7: 3584a 2549520i bk8: 3584a 2545267i bk9: 3930a 2544019i bk10: 2610a 2552515i bk11: 2900a 2551896i bk12: 2372a 2555142i bk13: 2728a 2555144i bk14: 2234a 2559031i bk15: 2610a 2558476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.054952 
total_CMD = 2586367 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2300183 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2586367 
n_nop = 2502728 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004948 
CoL_Bus_Util = 0.027476 
Either_Row_CoL_Bus_Util = 0.032338 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002654 
queue_avg = 0.850358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158374, Miss = 25122, Miss_rate = 0.159, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 186304, Miss = 33688, Miss_rate = 0.181, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173524, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 194710, Miss = 36030, Miss_rate = 0.185, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 184482, Miss = 33846, Miss_rate = 0.183, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 158912, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 192706, Miss = 36202, Miss_rate = 0.188, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175660, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156452, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 185120, Miss = 33580, Miss_rate = 0.181, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174412, Miss = 30264, Miss_rate = 0.174, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 192076, Miss = 34130, Miss_rate = 0.178, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2132732
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1751
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15584
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 421556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 85718
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17468
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2132732
icnt_total_pkts_simt_to_mem=803663
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2756031
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2936195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 2)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 2)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 2)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9455 (76 samples)
	minimum = 5 (76 samples)
	maximum = 241.632 (76 samples)
Network latency average = 21.5103 (76 samples)
	minimum = 5 (76 samples)
	maximum = 239 (76 samples)
Flit latency average = 20.6166 (76 samples)
	minimum = 5 (76 samples)
	maximum = 238.566 (76 samples)
Fragmentation average = 0.00218856 (76 samples)
	minimum = 0 (76 samples)
	maximum = 52.0132 (76 samples)
Injected packet rate average = 0.0670731 (76 samples)
	minimum = 0.0211323 (76 samples)
	maximum = 0.187529 (76 samples)
Accepted packet rate average = 0.0670731 (76 samples)
	minimum = 0.020728 (76 samples)
	maximum = 0.106855 (76 samples)
Injected flit rate average = 0.071416 (76 samples)
	minimum = 0.0273627 (76 samples)
	maximum = 0.18771 (76 samples)
Accepted flit rate average = 0.071416 (76 samples)
	minimum = 0.0277033 (76 samples)
	maximum = 0.106855 (76 samples)
Injected packet size average = 1.06475 (76 samples)
Accepted packet size average = 1.06475 (76 samples)
Hops average = 1 (76 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 40 sec (7060 sec)
gpgpu_simulation_rate = 36215 (inst/sec)
gpgpu_simulation_rate = 277 (cycle/sec)
gpgpu_silicon_slowdown = 2527075x
GPGPU-Sim uArch: Shader 3 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 77 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 77 '_Z13lud_perimeterPfii'
Destroy streams for kernel 77: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 77 
kernel_stream_id = 63768
gpu_sim_cycle = 25571
gpu_sim_insn = 118080
gpu_ipc =       4.6177
gpu_tot_sim_cycle = 1984982
gpu_tot_sim_insn = 255800560
gpu_tot_ipc =     128.8680
gpu_tot_issued_cta = 10832
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8851% 
max_total_param_size = 0
gpu_stall_dramfull = 200566
gpu_stall_icnt2sh    = 362606
partiton_level_parallism =       0.0368
partiton_level_parallism_total  =       0.3145
partiton_level_parallism_util =       1.0043
partiton_level_parallism_util_total  =       1.7503
L2_BW  =       2.9679 GB/Sec
L2_BW_total  =      24.1056 GB/Sec
gpu_total_sim_rate=35676

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4219082
	L1I_total_cache_misses = 76382
	L1I_total_cache_miss_rate = 0.0181
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46847, Miss = 28302, Miss_rate = 0.604, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46768, Miss = 28558, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 46977, Miss = 28676, Miss_rate = 0.610, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46224, Miss = 28547, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46704, Miss = 28008, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47424, Miss = 28982, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46704, Miss = 28494, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46556, Miss = 28014, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47627, Miss = 28877, Miss_rate = 0.606, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46316, Miss = 27850, Miss_rate = 0.601, Pending_hits = 3126, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46347, Miss = 28611, Miss_rate = 0.617, Pending_hits = 2899, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 46861, Miss = 28505, Miss_rate = 0.608, Pending_hits = 2857, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46285, Miss = 28425, Miss_rate = 0.614, Pending_hits = 2938, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46287, Miss = 28417, Miss_rate = 0.614, Pending_hits = 2976, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45678, Miss = 27679, Miss_rate = 0.606, Pending_hits = 2726, Reservation_fails = 24293
	L1D_total_cache_accesses = 699605
	L1D_total_cache_misses = 425945
	L1D_total_cache_miss_rate = 0.6088
	L1D_total_cache_pending_hits = 44377
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 252285
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3194
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3660

Total_core_cache_fail_stats:
ctas_completed 10832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45378, 23133, 13485, 13485, 13485, 13485, 13485, 13485, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 13206, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 266833920
gpgpu_n_tot_w_icount = 8338560
gpgpu_n_stall_shd_mem = 483007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 414848
gpgpu_n_mem_write_global = 180501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8305664
gpgpu_n_store_insn = 2888016
gpgpu_n_shmem_insn = 93053904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8024448
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665702	W0_Idle:14768363	W0_Scoreboard:11170467	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7694787
single_issue_nums: WS0:4334850	WS1:4003710	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3318784 {8:414848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12996072 {72:180501,}
traffic_breakdown_coretomem[INST_ACC_R] = 231392 {8:28924,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66375680 {40:1659392,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2888016 {8:361002,}
traffic_breakdown_memtocore[INST_ACC_R] = 4627840 {40:115696,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1102450 	747299 	155331 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27505 	1130 	206 	521596 	29222 	28253 	11743 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231058 	265400 	255109 	306996 	753333 	208482 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1526 	531 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4621      5941      4856      5221      4023      5497      4064      5049      3870      5450      4298      5451      4096      5119      4314
dram[1]:       4947      4780      4984      4674      4603      4284      4921      4375      4234      3791      4421      4166      4097      3803      4455      4170
dram[2]:       4543      5720      4740      5759      3955      4945      3845      5462      3675      4895      3969      5644      3662      5306      4062      5331
dram[3]:       4499      4751      4530      4943      4068      4300      4125      4518      3685      3726      4020      4103      3770      3784      4067      4193
dram[4]:       6395      4465      5919      4757      5195      3828      5375      3869      4911      3580      5329      3968      5533      3571      5365      4225
dram[5]:       4632      5099      4648      5199      4287      4605      4544      4755      4159      4028      4166      4611      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2543591 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04875
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2591562i bk1: 3484a 2583459i bk2: 2302a 2596144i bk3: 2998a 2589620i bk4: 2574a 2591460i bk5: 3450a 2582898i bk6: 2602a 2593546i bk7: 3480a 2586158i bk8: 2752a 2590169i bk9: 3918a 2580249i bk10: 2126a 2593590i bk11: 2950a 2587632i bk12: 1940a 2597021i bk13: 2752a 2588292i bk14: 1804a 2598740i bk15: 2574a 2592537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.048747 
total_CMD = 2620120 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2343682 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2620120 
n_nop = 2543591 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004904 
CoL_Bus_Util = 0.024373 
Either_Row_CoL_Bus_Util = 0.029208 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002352 
queue_avg = 0.755113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2533193 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05578
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2584149i bk1: 3722a 2578983i bk2: 2702a 2590434i bk3: 3234a 2585094i bk4: 3134a 2582434i bk5: 3726a 2575679i bk6: 3180a 2584208i bk7: 3700a 2582331i bk8: 3604a 2579314i bk9: 4156a 2576732i bk10: 2690a 2587275i bk11: 3058a 2584006i bk12: 2392a 2589336i bk13: 2832a 2584386i bk14: 2230a 2594557i bk15: 2698a 2590276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055778 
total_CMD = 2620120 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2317091 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2620120 
n_nop = 2533193 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005374 
CoL_Bus_Util = 0.027889 
Either_Row_CoL_Bus_Util = 0.033177 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002588 
queue_avg = 0.917579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.917579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2543483 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04874
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2583804i bk1: 2558a 2591738i bk2: 3016a 2589706i bk3: 2296a 2595655i bk4: 3432a 2583786i bk5: 2576a 2590991i bk6: 3504a 2586056i bk7: 2590a 2593167i bk8: 3916a 2580290i bk9: 2750a 2590516i bk10: 3042a 2587350i bk11: 2014a 2595812i bk12: 2740a 2587793i bk13: 1936a 2597123i bk14: 2594a 2591862i bk15: 1772a 2598932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048737 
total_CMD = 2620120 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2342218 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2620120 
n_nop = 2543483 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004959 
CoL_Bus_Util = 0.024369 
Either_Row_CoL_Bus_Util = 0.029249 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002688 
queue_avg = 0.730717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.730717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2533025 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05579
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2578627i bk1: 3020a 2584014i bk2: 3246a 2584472i bk3: 2696a 2590271i bk4: 3726a 2576912i bk5: 3148a 2582139i bk6: 3708a 2582245i bk7: 3164a 2584584i bk8: 4154a 2575760i bk9: 3626a 2578289i bk10: 3158a 2585128i bk11: 2560a 2586213i bk12: 2840a 2583342i bk13: 2384a 2590683i bk14: 2724a 2588959i bk15: 2220a 2595171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055791 
total_CMD = 2620120 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2315994 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2620120 
n_nop = 2533025 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005433 
CoL_Bus_Util = 0.027895 
Either_Row_CoL_Bus_Util = 0.033241 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002618 
queue_avg = 0.908903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.908903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2543800 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04856
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2592087i bk1: 3448a 2583336i bk2: 2322a 2596686i bk3: 2994a 2589315i bk4: 2556a 2590786i bk5: 3446a 2582020i bk6: 2606a 2593544i bk7: 3476a 2585910i bk8: 2724a 2589789i bk9: 3912a 2579858i bk10: 2098a 2594515i bk11: 2920a 2586397i bk12: 1926a 2596514i bk13: 2746a 2587959i bk14: 1800a 2599523i bk15: 2572a 2593046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.048555 
total_CMD = 2620120 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2345019 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2620120 
n_nop = 2543800 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004930 
CoL_Bus_Util = 0.024278 
Either_Row_CoL_Bus_Util = 0.029128 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002725 
queue_avg = 0.751081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.751081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2620120 n_nop=2536481 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05424
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2585463i bk1: 3420a 2581497i bk2: 2722a 2589160i bk3: 3136a 2586445i bk4: 3130a 2581240i bk5: 3592a 2578496i bk6: 3180a 2584105i bk7: 3584a 2583273i bk8: 3584a 2579020i bk9: 3930a 2577772i bk10: 2610a 2586268i bk11: 2900a 2585649i bk12: 2372a 2588895i bk13: 2728a 2588897i bk14: 2234a 2592784i bk15: 2610a 2592229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.054244 
total_CMD = 2620120 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2333936 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2620120 
n_nop = 2536481 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004885 
CoL_Bus_Util = 0.027122 
Either_Row_CoL_Bus_Util = 0.031922 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002654 
queue_avg = 0.839404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158542, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 186868, Miss = 33688, Miss_rate = 0.180, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173668, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 195022, Miss = 36030, Miss_rate = 0.185, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 185030, Miss = 33846, Miss_rate = 0.183, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159056, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 192986, Miss = 36202, Miss_rate = 0.188, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175804, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156596, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 185636, Miss = 33580, Miss_rate = 0.181, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174572, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 192340, Miss = 34130, Miss_rate = 0.177, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2136120
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1748
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 372
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2136120
icnt_total_pkts_simt_to_mem=804789
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04459
	minimum = 5
	maximum = 8
Network latency average = 5.04459
	minimum = 5
	maximum = 8
Slowest packet = 2756083
Flit latency average = 5.00155
	minimum = 5
	maximum = 8
Slowest flit = 2936398
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00626868
	minimum = 0 (at node 0)
	maximum = 0.0220562 (at node 16)
Accepted packet rate average = 0.00626868
	minimum = 0 (at node 0)
	maximum = 0.0221344 (at node 3)
Injected flit rate average = 0.00653808
	minimum = 0 (at node 0)
	maximum = 0.0220562 (at node 16)
Accepted flit rate average= 0.00653808
	minimum = 0 (at node 0)
	maximum = 0.0221344 (at node 3)
Injected packet length average = 1.04298
Accepted packet length average = 1.04298
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.713 (77 samples)
	minimum = 5 (77 samples)
	maximum = 238.597 (77 samples)
Network latency average = 21.2965 (77 samples)
	minimum = 5 (77 samples)
	maximum = 236 (77 samples)
Flit latency average = 20.4138 (77 samples)
	minimum = 5 (77 samples)
	maximum = 235.571 (77 samples)
Fragmentation average = 0.00216013 (77 samples)
	minimum = 0 (77 samples)
	maximum = 51.3377 (77 samples)
Injected packet rate average = 0.0662835 (77 samples)
	minimum = 0.0208579 (77 samples)
	maximum = 0.18538 (77 samples)
Accepted packet rate average = 0.0662835 (77 samples)
	minimum = 0.0204588 (77 samples)
	maximum = 0.105754 (77 samples)
Injected flit rate average = 0.0705734 (77 samples)
	minimum = 0.0270074 (77 samples)
	maximum = 0.185559 (77 samples)
Accepted flit rate average = 0.0705734 (77 samples)
	minimum = 0.0273435 (77 samples)
	maximum = 0.105754 (77 samples)
Injected packet size average = 1.06472 (77 samples)
Accepted packet size average = 1.06472 (77 samples)
Hops average = 1 (77 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 30 sec (7170 sec)
gpgpu_simulation_rate = 35676 (inst/sec)
gpgpu_simulation_rate = 276 (cycle/sec)
gpgpu_silicon_slowdown = 2536231x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 10 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 78 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 78 '_Z12lud_internalPfii'
Destroy streams for kernel 78: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 78 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 3321
gpu_sim_insn = 857088
gpu_ipc =     258.0813
gpu_tot_sim_cycle = 1988303
gpu_tot_sim_insn = 256657648
gpu_tot_ipc =     129.0838
gpu_tot_issued_cta = 10868
gpu_occupancy = 35.9423% 
gpu_tot_occupancy = 29.9002% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 363969
partiton_level_parallism =       0.6751
partiton_level_parallism_total  =       0.3151
partiton_level_parallism_util =       1.5356
partiton_level_parallism_util_total  =       1.7494
L2_BW  =      52.7186 GB/Sec
L2_BW_total  =      24.1533 GB/Sec
gpu_total_sim_rate=35711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4232618
	L1I_total_cache_misses = 76841
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 46975, Miss = 28398, Miss_rate = 0.605, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46896, Miss = 28654, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47105, Miss = 28772, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46352, Miss = 28643, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46832, Miss = 28104, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47552, Miss = 29078, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46832, Miss = 28590, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46684, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47755, Miss = 28973, Miss_rate = 0.607, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46508, Miss = 27978, Miss_rate = 0.602, Pending_hits = 3142, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46539, Miss = 28739, Miss_rate = 0.618, Pending_hits = 2915, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47053, Miss = 28633, Miss_rate = 0.609, Pending_hits = 2869, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46477, Miss = 28553, Miss_rate = 0.614, Pending_hits = 2948, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46479, Miss = 28545, Miss_rate = 0.614, Pending_hits = 2987, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45870, Miss = 27807, Miss_rate = 0.606, Pending_hits = 2739, Reservation_fails = 24293
	L1D_total_cache_accesses = 701909
	L1D_total_cache_misses = 427577
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 44455
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253149
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9676
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62754
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1003492
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21996
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17595
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43435
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1025488

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10868, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
45471, 23226, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 267691008
gpgpu_n_tot_w_icount = 8365344
gpgpu_n_stall_shd_mem = 484159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416480
gpgpu_n_mem_write_global = 181077
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333312
gpgpu_n_store_insn = 2897232
gpgpu_n_shmem_insn = 93367248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052096
gpgpu_n_shmem_bkconflict = 120848
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 120848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1671065	W0_Idle:14781704	W0_Scoreboard:11214613	W1:8216	W2:7696	W3:7176	W4:6656	W5:6136	W6:5616	W7:5096	W8:4576	W9:4056	W10:3536	W11:3016	W12:2496	W13:1976	W14:1456	W15:884	W16:575185	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4348242	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3331840 {8:416480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13037544 {72:181077,}
traffic_breakdown_coretomem[INST_ACC_R] = 231664 {8:28958,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66636800 {40:1665920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897232 {8:362154,}
traffic_breakdown_memtocore[INST_ACC_R] = 4633280 {40:115832,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1106207 	750627 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27532 	1137 	206 	523765 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231476 	266042 	255946 	308104 	757493 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1531 	533 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4904      5221      4074      5497      4120      5049      3917      5450      4319      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4736      4603      4315      4921      4398      4234      3816      4421      4174      4097      3803      4455      4170
dram[2]:       4564      5720      4801      5759      4018      4945      3912      5462      3720      4895      3997      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4605      4943      4096      4300      4149      4518      3708      3726      4028      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4815      5195      3889      5375      3933      4911      3634      5329      3986      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5256      4290      4633      4546      4779      4160      4051      4167      4616      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2547974 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04867
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2595945i bk1: 3484a 2587842i bk2: 2302a 2600527i bk3: 2998a 2594003i bk4: 2574a 2595843i bk5: 3450a 2587281i bk6: 2602a 2597929i bk7: 3480a 2590541i bk8: 2752a 2594552i bk9: 3918a 2584632i bk10: 2126a 2597973i bk11: 2950a 2592015i bk12: 1940a 2601404i bk13: 2752a 2592675i bk14: 1804a 2603123i bk15: 2574a 2596920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.048665 
total_CMD = 2624503 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2348065 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2624503 
n_nop = 2547974 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004895 
CoL_Bus_Util = 0.024333 
Either_Row_CoL_Bus_Util = 0.029159 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002352 
queue_avg = 0.753852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.753852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2537576 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05568
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2588532i bk1: 3722a 2583366i bk2: 2702a 2594817i bk3: 3234a 2589477i bk4: 3134a 2586817i bk5: 3726a 2580062i bk6: 3180a 2588591i bk7: 3700a 2586714i bk8: 3604a 2583697i bk9: 4156a 2581115i bk10: 2690a 2591658i bk11: 3058a 2588389i bk12: 2392a 2593719i bk13: 2832a 2588769i bk14: 2230a 2598940i bk15: 2698a 2594659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055684 
total_CMD = 2624503 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2321474 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2624503 
n_nop = 2537576 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005365 
CoL_Bus_Util = 0.027842 
Either_Row_CoL_Bus_Util = 0.033121 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002588 
queue_avg = 0.916047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.916047
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2547866 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04866
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2588187i bk1: 2558a 2596121i bk2: 3016a 2594089i bk3: 2296a 2600038i bk4: 3432a 2588169i bk5: 2576a 2595374i bk6: 3504a 2590439i bk7: 2590a 2597550i bk8: 3916a 2584673i bk9: 2750a 2594899i bk10: 3042a 2591733i bk11: 2014a 2600195i bk12: 2740a 2592176i bk13: 1936a 2601506i bk14: 2594a 2596245i bk15: 1772a 2603315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048656 
total_CMD = 2624503 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2346601 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2624503 
n_nop = 2547866 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004951 
CoL_Bus_Util = 0.024328 
Either_Row_CoL_Bus_Util = 0.029201 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002688 
queue_avg = 0.729496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.729496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2537408 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.0557
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2583010i bk1: 3020a 2588397i bk2: 3246a 2588855i bk3: 2696a 2594654i bk4: 3726a 2581295i bk5: 3148a 2586522i bk6: 3708a 2586628i bk7: 3164a 2588967i bk8: 4154a 2580143i bk9: 3626a 2582672i bk10: 3158a 2589511i bk11: 2560a 2590596i bk12: 2840a 2587725i bk13: 2384a 2595066i bk14: 2724a 2593342i bk15: 2220a 2599554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055697 
total_CMD = 2624503 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2320377 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2624503 
n_nop = 2537408 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005424 
CoL_Bus_Util = 0.027849 
Either_Row_CoL_Bus_Util = 0.033185 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.002618 
queue_avg = 0.907385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.907385
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2548183 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04847
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2596470i bk1: 3448a 2587719i bk2: 2322a 2601069i bk3: 2994a 2593698i bk4: 2556a 2595169i bk5: 3446a 2586403i bk6: 2606a 2597927i bk7: 3476a 2590293i bk8: 2724a 2594172i bk9: 3912a 2584241i bk10: 2098a 2598898i bk11: 2920a 2590780i bk12: 1926a 2600897i bk13: 2746a 2592342i bk14: 1800a 2603906i bk15: 2572a 2597429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.048474 
total_CMD = 2624503 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2349402 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2624503 
n_nop = 2548183 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004922 
CoL_Bus_Util = 0.024237 
Either_Row_CoL_Bus_Util = 0.029080 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002725 
queue_avg = 0.749826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.749826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2624503 n_nop=2540864 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05415
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2589846i bk1: 3420a 2585880i bk2: 2722a 2593543i bk3: 3136a 2590828i bk4: 3130a 2585623i bk5: 3592a 2582879i bk6: 3180a 2588488i bk7: 3584a 2587656i bk8: 3584a 2583403i bk9: 3930a 2582155i bk10: 2610a 2590651i bk11: 2900a 2590032i bk12: 2372a 2593278i bk13: 2728a 2593280i bk14: 2234a 2597167i bk15: 2610a 2596612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.054153 
total_CMD = 2624503 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2338319 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2624503 
n_nop = 2540864 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004876 
CoL_Bus_Util = 0.027077 
Either_Row_CoL_Bus_Util = 0.031869 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002654 
queue_avg = 0.838002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158542, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 188220, Miss = 33688, Miss_rate = 0.179, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173668, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 196194, Miss = 36030, Miss_rate = 0.184, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 186422, Miss = 33846, Miss_rate = 0.182, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159108, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 194234, Miss = 36202, Miss_rate = 0.186, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175856, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156596, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 187016, Miss = 33580, Miss_rate = 0.180, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174572, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 193508, Miss = 34130, Miss_rate = 0.176, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2143936
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1742
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 375887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15720
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 428084
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 86870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17604
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2143936
icnt_total_pkts_simt_to_mem=807607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.7117
	minimum = 5
	maximum = 310
Network latency average = 50.4644
	minimum = 5
	maximum = 310
Slowest packet = 2764333
Flit latency average = 47.9545
	minimum = 5
	maximum = 310
Slowest flit = 2944834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.112171
	minimum = 0 (at node 15)
	maximum = 0.419151 (at node 19)
Accepted packet rate average = 0.112171
	minimum = 0 (at node 15)
	maximum = 0.183077 (at node 9)
Injected flit rate average = 0.118594
	minimum = 0 (at node 15)
	maximum = 0.419151 (at node 19)
Accepted flit rate average= 0.118594
	minimum = 0 (at node 15)
	maximum = 0.183077 (at node 9)
Injected packet length average = 1.05727
Accepted packet length average = 1.05727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1232 (78 samples)
	minimum = 5 (78 samples)
	maximum = 239.513 (78 samples)
Network latency average = 21.6704 (78 samples)
	minimum = 5 (78 samples)
	maximum = 236.949 (78 samples)
Flit latency average = 20.7668 (78 samples)
	minimum = 5 (78 samples)
	maximum = 236.526 (78 samples)
Fragmentation average = 0.00213244 (78 samples)
	minimum = 0 (78 samples)
	maximum = 50.6795 (78 samples)
Injected packet rate average = 0.0668718 (78 samples)
	minimum = 0.0205905 (78 samples)
	maximum = 0.188377 (78 samples)
Accepted packet rate average = 0.0668718 (78 samples)
	minimum = 0.0201965 (78 samples)
	maximum = 0.106746 (78 samples)
Injected flit rate average = 0.0711891 (78 samples)
	minimum = 0.0266611 (78 samples)
	maximum = 0.188554 (78 samples)
Accepted flit rate average = 0.0711891 (78 samples)
	minimum = 0.026993 (78 samples)
	maximum = 0.106746 (78 samples)
Injected packet size average = 1.06456 (78 samples)
Accepted packet size average = 1.06456 (78 samples)
Hops average = 1 (78 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 47 sec (7187 sec)
gpgpu_simulation_rate = 35711 (inst/sec)
gpgpu_simulation_rate = 276 (cycle/sec)
gpgpu_silicon_slowdown = 2536231x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 79 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 79: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 79 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2015018
gpu_tot_sim_insn = 256677528
gpu_tot_ipc =     127.3823
gpu_tot_issued_cta = 10869
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.8590% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 363969
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3110
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7493
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      23.8347 GB/Sec
gpu_total_sim_rate=35151

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4234290
	L1I_total_cache_misses = 76853
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47006, Miss = 28414, Miss_rate = 0.604, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46896, Miss = 28654, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47105, Miss = 28772, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46352, Miss = 28643, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46832, Miss = 28104, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47552, Miss = 29078, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46832, Miss = 28590, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46684, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47755, Miss = 28973, Miss_rate = 0.607, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46508, Miss = 27978, Miss_rate = 0.602, Pending_hits = 3142, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46539, Miss = 28739, Miss_rate = 0.618, Pending_hits = 2915, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47053, Miss = 28633, Miss_rate = 0.609, Pending_hits = 2869, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46477, Miss = 28553, Miss_rate = 0.614, Pending_hits = 2948, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46479, Miss = 28545, Miss_rate = 0.614, Pending_hits = 2987, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45870, Miss = 27807, Miss_rate = 0.606, Pending_hits = 2739, Reservation_fails = 24293
	L1D_total_cache_accesses = 701940
	L1D_total_cache_misses = 427593
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 44455
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253155
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9676
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62760
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1005152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22008
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17595
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43450
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1027160

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10869, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48420, 23226, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 267785376
gpgpu_n_tot_w_icount = 8368293
gpgpu_n_stall_shd_mem = 484663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416496
gpgpu_n_mem_write_global = 181092
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8333568
gpgpu_n_store_insn = 2897472
gpgpu_n_shmem_insn = 93371944
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8052192
gpgpu_n_shmem_bkconflict = 121352
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 121352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1671065	W0_Idle:14812154	W0_Scoreboard:11234642	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:575496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721571
single_issue_nums: WS0:4351191	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3331968 {8:416496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13038624 {72:181092,}
traffic_breakdown_coretomem[INST_ACC_R] = 231760 {8:28970,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66639360 {40:1665984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2897472 {8:362184,}
traffic_breakdown_memtocore[INST_ACC_R] = 4635200 {40:115880,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1106301 	750627 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27544 	1137 	206 	523796 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231570 	266042 	255946 	308104 	757493 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1540 	534 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4906      5221      4074      5497      4120      5049      3917      5450      4319      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4736      4603      4315      4921      4398      4234      3816      4421      4174      4097      3803      4455      4170
dram[2]:       4564      5720      4804      5759      4018      4945      3912      5462      3720      4895      3997      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4605      4943      4096      4300      4149      4518      3708      3726      4028      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4818      5195      3889      5375      3933      4911      3634      5329      3986      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5256      4290      4633      4546      4779      4160      4051      4167      4616      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2583237 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04802
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2631208i bk1: 3484a 2623105i bk2: 2302a 2635790i bk3: 2998a 2629266i bk4: 2574a 2631106i bk5: 3450a 2622544i bk6: 2602a 2633192i bk7: 3480a 2625804i bk8: 2752a 2629815i bk9: 3918a 2619895i bk10: 2126a 2633236i bk11: 2950a 2627278i bk12: 1940a 2636667i bk13: 2752a 2627938i bk14: 1804a 2638386i bk15: 2574a 2632183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.048020 
total_CMD = 2659766 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2383328 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2659766 
n_nop = 2583237 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004831 
CoL_Bus_Util = 0.024010 
Either_Row_CoL_Bus_Util = 0.028773 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.002352 
queue_avg = 0.743857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.743857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2572839 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05495
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2623795i bk1: 3722a 2618629i bk2: 2702a 2630080i bk3: 3234a 2624740i bk4: 3134a 2622080i bk5: 3726a 2615325i bk6: 3180a 2623854i bk7: 3700a 2621977i bk8: 3604a 2618960i bk9: 4156a 2616378i bk10: 2690a 2626921i bk11: 3058a 2623652i bk12: 2392a 2628982i bk13: 2832a 2624032i bk14: 2230a 2634203i bk15: 2698a 2629922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054946 
total_CMD = 2659766 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2356737 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2659766 
n_nop = 2572839 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005294 
CoL_Bus_Util = 0.027473 
Either_Row_CoL_Bus_Util = 0.032682 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002588 
queue_avg = 0.903902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.903902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2583129 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04801
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2623450i bk1: 2558a 2631384i bk2: 3016a 2629352i bk3: 2296a 2635301i bk4: 3432a 2623432i bk5: 2576a 2630637i bk6: 3504a 2625702i bk7: 2590a 2632813i bk8: 3916a 2619936i bk9: 2750a 2630162i bk10: 3042a 2626996i bk11: 2014a 2635458i bk12: 2740a 2627439i bk13: 1936a 2636769i bk14: 2594a 2631508i bk15: 1772a 2638578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048011 
total_CMD = 2659766 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2381864 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2659766 
n_nop = 2583129 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004885 
CoL_Bus_Util = 0.024005 
Either_Row_CoL_Bus_Util = 0.028813 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002688 
queue_avg = 0.719825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.719825
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2572671 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05496
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2618273i bk1: 3020a 2623660i bk2: 3246a 2624118i bk3: 2696a 2629917i bk4: 3726a 2616558i bk5: 3148a 2621785i bk6: 3708a 2621891i bk7: 3164a 2624230i bk8: 4154a 2615406i bk9: 3626a 2617935i bk10: 3158a 2624774i bk11: 2560a 2625859i bk12: 2840a 2622988i bk13: 2384a 2630329i bk14: 2724a 2628605i bk15: 2220a 2634817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054959 
total_CMD = 2659766 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2355640 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2659766 
n_nop = 2572671 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005352 
CoL_Bus_Util = 0.027479 
Either_Row_CoL_Bus_Util = 0.032745 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.002618 
queue_avg = 0.895355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2583446 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04783
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2631733i bk1: 3448a 2622982i bk2: 2322a 2636332i bk3: 2994a 2628961i bk4: 2556a 2630432i bk5: 3446a 2621666i bk6: 2606a 2633190i bk7: 3476a 2625556i bk8: 2724a 2629435i bk9: 3912a 2619504i bk10: 2098a 2634161i bk11: 2920a 2626043i bk12: 1926a 2636160i bk13: 2746a 2627605i bk14: 1800a 2639169i bk15: 2572a 2632692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.047831 
total_CMD = 2659766 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2384665 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2659766 
n_nop = 2583446 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004857 
CoL_Bus_Util = 0.023916 
Either_Row_CoL_Bus_Util = 0.028694 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002725 
queue_avg = 0.739885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.739885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2659766 n_nop=2576127 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05344
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2625109i bk1: 3420a 2621143i bk2: 2722a 2628806i bk3: 3136a 2626091i bk4: 3130a 2620886i bk5: 3592a 2618142i bk6: 3180a 2623751i bk7: 3584a 2622919i bk8: 3584a 2618666i bk9: 3930a 2617418i bk10: 2610a 2625914i bk11: 2900a 2625295i bk12: 2372a 2628541i bk13: 2728a 2628543i bk14: 2234a 2632430i bk15: 2610a 2631875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.053436 
total_CMD = 2659766 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2373582 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2659766 
n_nop = 2576127 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004812 
CoL_Bus_Util = 0.026718 
Either_Row_CoL_Bus_Util = 0.031446 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002654 
queue_avg = 0.826892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158550, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 188250, Miss = 33688, Miss_rate = 0.179, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173676, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 196194, Miss = 36030, Miss_rate = 0.184, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 186460, Miss = 33846, Miss_rate = 0.182, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159108, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 194242, Miss = 36202, Miss_rate = 0.186, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175856, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156604, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 187050, Miss = 33580, Miss_rate = 0.180, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174580, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 193508, Miss = 34130, Miss_rate = 0.176, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2144078
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1742
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 375951
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15768
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 428148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 86900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17652
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=2144078
icnt_total_pkts_simt_to_mem=807665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2770602
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2951543
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 1)
	maximum = 0.00160958 (at node 0)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 1)
	maximum = 0.00531537 (at node 0)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 1)
	maximum = 0.00217106 (at node 0)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 1)
	maximum = 0.00531537 (at node 0)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.8977 (79 samples)
	minimum = 5 (79 samples)
	maximum = 236.633 (79 samples)
Network latency average = 21.4604 (79 samples)
	minimum = 5 (79 samples)
	maximum = 234.025 (79 samples)
Flit latency average = 20.5673 (79 samples)
	minimum = 5 (79 samples)
	maximum = 233.595 (79 samples)
Fragmentation average = 0.00210545 (79 samples)
	minimum = 0 (79 samples)
	maximum = 50.038 (79 samples)
Injected packet rate average = 0.0660285 (79 samples)
	minimum = 0.0203299 (79 samples)
	maximum = 0.186013 (79 samples)
Accepted packet rate average = 0.0660285 (79 samples)
	minimum = 0.0199408 (79 samples)
	maximum = 0.105462 (79 samples)
Injected flit rate average = 0.0702915 (79 samples)
	minimum = 0.0263236 (79 samples)
	maximum = 0.186194 (79 samples)
Accepted flit rate average = 0.0702915 (79 samples)
	minimum = 0.0266513 (79 samples)
	maximum = 0.105462 (79 samples)
Injected packet size average = 1.06456 (79 samples)
Accepted packet size average = 1.06456 (79 samples)
Hops average = 1 (79 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 42 sec (7302 sec)
gpgpu_simulation_rate = 35151 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 2545454x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 80 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 80 '_Z13lud_perimeterPfii'
Destroy streams for kernel 80: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 80 
kernel_stream_id = 64091
gpu_sim_cycle = 25574
gpu_sim_insn = 98400
gpu_ipc =       3.8477
gpu_tot_sim_cycle = 2040592
gpu_tot_sim_insn = 256775928
gpu_tot_ipc =     125.8340
gpu_tot_issued_cta = 10874
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6669% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 363969
partiton_level_parallism =       0.0300
partiton_level_parallism_total  =       0.3074
partiton_level_parallism_util =       1.0039
partiton_level_parallism_util_total  =       1.7477
L2_BW  =       2.4192 GB/Sec
L2_BW_total  =      23.5663 GB/Sec
gpu_total_sim_rate=34629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4237340
	L1I_total_cache_misses = 77242
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47006, Miss = 28414, Miss_rate = 0.604, Pending_hits = 2965, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 46975, Miss = 28686, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47184, Miss = 28820, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46431, Miss = 28691, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46911, Miss = 28152, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47631, Miss = 29126, Miss_rate = 0.611, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46832, Miss = 28590, Miss_rate = 0.610, Pending_hits = 3064, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46684, Miss = 28110, Miss_rate = 0.602, Pending_hits = 3003, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47755, Miss = 28973, Miss_rate = 0.607, Pending_hits = 2896, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46508, Miss = 27978, Miss_rate = 0.602, Pending_hits = 3142, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46539, Miss = 28739, Miss_rate = 0.618, Pending_hits = 2915, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47053, Miss = 28633, Miss_rate = 0.609, Pending_hits = 2869, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46477, Miss = 28553, Miss_rate = 0.614, Pending_hits = 2948, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46479, Miss = 28545, Miss_rate = 0.614, Pending_hits = 2987, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45870, Miss = 27807, Miss_rate = 0.606, Pending_hits = 2739, Reservation_fails = 24293
	L1D_total_cache_accesses = 702335
	L1D_total_cache_misses = 427817
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 44455
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
	L1C_total_cache_accesses = 253200
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 389
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 155
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3050

Total_core_cache_fail_stats:
ctas_completed 10874, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48420, 23226, 13578, 13578, 13578, 13578, 13578, 13578, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 13299, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 267978336
gpgpu_n_tot_w_icount = 8374323
gpgpu_n_stall_shd_mem = 485783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 416720
gpgpu_n_mem_write_global = 181247
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8337408
gpgpu_n_store_insn = 2899952
gpgpu_n_shmem_insn = 93403784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8053152
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 331552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1671320	W0_Idle:14995853	W0_Scoreboard:11295886	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7721706
single_issue_nums: WS0:4357221	WS1:4017102	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3333760 {8:416720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13049784 {72:181247,}
traffic_breakdown_coretomem[INST_ACC_R] = 234872 {8:29359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66675200 {40:1666880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2899952 {8:362494,}
traffic_breakdown_memtocore[INST_ACC_R] = 4697440 {40:117436,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1107507 	750627 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27930 	1140 	206 	524175 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232776 	266042 	255946 	308104 	757493 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1571 	534 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4917      5221      4078      5497      4124      5049      3921      5450      4321      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4746      4603      4315      4921      4398      4234      3816      4421      4174      4097      3803      4455      4170
dram[2]:       4564      5720      4814      5759      4022      4945      3916      5462      3724      4895      3998      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4616      4943      4096      4300      4149      4518      3708      3726      4028      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4831      5195      3893      5375      3937      4911      3638      5329      3987      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5267      4290      4633      4546      4779      4160      4051      4167      4616      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2616994 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04742
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2664965i bk1: 3484a 2656862i bk2: 2302a 2669547i bk3: 2998a 2663023i bk4: 2574a 2664863i bk5: 3450a 2656301i bk6: 2602a 2666949i bk7: 3480a 2659561i bk8: 2752a 2663572i bk9: 3918a 2653652i bk10: 2126a 2666993i bk11: 2950a 2661035i bk12: 1940a 2670424i bk13: 2752a 2661695i bk14: 1804a 2672143i bk15: 2574a 2665940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.047418 
total_CMD = 2693523 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2417085 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2693523 
n_nop = 2616994 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004770 
CoL_Bus_Util = 0.023709 
Either_Row_CoL_Bus_Util = 0.028412 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002352 
queue_avg = 0.734535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.734535
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2606596 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05426
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2657552i bk1: 3722a 2652386i bk2: 2702a 2663837i bk3: 3234a 2658497i bk4: 3134a 2655837i bk5: 3726a 2649082i bk6: 3180a 2657611i bk7: 3700a 2655734i bk8: 3604a 2652717i bk9: 4156a 2650135i bk10: 2690a 2660678i bk11: 3058a 2657409i bk12: 2392a 2662739i bk13: 2832a 2657789i bk14: 2230a 2667960i bk15: 2698a 2663679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054258 
total_CMD = 2693523 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2390494 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2693523 
n_nop = 2606596 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005227 
CoL_Bus_Util = 0.027129 
Either_Row_CoL_Bus_Util = 0.032273 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.002588 
queue_avg = 0.892573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.892573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2616886 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04741
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2657207i bk1: 2558a 2665141i bk2: 3016a 2663109i bk3: 2296a 2669058i bk4: 3432a 2657189i bk5: 2576a 2664394i bk6: 3504a 2659459i bk7: 2590a 2666570i bk8: 3916a 2653693i bk9: 2750a 2663919i bk10: 3042a 2660753i bk11: 2014a 2669215i bk12: 2740a 2661196i bk13: 1936a 2670526i bk14: 2594a 2665265i bk15: 1772a 2672335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047409 
total_CMD = 2693523 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2415621 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2693523 
n_nop = 2616886 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004824 
CoL_Bus_Util = 0.023705 
Either_Row_CoL_Bus_Util = 0.028452 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002688 
queue_avg = 0.710803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2606428 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05427
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2652030i bk1: 3020a 2657417i bk2: 3246a 2657875i bk3: 2696a 2663674i bk4: 3726a 2650315i bk5: 3148a 2655542i bk6: 3708a 2655648i bk7: 3164a 2657987i bk8: 4154a 2649163i bk9: 3626a 2651692i bk10: 3158a 2658531i bk11: 2560a 2659616i bk12: 2840a 2656745i bk13: 2384a 2664086i bk14: 2724a 2662362i bk15: 2220a 2668574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054270 
total_CMD = 2693523 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2389397 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2693523 
n_nop = 2606428 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005285 
CoL_Bus_Util = 0.027135 
Either_Row_CoL_Bus_Util = 0.032335 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002618 
queue_avg = 0.884134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.884134
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2617203 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04723
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2665490i bk1: 3448a 2656739i bk2: 2322a 2670089i bk3: 2994a 2662718i bk4: 2556a 2664189i bk5: 3446a 2655423i bk6: 2606a 2666947i bk7: 3476a 2659313i bk8: 2724a 2663192i bk9: 3912a 2653261i bk10: 2098a 2667918i bk11: 2920a 2659800i bk12: 1926a 2669917i bk13: 2746a 2661362i bk14: 1800a 2672926i bk15: 2572a 2666449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.047232 
total_CMD = 2693523 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2418422 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2693523 
n_nop = 2617203 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004796 
CoL_Bus_Util = 0.023616 
Either_Row_CoL_Bus_Util = 0.028335 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002725 
queue_avg = 0.730612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.730612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693523 n_nop=2609884 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05277
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2658866i bk1: 3420a 2654900i bk2: 2722a 2662563i bk3: 3136a 2659848i bk4: 3130a 2654643i bk5: 3592a 2651899i bk6: 3180a 2657508i bk7: 3584a 2656676i bk8: 3584a 2652423i bk9: 3930a 2651175i bk10: 2610a 2659671i bk11: 2900a 2659052i bk12: 2372a 2662298i bk13: 2728a 2662300i bk14: 2234a 2666187i bk15: 2610a 2665632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.052766 
total_CMD = 2693523 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2407339 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2693523 
n_nop = 2609884 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004751 
CoL_Bus_Util = 0.026383 
Either_Row_CoL_Bus_Util = 0.031052 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002654 
queue_avg = 0.816529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816529

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158690, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 188682, Miss = 33688, Miss_rate = 0.179, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173796, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 196474, Miss = 36030, Miss_rate = 0.183, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 186852, Miss = 33846, Miss_rate = 0.181, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159228, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 194482, Miss = 36202, Miss_rate = 0.186, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 175976, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156724, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 187456, Miss = 33580, Miss_rate = 0.179, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174716, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 193764, Miss = 34130, Miss_rate = 0.176, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2146840
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1740
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1556
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1556
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2146840
icnt_total_pkts_simt_to_mem=808588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04561
	minimum = 5
	maximum = 8
Network latency average = 5.04561
	minimum = 5
	maximum = 8
Slowest packet = 2770654
Flit latency average = 5.00163
	minimum = 5
	maximum = 8
Slowest flit = 2951746
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511225
	minimum = 0 (at node 0)
	maximum = 0.0168922 (at node 16)
Accepted packet rate average = 0.00511225
	minimum = 0 (at node 0)
	maximum = 0.0221319 (at node 3)
Injected flit rate average = 0.00533673
	minimum = 0 (at node 0)
	maximum = 0.0168922 (at node 16)
Accepted flit rate average= 0.00533673
	minimum = 0 (at node 0)
	maximum = 0.0221319 (at node 3)
Injected packet length average = 1.04391
Accepted packet length average = 1.04391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6745 (80 samples)
	minimum = 5 (80 samples)
	maximum = 233.775 (80 samples)
Network latency average = 21.2552 (80 samples)
	minimum = 5 (80 samples)
	maximum = 231.2 (80 samples)
Flit latency average = 20.3727 (80 samples)
	minimum = 5 (80 samples)
	maximum = 230.775 (80 samples)
Fragmentation average = 0.00207913 (80 samples)
	minimum = 0 (80 samples)
	maximum = 49.4125 (80 samples)
Injected packet rate average = 0.0652671 (80 samples)
	minimum = 0.0200757 (80 samples)
	maximum = 0.183899 (80 samples)
Accepted packet rate average = 0.0652671 (80 samples)
	minimum = 0.0196916 (80 samples)
	maximum = 0.10442 (80 samples)
Injected flit rate average = 0.0694795 (80 samples)
	minimum = 0.0259946 (80 samples)
	maximum = 0.184078 (80 samples)
Accepted flit rate average = 0.0694795 (80 samples)
	minimum = 0.0263181 (80 samples)
	maximum = 0.10442 (80 samples)
Injected packet size average = 1.06454 (80 samples)
Accepted packet size average = 1.06454 (80 samples)
Hops average = 1 (80 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 35 sec (7415 sec)
gpgpu_simulation_rate = 34629 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 2545454x
GPGPU-Sim uArch: Shader 6 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 81 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 81 '_Z12lud_internalPfii'
Destroy streams for kernel 81: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 81 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 2838
gpu_sim_insn = 595200
gpu_ipc =     209.7252
gpu_tot_sim_cycle = 2043430
gpu_tot_sim_insn = 257371128
gpu_tot_ipc =     125.9506
gpu_tot_issued_cta = 10899
gpu_occupancy = 26.3103% 
gpu_tot_occupancy = 29.6601% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364385
partiton_level_parallism =       0.4894
partiton_level_parallism_total  =       0.3077
partiton_level_parallism_util =       1.5197
partiton_level_parallism_util_total  =       1.7471
L2_BW  =      37.5385 GB/Sec
L2_BW_total  =      23.5857 GB/Sec
gpu_total_sim_rate=34644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4246740
	L1I_total_cache_misses = 77506
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47134, Miss = 28494, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47039, Miss = 28718, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47248, Miss = 28868, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46495, Miss = 28739, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46975, Miss = 28200, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47695, Miss = 29174, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46960, Miss = 28638, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46812, Miss = 28190, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47883, Miss = 29053, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46636, Miss = 28058, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46667, Miss = 28819, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47181, Miss = 28681, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46605, Miss = 28633, Miss_rate = 0.614, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46607, Miss = 28625, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45998, Miss = 27887, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 703935
	L1D_total_cache_misses = 428777
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253800
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1014288
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17830
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128560
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43850
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1036560

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10899, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48513, 23319, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 268573536
gpgpu_n_tot_w_icount = 8392923
gpgpu_n_stall_shd_mem = 486583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417680
gpgpu_n_mem_write_global = 181647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356608
gpgpu_n_store_insn = 2906352
gpgpu_n_shmem_insn = 93621384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072352
gpgpu_n_shmem_bkconflict = 122472
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674795	W0_Idle:15010345	W0_Scoreboard:11333899	W1:8532	W2:7992	W3:7452	W4:6912	W5:6372	W6:5832	W7:5292	W8:4752	W9:4212	W10:3672	W11:3132	W12:2592	W13:2052	W14:1512	W15:918	W16:581391	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4366521	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3341440 {8:417680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13078584 {72:181647,}
traffic_breakdown_coretomem[INST_ACC_R] = 235104 {8:29388,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66828800 {40:1670720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906352 {8:363294,}
traffic_breakdown_memtocore[INST_ACC_R] = 4702080 {40:117552,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1110053 	752721 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27956 	1143 	206 	525535 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233083 	266230 	256450 	309313 	759925 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1574 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4106      5497      4164      5049      3947      5450      4337      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4341      4921      4422      4234      3843      4421      4189      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4051      4945      3956      5462      3750      4895      4016      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4120      4300      4172      4518      3732      3726      4042      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3920      5375      3970      4911      3662      5329      3997      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4292      4656      4547      4799      4162      4076      4168      4626      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2620739 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04735
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2668710i bk1: 3484a 2660607i bk2: 2302a 2673292i bk3: 2998a 2666768i bk4: 2574a 2668608i bk5: 3450a 2660046i bk6: 2602a 2670694i bk7: 3480a 2663306i bk8: 2752a 2667317i bk9: 3918a 2657397i bk10: 2126a 2670738i bk11: 2950a 2664780i bk12: 1940a 2674169i bk13: 2752a 2665440i bk14: 1804a 2675888i bk15: 2574a 2669685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.047352 
total_CMD = 2697268 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2420830 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2697268 
n_nop = 2620739 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004763 
CoL_Bus_Util = 0.023676 
Either_Row_CoL_Bus_Util = 0.028373 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002352 
queue_avg = 0.733515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.733515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2610341 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05418
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2661297i bk1: 3722a 2656131i bk2: 2702a 2667582i bk3: 3234a 2662242i bk4: 3134a 2659582i bk5: 3726a 2652827i bk6: 3180a 2661356i bk7: 3700a 2659479i bk8: 3604a 2656462i bk9: 4156a 2653880i bk10: 2690a 2664423i bk11: 3058a 2661154i bk12: 2392a 2666484i bk13: 2832a 2661534i bk14: 2230a 2671705i bk15: 2698a 2667424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054182 
total_CMD = 2697268 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2394239 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2697268 
n_nop = 2610341 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005220 
CoL_Bus_Util = 0.027091 
Either_Row_CoL_Bus_Util = 0.032228 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002588 
queue_avg = 0.891334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.891334
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2620631 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04734
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2660952i bk1: 2558a 2668886i bk2: 3016a 2666854i bk3: 2296a 2672803i bk4: 3432a 2660934i bk5: 2576a 2668139i bk6: 3504a 2663204i bk7: 2590a 2670315i bk8: 3916a 2657438i bk9: 2750a 2667664i bk10: 3042a 2664498i bk11: 2014a 2672960i bk12: 2740a 2664941i bk13: 1936a 2674271i bk14: 2594a 2669010i bk15: 1772a 2676080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047343 
total_CMD = 2697268 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2419366 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2697268 
n_nop = 2620631 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004817 
CoL_Bus_Util = 0.023672 
Either_Row_CoL_Bus_Util = 0.028413 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002688 
queue_avg = 0.709816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.709816
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2610173 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05419
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2655775i bk1: 3020a 2661162i bk2: 3246a 2661620i bk3: 2696a 2667419i bk4: 3726a 2654060i bk5: 3148a 2659287i bk6: 3708a 2659393i bk7: 3164a 2661732i bk8: 4154a 2652908i bk9: 3626a 2655437i bk10: 3158a 2662276i bk11: 2560a 2663361i bk12: 2840a 2660490i bk13: 2384a 2667831i bk14: 2724a 2666107i bk15: 2220a 2672319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.054195 
total_CMD = 2697268 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2393142 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2697268 
n_nop = 2610173 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005277 
CoL_Bus_Util = 0.027097 
Either_Row_CoL_Bus_Util = 0.032290 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.002618 
queue_avg = 0.882906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.882906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2620948 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04717
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2669235i bk1: 3448a 2660484i bk2: 2322a 2673834i bk3: 2994a 2666463i bk4: 2556a 2667934i bk5: 3446a 2659168i bk6: 2606a 2670692i bk7: 3476a 2663058i bk8: 2724a 2666937i bk9: 3912a 2657006i bk10: 2098a 2671663i bk11: 2920a 2663545i bk12: 1926a 2673662i bk13: 2746a 2665107i bk14: 1800a 2676671i bk15: 2572a 2670194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.047166 
total_CMD = 2697268 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2422167 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2697268 
n_nop = 2620948 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004789 
CoL_Bus_Util = 0.023583 
Either_Row_CoL_Bus_Util = 0.028295 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002725 
queue_avg = 0.729598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.729598
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2697268 n_nop=2613629 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05269
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2662611i bk1: 3420a 2658645i bk2: 2722a 2666308i bk3: 3136a 2663593i bk4: 3130a 2658388i bk5: 3592a 2655644i bk6: 3180a 2661253i bk7: 3584a 2660421i bk8: 3584a 2656168i bk9: 3930a 2654920i bk10: 2610a 2663416i bk11: 2900a 2662797i bk12: 2372a 2666043i bk13: 2728a 2666045i bk14: 2234a 2669932i bk15: 2610a 2669377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.052693 
total_CMD = 2697268 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2411084 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2697268 
n_nop = 2613629 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004745 
CoL_Bus_Util = 0.026346 
Either_Row_CoL_Bus_Util = 0.031009 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002654 
queue_avg = 0.815395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.815395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158690, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 189336, Miss = 33688, Miss_rate = 0.178, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173796, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 197366, Miss = 36030, Miss_rate = 0.183, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 187506, Miss = 33846, Miss_rate = 0.181, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159272, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 195370, Miss = 36202, Miss_rate = 0.185, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176020, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156724, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188124, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174716, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 194676, Miss = 34130, Miss_rate = 0.175, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2151596
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1736
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15884
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 431988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 87700
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2151596
icnt_total_pkts_simt_to_mem=810377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.9499
	minimum = 5
	maximum = 120
Network latency average = 45.3378
	minimum = 5
	maximum = 108
Slowest packet = 2775464
Flit latency average = 42.8209
	minimum = 5
	maximum = 108
Slowest flit = 2961644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0801947
	minimum = 0 (at node 15)
	maximum = 0.321353 (at node 26)
Accepted packet rate average = 0.0801947
	minimum = 0 (at node 15)
	maximum = 0.140944 (at node 0)
Injected flit rate average = 0.0854149
	minimum = 0 (at node 15)
	maximum = 0.321353 (at node 26)
Accepted flit rate average= 0.0854149
	minimum = 0 (at node 15)
	maximum = 0.140944 (at node 0)
Injected packet length average = 1.06509
Accepted packet length average = 1.06509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9865 (81 samples)
	minimum = 5 (81 samples)
	maximum = 232.37 (81 samples)
Network latency average = 21.5526 (81 samples)
	minimum = 5 (81 samples)
	maximum = 229.679 (81 samples)
Flit latency average = 20.6498 (81 samples)
	minimum = 5 (81 samples)
	maximum = 229.259 (81 samples)
Fragmentation average = 0.00205346 (81 samples)
	minimum = 0 (81 samples)
	maximum = 48.8025 (81 samples)
Injected packet rate average = 0.0654514 (81 samples)
	minimum = 0.0198279 (81 samples)
	maximum = 0.185596 (81 samples)
Accepted packet rate average = 0.0654514 (81 samples)
	minimum = 0.0194485 (81 samples)
	maximum = 0.104871 (81 samples)
Injected flit rate average = 0.0696763 (81 samples)
	minimum = 0.0256737 (81 samples)
	maximum = 0.185773 (81 samples)
Accepted flit rate average = 0.0696763 (81 samples)
	minimum = 0.0259932 (81 samples)
	maximum = 0.104871 (81 samples)
Injected packet size average = 1.06455 (81 samples)
Accepted packet size average = 1.06455 (81 samples)
Hops average = 1 (81 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 49 sec (7429 sec)
gpgpu_simulation_rate = 34644 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 2545454x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 82 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 82: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 82 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2070145
gpu_tot_sim_insn = 257391008
gpu_tot_ipc =     124.3348
gpu_tot_issued_cta = 10900
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.6197% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364385
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.3037
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7470
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      23.2829 GB/Sec
gpu_total_sim_rate=34109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4248412
	L1I_total_cache_misses = 77518
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47134, Miss = 28494, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47070, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47248, Miss = 28868, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46495, Miss = 28739, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 46975, Miss = 28200, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47695, Miss = 29174, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46960, Miss = 28638, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46812, Miss = 28190, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47883, Miss = 29053, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46636, Miss = 28058, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46667, Miss = 28819, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47181, Miss = 28681, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46605, Miss = 28633, Miss_rate = 0.614, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46607, Miss = 28625, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45998, Miss = 27887, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 703966
	L1D_total_cache_misses = 428793
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253806
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63366
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1015948
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22284
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17830
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128576
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43865
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1038232

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48513, 23319, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 268667904
gpgpu_n_tot_w_icount = 8395872
gpgpu_n_stall_shd_mem = 487087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417696
gpgpu_n_mem_write_global = 181662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8356864
gpgpu_n_store_insn = 2906592
gpgpu_n_shmem_insn = 93626080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8072448
gpgpu_n_shmem_bkconflict = 122976
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 122976
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674795	W0_Idle:15040795	W0_Scoreboard:11353928	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:581702	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740306
single_issue_nums: WS0:4369470	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3341568 {8:417696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13079664 {72:181662,}
traffic_breakdown_coretomem[INST_ACC_R] = 235200 {8:29400,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66831360 {40:1670784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2906592 {8:363324,}
traffic_breakdown_memtocore[INST_ACC_R] = 4704000 {40:117600,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1110147 	752721 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27968 	1143 	206 	525566 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	233177 	266230 	256450 	309313 	759925 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1584 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4109      5497      4164      5049      3947      5450      4337      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4341      4921      4422      4234      3843      4421      4189      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4053      4945      3956      5462      3750      4895      4016      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4120      4300      4172      4518      3732      3726      4042      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3922      5375      3970      4911      3662      5329      3997      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4292      4656      4547      4799      4162      4076      4168      4626      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2656002 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04674
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2703973i bk1: 3484a 2695870i bk2: 2302a 2708555i bk3: 2998a 2702031i bk4: 2574a 2703871i bk5: 3450a 2695309i bk6: 2602a 2705957i bk7: 3480a 2698569i bk8: 2752a 2702580i bk9: 3918a 2692660i bk10: 2126a 2706001i bk11: 2950a 2700043i bk12: 1940a 2709432i bk13: 2752a 2700703i bk14: 1804a 2711151i bk15: 2574a 2704948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.046741 
total_CMD = 2732531 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2456093 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2732531 
n_nop = 2656002 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004702 
CoL_Bus_Util = 0.023371 
Either_Row_CoL_Bus_Util = 0.028007 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002352 
queue_avg = 0.724049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.724049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2645604 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05348
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2696560i bk1: 3722a 2691394i bk2: 2702a 2702845i bk3: 3234a 2697505i bk4: 3134a 2694845i bk5: 3726a 2688090i bk6: 3180a 2696619i bk7: 3700a 2694742i bk8: 3604a 2691725i bk9: 4156a 2689143i bk10: 2690a 2699686i bk11: 3058a 2696417i bk12: 2392a 2701747i bk13: 2832a 2696797i bk14: 2230a 2706968i bk15: 2698a 2702687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053483 
total_CMD = 2732531 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2429502 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2732531 
n_nop = 2645604 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.026742 
Either_Row_CoL_Bus_Util = 0.031812 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002588 
queue_avg = 0.879832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.879832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2655894 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04673
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2696215i bk1: 2558a 2704149i bk2: 3016a 2702117i bk3: 2296a 2708066i bk4: 3432a 2696197i bk5: 2576a 2703402i bk6: 3504a 2698467i bk7: 2590a 2705578i bk8: 3916a 2692701i bk9: 2750a 2702927i bk10: 3042a 2699761i bk11: 2014a 2708223i bk12: 2740a 2700204i bk13: 1936a 2709534i bk14: 2594a 2704273i bk15: 1772a 2711343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046732 
total_CMD = 2732531 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2454629 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2732531 
n_nop = 2655894 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004755 
CoL_Bus_Util = 0.023366 
Either_Row_CoL_Bus_Util = 0.028046 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002688 
queue_avg = 0.700656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.700656
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2645436 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.0535
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2691038i bk1: 3020a 2696425i bk2: 3246a 2696883i bk3: 2696a 2702682i bk4: 3726a 2689323i bk5: 3148a 2694550i bk6: 3708a 2694656i bk7: 3164a 2696995i bk8: 4154a 2688171i bk9: 3626a 2690700i bk10: 3158a 2697539i bk11: 2560a 2698624i bk12: 2840a 2695753i bk13: 2384a 2703094i bk14: 2724a 2701370i bk15: 2220a 2707582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.053495 
total_CMD = 2732531 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2428405 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2732531 
n_nop = 2645436 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005209 
CoL_Bus_Util = 0.026748 
Either_Row_CoL_Bus_Util = 0.031873 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.002618 
queue_avg = 0.871513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2656211 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04656
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2704498i bk1: 3448a 2695747i bk2: 2322a 2709097i bk3: 2994a 2701726i bk4: 2556a 2703197i bk5: 3446a 2694431i bk6: 2606a 2705955i bk7: 3476a 2698321i bk8: 2724a 2702200i bk9: 3912a 2692269i bk10: 2098a 2706926i bk11: 2920a 2698808i bk12: 1926a 2708925i bk13: 2746a 2700370i bk14: 1800a 2711934i bk15: 2572a 2705457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.046558 
total_CMD = 2732531 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2457430 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2732531 
n_nop = 2656211 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004727 
CoL_Bus_Util = 0.023279 
Either_Row_CoL_Bus_Util = 0.027930 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002725 
queue_avg = 0.720182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.720182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2732531 n_nop=2648892 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05201
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2697874i bk1: 3420a 2693908i bk2: 2722a 2701571i bk3: 3136a 2698856i bk4: 3130a 2693651i bk5: 3592a 2690907i bk6: 3180a 2696516i bk7: 3584a 2695684i bk8: 3584a 2691431i bk9: 3930a 2690183i bk10: 2610a 2698679i bk11: 2900a 2698060i bk12: 2372a 2701306i bk13: 2728a 2701308i bk14: 2234a 2705195i bk15: 2610a 2704640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.052013 
total_CMD = 2732531 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2446347 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2732531 
n_nop = 2648892 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004684 
CoL_Bus_Util = 0.026006 
Either_Row_CoL_Bus_Util = 0.030609 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002654 
queue_avg = 0.804872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.804872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158698, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 189370, Miss = 33688, Miss_rate = 0.178, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173804, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 197366, Miss = 36030, Miss_rate = 0.183, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 187544, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159272, Miss = 24940, Miss_rate = 0.157, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 195378, Miss = 36202, Miss_rate = 0.185, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176020, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156732, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188154, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174724, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 194676, Miss = 34130, Miss_rate = 0.175, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2151738
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1736
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 15932
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 432052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 87730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17816
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2151738
icnt_total_pkts_simt_to_mem=810435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2780462
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2961973
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 1)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 1)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 1)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 1)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7709 (82 samples)
	minimum = 5 (82 samples)
	maximum = 229.683 (82 samples)
Network latency average = 21.3517 (82 samples)
	minimum = 5 (82 samples)
	maximum = 226.951 (82 samples)
Flit latency average = 20.459 (82 samples)
	minimum = 5 (82 samples)
	maximum = 226.524 (82 samples)
Fragmentation average = 0.00202842 (82 samples)
	minimum = 0 (82 samples)
	maximum = 48.2073 (82 samples)
Injected packet rate average = 0.0646563 (82 samples)
	minimum = 0.0195861 (82 samples)
	maximum = 0.183352 (82 samples)
Accepted packet rate average = 0.0646563 (82 samples)
	minimum = 0.0192113 (82 samples)
	maximum = 0.103657 (82 samples)
Injected flit rate average = 0.0688299 (82 samples)
	minimum = 0.0253606 (82 samples)
	maximum = 0.183534 (82 samples)
Accepted flit rate average = 0.0688299 (82 samples)
	minimum = 0.0256762 (82 samples)
	maximum = 0.103657 (82 samples)
Injected packet size average = 1.06455 (82 samples)
Accepted packet size average = 1.06455 (82 samples)
Hops average = 1 (82 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 46 sec (7546 sec)
gpgpu_simulation_rate = 34109 (inst/sec)
gpgpu_simulation_rate = 274 (cycle/sec)
gpgpu_silicon_slowdown = 2554744x
GPGPU-Sim uArch: Shader 2 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 83 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 83 '_Z13lud_perimeterPfii'
Destroy streams for kernel 83: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 83 
kernel_stream_id = 64106
gpu_sim_cycle = 25571
gpu_sim_insn = 78720
gpu_ipc =       3.0785
gpu_tot_sim_cycle = 2095716
gpu_tot_sim_insn = 257469728
gpu_tot_ipc =     122.8553
gpu_tot_issued_cta = 10904
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4661% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364385
partiton_level_parallism =       0.0246
partiton_level_parallism_total  =       0.3003
partiton_level_parallism_util =       1.0064
partiton_level_parallism_util_total  =       1.7458
L2_BW  =       1.9832 GB/Sec
L2_BW_total  =      23.0230 GB/Sec
gpu_total_sim_rate=33603

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4250852
	L1I_total_cache_misses = 77830
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47134, Miss = 28494, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47070, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47327, Miss = 28916, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46574, Miss = 28787, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47054, Miss = 28248, Miss_rate = 0.600, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47774, Miss = 29222, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 46960, Miss = 28638, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46812, Miss = 28190, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47883, Miss = 29053, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46636, Miss = 28058, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46667, Miss = 28819, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47181, Miss = 28681, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46605, Miss = 28633, Miss_rate = 0.614, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46607, Miss = 28625, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 45998, Miss = 27887, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 704282
	L1D_total_cache_misses = 428985
	L1D_total_cache_miss_rate = 0.6091
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 253842
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 124
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2440

Total_core_cache_fail_stats:
ctas_completed 10904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48513, 23319, 13671, 13671, 13671, 13671, 13671, 13671, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 268822272
gpgpu_n_tot_w_icount = 8400696
gpgpu_n_stall_shd_mem = 487983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417888
gpgpu_n_mem_write_global = 181786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8359936
gpgpu_n_store_insn = 2908576
gpgpu_n_shmem_insn = 93651552
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8073216
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1674999	W0_Idle:15189635	W0_Scoreboard:11404572	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7740414
single_issue_nums: WS0:4374294	WS1:4026402	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3343104 {8:417888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13088592 {72:181786,}
traffic_breakdown_coretomem[INST_ACC_R] = 237696 {8:29712,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66862080 {40:1671552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2908576 {8:363572,}
traffic_breakdown_memtocore[INST_ACC_R] = 4753920 {40:118848,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1111163 	752721 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28277 	1146 	206 	525882 	29222 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234193 	266230 	256450 	309313 	759925 	208997 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1611 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4117      5497      4168      5049      3950      5450      4339      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4351      4921      4422      4234      3843      4421      4189      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4061      4945      3960      5462      3754      4895      4017      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4129      4300      4172      4518      3732      3726      4042      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3930      5375      3974      4911      3665      5329      3998      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4293      4665      4547      4799      4162      4076      4168      4626      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2689755 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04617
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2737726i bk1: 3484a 2729623i bk2: 2302a 2742308i bk3: 2998a 2735784i bk4: 2574a 2737624i bk5: 3450a 2729062i bk6: 2602a 2739710i bk7: 3480a 2732322i bk8: 2752a 2736333i bk9: 3918a 2726413i bk10: 2126a 2739754i bk11: 2950a 2733796i bk12: 1940a 2743185i bk13: 2752a 2734456i bk14: 1804a 2744904i bk15: 2574a 2738701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.046171 
total_CMD = 2766284 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2489846 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2766284 
n_nop = 2689755 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004644 
CoL_Bus_Util = 0.023085 
Either_Row_CoL_Bus_Util = 0.027665 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002352 
queue_avg = 0.715214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715214
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2679357 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05283
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2730313i bk1: 3722a 2725147i bk2: 2702a 2736598i bk3: 3234a 2731258i bk4: 3134a 2728598i bk5: 3726a 2721843i bk6: 3180a 2730372i bk7: 3700a 2728495i bk8: 3604a 2725478i bk9: 4156a 2722896i bk10: 2690a 2733439i bk11: 3058a 2730170i bk12: 2392a 2735500i bk13: 2832a 2730550i bk14: 2230a 2740721i bk15: 2698a 2736440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052830 
total_CMD = 2766284 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2463255 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2766284 
n_nop = 2679357 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005090 
CoL_Bus_Util = 0.026415 
Either_Row_CoL_Bus_Util = 0.031424 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002588 
queue_avg = 0.869096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.869096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2689647 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04616
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2729968i bk1: 2558a 2737902i bk2: 3016a 2735870i bk3: 2296a 2741819i bk4: 3432a 2729950i bk5: 2576a 2737155i bk6: 3504a 2732220i bk7: 2590a 2739331i bk8: 3916a 2726454i bk9: 2750a 2736680i bk10: 3042a 2733514i bk11: 2014a 2741976i bk12: 2740a 2733957i bk13: 1936a 2743287i bk14: 2594a 2738026i bk15: 1772a 2745096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046162 
total_CMD = 2766284 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2488382 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2766284 
n_nop = 2689647 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004697 
CoL_Bus_Util = 0.023081 
Either_Row_CoL_Bus_Util = 0.027704 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002688 
queue_avg = 0.692107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2679189 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05284
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2724791i bk1: 3020a 2730178i bk2: 3246a 2730636i bk3: 2696a 2736435i bk4: 3726a 2723076i bk5: 3148a 2728303i bk6: 3708a 2728409i bk7: 3164a 2730748i bk8: 4154a 2721924i bk9: 3626a 2724453i bk10: 3158a 2731292i bk11: 2560a 2732377i bk12: 2840a 2729506i bk13: 2384a 2736847i bk14: 2724a 2735123i bk15: 2220a 2741335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052843 
total_CMD = 2766284 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2462158 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2766284 
n_nop = 2679189 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005146 
CoL_Bus_Util = 0.026421 
Either_Row_CoL_Bus_Util = 0.031484 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002618 
queue_avg = 0.860879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2689964 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04599
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2738251i bk1: 3448a 2729500i bk2: 2322a 2742850i bk3: 2994a 2735479i bk4: 2556a 2736950i bk5: 3446a 2728184i bk6: 2606a 2739708i bk7: 3476a 2732074i bk8: 2724a 2735953i bk9: 3912a 2726022i bk10: 2098a 2740679i bk11: 2920a 2732561i bk12: 1926a 2742678i bk13: 2746a 2734123i bk14: 1800a 2745687i bk15: 2572a 2739210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.045989 
total_CMD = 2766284 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2491183 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2766284 
n_nop = 2689964 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004670 
CoL_Bus_Util = 0.022995 
Either_Row_CoL_Bus_Util = 0.027589 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002725 
queue_avg = 0.711395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.711395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2766284 n_nop=2682645 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05138
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2731627i bk1: 3420a 2727661i bk2: 2722a 2735324i bk3: 3136a 2732609i bk4: 3130a 2727404i bk5: 3592a 2724660i bk6: 3180a 2730269i bk7: 3584a 2729437i bk8: 3584a 2725184i bk9: 3930a 2723936i bk10: 2610a 2732432i bk11: 2900a 2731813i bk12: 2372a 2735059i bk13: 2728a 2735061i bk14: 2234a 2738948i bk15: 2610a 2738393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.051378 
total_CMD = 2766284 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2480100 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2766284 
n_nop = 2682645 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004626 
CoL_Bus_Util = 0.025689 
Either_Row_CoL_Bus_Util = 0.030235 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002654 
queue_avg = 0.795052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.795052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158810, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 189720, Miss = 33688, Miss_rate = 0.178, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173900, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 197630, Miss = 36030, Miss_rate = 0.182, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 187852, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159368, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 195594, Miss = 36202, Miss_rate = 0.185, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176116, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156828, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188456, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174836, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 194892, Miss = 34130, Miss_rate = 0.175, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2154002
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1734
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 248
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2154002
icnt_total_pkts_simt_to_mem=811187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04495
	minimum = 5
	maximum = 8
Network latency average = 5.04495
	minimum = 5
	maximum = 8
Slowest packet = 2780514
Flit latency average = 5.00199
	minimum = 5
	maximum = 8
Slowest flit = 2962176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00418877
	minimum = 0 (at node 0)
	maximum = 0.0136874 (at node 16)
Accepted packet rate average = 0.00418877
	minimum = 0 (at node 0)
	maximum = 0.0221344 (at node 2)
Injected flit rate average = 0.00436837
	minimum = 0 (at node 0)
	maximum = 0.0136874 (at node 16)
Accepted flit rate average= 0.00436837
	minimum = 0 (at node 0)
	maximum = 0.0221344 (at node 2)
Injected packet length average = 1.04288
Accepted packet length average = 1.04288
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.5573 (83 samples)
	minimum = 5 (83 samples)
	maximum = 227.012 (83 samples)
Network latency average = 21.1552 (83 samples)
	minimum = 5 (83 samples)
	maximum = 224.313 (83 samples)
Flit latency average = 20.2728 (83 samples)
	minimum = 5 (83 samples)
	maximum = 223.892 (83 samples)
Fragmentation average = 0.00200398 (83 samples)
	minimum = 0 (83 samples)
	maximum = 47.6265 (83 samples)
Injected packet rate average = 0.0639278 (83 samples)
	minimum = 0.0193501 (83 samples)
	maximum = 0.181308 (83 samples)
Accepted packet rate average = 0.0639278 (83 samples)
	minimum = 0.0189798 (83 samples)
	maximum = 0.102675 (83 samples)
Injected flit rate average = 0.0680533 (83 samples)
	minimum = 0.025055 (83 samples)
	maximum = 0.181487 (83 samples)
Accepted flit rate average = 0.0680533 (83 samples)
	minimum = 0.0253669 (83 samples)
	maximum = 0.102675 (83 samples)
Injected packet size average = 1.06453 (83 samples)
Accepted packet size average = 1.06453 (83 samples)
Hops average = 1 (83 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 7 min, 42 sec (7662 sec)
gpgpu_simulation_rate = 33603 (inst/sec)
gpgpu_simulation_rate = 273 (cycle/sec)
gpgpu_silicon_slowdown = 2564102x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 84 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 84 '_Z12lud_internalPfii'
Destroy streams for kernel 84: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 84 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 2615
gpu_sim_insn = 380928
gpu_ipc =     145.6704
gpu_tot_sim_cycle = 2098331
gpu_tot_sim_insn = 257850656
gpu_tot_ipc =     122.8837
gpu_tot_issued_cta = 10920
gpu_occupancy = 17.5432% 
gpu_tot_occupancy = 29.4444% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364467
partiton_level_parallism =       0.4008
partiton_level_parallism_total  =       0.3005
partiton_level_parallism_util =       1.3067
partiton_level_parallism_util_total  =       1.7448
L2_BW  =      31.5228 GB/Sec
L2_BW_total  =      23.0336 GB/Sec
gpu_total_sim_rate=33596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4256868
	L1I_total_cache_misses = 78022
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47198, Miss = 28542, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47134, Miss = 28782, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47391, Miss = 28964, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46638, Miss = 28835, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47118, Miss = 28296, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47838, Miss = 29270, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47088, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46876, Miss = 28238, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47947, Miss = 29101, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46700, Miss = 28106, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46731, Miss = 28867, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47245, Miss = 28729, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46669, Miss = 28681, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46671, Miss = 28673, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46062, Miss = 27935, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 705306
	L1D_total_cache_misses = 429753
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254226
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63750
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1021772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22476
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17998
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129344
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44121
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1044248

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48606, 23412, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269203200
gpgpu_n_tot_w_icount = 8412600
gpgpu_n_stall_shd_mem = 488495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418656
gpgpu_n_mem_write_global = 182042
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372224
gpgpu_n_store_insn = 2912672
gpgpu_n_shmem_insn = 93790816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085504
gpgpu_n_shmem_bkconflict = 123872
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 123872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676194	W0_Idle:15202144	W0_Scoreboard:11445816	W1:8848	W2:8288	W3:7728	W4:7168	W5:6608	W6:6048	W7:5488	W8:4928	W9:4368	W10:3808	W11:3248	W12:2688	W13:2128	W14:1568	W15:952	W16:586418	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4380246	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3349248 {8:418656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13107024 {72:182042,}
traffic_breakdown_coretomem[INST_ACC_R] = 237888 {8:29736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66984960 {40:1674624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912672 {8:364084,}
traffic_breakdown_memtocore[INST_ACC_R] = 4757760 {40:118944,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113857 	753611 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28298 	1149 	206 	526843 	29285 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234524 	266541 	257318 	310343 	760930 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1617 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4424      4921      4446      4234      3861      4421      4197      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4185      4300      4197      4518      3751      3726      4051      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4293      4720      4549      4820      4163      4093      4168      4631      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2693206 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04611
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2741177i bk1: 3484a 2733074i bk2: 2302a 2745759i bk3: 2998a 2739235i bk4: 2574a 2741075i bk5: 3450a 2732513i bk6: 2602a 2743161i bk7: 3480a 2735773i bk8: 2752a 2739784i bk9: 3918a 2729864i bk10: 2126a 2743205i bk11: 2950a 2737247i bk12: 1940a 2746636i bk13: 2752a 2737907i bk14: 1804a 2748355i bk15: 2574a 2742152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.046113 
total_CMD = 2769735 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2493297 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2769735 
n_nop = 2693206 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004639 
CoL_Bus_Util = 0.023057 
Either_Row_CoL_Bus_Util = 0.027630 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.002352 
queue_avg = 0.714323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.714323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2682808 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05276
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2733764i bk1: 3722a 2728598i bk2: 2702a 2740049i bk3: 3234a 2734709i bk4: 3134a 2732049i bk5: 3726a 2725294i bk6: 3180a 2733823i bk7: 3700a 2731946i bk8: 3604a 2728929i bk9: 4156a 2726347i bk10: 2690a 2736890i bk11: 3058a 2733621i bk12: 2392a 2738951i bk13: 2832a 2734001i bk14: 2230a 2744172i bk15: 2698a 2739891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052765 
total_CMD = 2769735 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2466706 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2769735 
n_nop = 2682808 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005084 
CoL_Bus_Util = 0.026382 
Either_Row_CoL_Bus_Util = 0.031385 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002588 
queue_avg = 0.868013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.868013
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2693098 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.0461
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2733419i bk1: 2558a 2741353i bk2: 3016a 2739321i bk3: 2296a 2745270i bk4: 3432a 2733401i bk5: 2576a 2740606i bk6: 3504a 2735671i bk7: 2590a 2742782i bk8: 3916a 2729905i bk9: 2750a 2740131i bk10: 3042a 2736965i bk11: 2014a 2745427i bk12: 2740a 2737408i bk13: 1936a 2746738i bk14: 2594a 2741477i bk15: 1772a 2748547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046105 
total_CMD = 2769735 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2491833 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2769735 
n_nop = 2693098 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004691 
CoL_Bus_Util = 0.023052 
Either_Row_CoL_Bus_Util = 0.027669 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002688 
queue_avg = 0.691245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.691245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2682640 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05278
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2728242i bk1: 3020a 2733629i bk2: 3246a 2734087i bk3: 2696a 2739886i bk4: 3726a 2726527i bk5: 3148a 2731754i bk6: 3708a 2731860i bk7: 3164a 2734199i bk8: 4154a 2725375i bk9: 3626a 2727904i bk10: 3158a 2734743i bk11: 2560a 2735828i bk12: 2840a 2732957i bk13: 2384a 2740298i bk14: 2724a 2738574i bk15: 2220a 2744786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052777 
total_CMD = 2769735 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2465609 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2769735 
n_nop = 2682640 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005139 
CoL_Bus_Util = 0.026388 
Either_Row_CoL_Bus_Util = 0.031445 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.002618 
queue_avg = 0.859806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.859806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2693415 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04593
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2741702i bk1: 3448a 2732951i bk2: 2322a 2746301i bk3: 2994a 2738930i bk4: 2556a 2740401i bk5: 3446a 2731635i bk6: 2606a 2743159i bk7: 3476a 2735525i bk8: 2724a 2739404i bk9: 3912a 2729473i bk10: 2098a 2744130i bk11: 2920a 2736012i bk12: 1926a 2746129i bk13: 2746a 2737574i bk14: 1800a 2749138i bk15: 2572a 2742661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.045932 
total_CMD = 2769735 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2494634 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2769735 
n_nop = 2693415 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004664 
CoL_Bus_Util = 0.022966 
Either_Row_CoL_Bus_Util = 0.027555 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002725 
queue_avg = 0.710509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.710509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2769735 n_nop=2686096 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05131
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2735078i bk1: 3420a 2731112i bk2: 2722a 2738775i bk3: 3136a 2736060i bk4: 3130a 2730855i bk5: 3592a 2728111i bk6: 3180a 2733720i bk7: 3584a 2732888i bk8: 3584a 2728635i bk9: 3930a 2727387i bk10: 2610a 2735883i bk11: 2900a 2735264i bk12: 2372a 2738510i bk13: 2728a 2738512i bk14: 2234a 2742399i bk15: 2610a 2741844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.051314 
total_CMD = 2769735 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2483551 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2769735 
n_nop = 2686096 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004621 
CoL_Bus_Util = 0.025657 
Either_Row_CoL_Bus_Util = 0.030197 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002654 
queue_avg = 0.794061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.794061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158810, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190056, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173900, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 198522, Miss = 36030, Miss_rate = 0.181, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188204, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159404, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 196442, Miss = 36202, Miss_rate = 0.184, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176152, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156828, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188812, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174836, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 195716, Miss = 34130, Miss_rate = 0.174, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2157682
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1731
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16028
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 435124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88242
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17912
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2157682
icnt_total_pkts_simt_to_mem=812491
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.368
	minimum = 5
	maximum = 130
Network latency average = 34.4266
	minimum = 5
	maximum = 119
Slowest packet = 2784350
Flit latency average = 32.8678
	minimum = 5
	maximum = 119
Slowest flit = 2968930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0669641
	minimum = 0 (at node 15)
	maximum = 0.341109 (at node 18)
Accepted packet rate average = 0.0669641
	minimum = 0 (at node 15)
	maximum = 0.171319 (at node 6)
Injected flit rate average = 0.0705899
	minimum = 0 (at node 15)
	maximum = 0.341109 (at node 18)
Accepted flit rate average= 0.0705899
	minimum = 0 (at node 15)
	maximum = 0.171319 (at node 6)
Injected packet length average = 1.05415
Accepted packet length average = 1.05415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7098 (84 samples)
	minimum = 5 (84 samples)
	maximum = 225.857 (84 samples)
Network latency average = 21.3132 (84 samples)
	minimum = 5 (84 samples)
	maximum = 223.06 (84 samples)
Flit latency average = 20.4227 (84 samples)
	minimum = 5 (84 samples)
	maximum = 222.643 (84 samples)
Fragmentation average = 0.00198012 (84 samples)
	minimum = 0 (84 samples)
	maximum = 47.0595 (84 samples)
Injected packet rate average = 0.0639639 (84 samples)
	minimum = 0.0191197 (84 samples)
	maximum = 0.183211 (84 samples)
Accepted packet rate average = 0.0639639 (84 samples)
	minimum = 0.0187539 (84 samples)
	maximum = 0.103492 (84 samples)
Injected flit rate average = 0.0680835 (84 samples)
	minimum = 0.0247567 (84 samples)
	maximum = 0.183388 (84 samples)
Accepted flit rate average = 0.0680835 (84 samples)
	minimum = 0.0250649 (84 samples)
	maximum = 0.103492 (84 samples)
Injected packet size average = 1.0644 (84 samples)
Accepted packet size average = 1.0644 (84 samples)
Hops average = 1 (84 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 7 min, 55 sec (7675 sec)
gpgpu_simulation_rate = 33596 (inst/sec)
gpgpu_simulation_rate = 273 (cycle/sec)
gpgpu_silicon_slowdown = 2564102x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 85 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 85: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 85 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2125046
gpu_tot_sim_insn = 257870536
gpu_tot_ipc =     121.3482
gpu_tot_issued_cta = 10921
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.4047% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364467
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2967
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7447
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      22.7455 GB/Sec
gpu_total_sim_rate=33081

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4258540
	L1I_total_cache_misses = 78034
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47198, Miss = 28542, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47134, Miss = 28782, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47391, Miss = 28964, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46638, Miss = 28835, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47118, Miss = 28296, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47838, Miss = 29270, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47088, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46907, Miss = 28254, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 47947, Miss = 29101, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46700, Miss = 28106, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46731, Miss = 28867, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47245, Miss = 28729, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46669, Miss = 28681, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46671, Miss = 28673, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46062, Miss = 27935, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 705337
	L1D_total_cache_misses = 429769
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254232
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1023432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22488
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17998
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129360
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1045920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10921, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48606, 23412, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269297568
gpgpu_n_tot_w_icount = 8415549
gpgpu_n_stall_shd_mem = 488999
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418672
gpgpu_n_mem_write_global = 182057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8372480
gpgpu_n_store_insn = 2912912
gpgpu_n_shmem_insn = 93795512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8085600
gpgpu_n_shmem_bkconflict = 124376
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 124376
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676194	W0_Idle:15232594	W0_Scoreboard:11465845	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:586729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752318
single_issue_nums: WS0:4383195	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3349376 {8:418672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13108104 {72:182057,}
traffic_breakdown_coretomem[INST_ACC_R] = 237984 {8:29748,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66987520 {40:1674688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2912912 {8:364114,}
traffic_breakdown_memtocore[INST_ACC_R] = 4759680 {40:118992,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113951 	753611 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28310 	1149 	206 	526874 	29285 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234618 	266541 	257318 	310343 	760930 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1627 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4424      4921      4448      4234      3861      4421      4197      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4186      4300      4198      4518      3751      3726      4051      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4293      4722      4549      4821      4163      4093      4168      4631      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2728469 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04553
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2776440i bk1: 3484a 2768337i bk2: 2302a 2781022i bk3: 2998a 2774498i bk4: 2574a 2776338i bk5: 3450a 2767776i bk6: 2602a 2778424i bk7: 3480a 2771036i bk8: 2752a 2775047i bk9: 3918a 2765127i bk10: 2126a 2778468i bk11: 2950a 2772510i bk12: 1940a 2781899i bk13: 2752a 2773170i bk14: 1804a 2783618i bk15: 2574a 2777415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.045534 
total_CMD = 2804998 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2528560 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2804998 
n_nop = 2728469 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004580 
CoL_Bus_Util = 0.022767 
Either_Row_CoL_Bus_Util = 0.027283 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002352 
queue_avg = 0.705343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.705343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2718071 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.0521
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2769027i bk1: 3722a 2763861i bk2: 2702a 2775312i bk3: 3234a 2769972i bk4: 3134a 2767312i bk5: 3726a 2760557i bk6: 3180a 2769086i bk7: 3700a 2767209i bk8: 3604a 2764192i bk9: 4156a 2761610i bk10: 2690a 2772153i bk11: 3058a 2768884i bk12: 2392a 2774214i bk13: 2832a 2769264i bk14: 2230a 2779435i bk15: 2698a 2775154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052101 
total_CMD = 2804998 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2501969 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2804998 
n_nop = 2718071 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.005020 
CoL_Bus_Util = 0.026051 
Either_Row_CoL_Bus_Util = 0.030990 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002588 
queue_avg = 0.857101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.857101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2728361 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04553
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2768682i bk1: 2558a 2776616i bk2: 3016a 2774584i bk3: 2296a 2780533i bk4: 3432a 2768664i bk5: 2576a 2775869i bk6: 3504a 2770934i bk7: 2590a 2778045i bk8: 3916a 2765168i bk9: 2750a 2775394i bk10: 3042a 2772228i bk11: 2014a 2780690i bk12: 2740a 2772671i bk13: 1936a 2782001i bk14: 2594a 2776740i bk15: 1772a 2783810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045525 
total_CMD = 2804998 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2527096 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2804998 
n_nop = 2728361 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004632 
CoL_Bus_Util = 0.022763 
Either_Row_CoL_Bus_Util = 0.027322 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002688 
queue_avg = 0.682555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.682555
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2717903 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05211
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2763505i bk1: 3020a 2768892i bk2: 3246a 2769350i bk3: 2696a 2775149i bk4: 3726a 2761790i bk5: 3148a 2767017i bk6: 3708a 2767123i bk7: 3164a 2769462i bk8: 4154a 2760638i bk9: 3626a 2763167i bk10: 3158a 2770006i bk11: 2560a 2771091i bk12: 2840a 2768220i bk13: 2384a 2775561i bk14: 2724a 2773837i bk15: 2220a 2780049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.052113 
total_CMD = 2804998 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2500872 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2804998 
n_nop = 2717903 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005075 
CoL_Bus_Util = 0.026057 
Either_Row_CoL_Bus_Util = 0.031050 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.002618 
queue_avg = 0.848997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.848997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2728678 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04535
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2776965i bk1: 3448a 2768214i bk2: 2322a 2781564i bk3: 2994a 2774193i bk4: 2556a 2775664i bk5: 3446a 2766898i bk6: 2606a 2778422i bk7: 3476a 2770788i bk8: 2724a 2774667i bk9: 3912a 2764736i bk10: 2098a 2779393i bk11: 2920a 2771275i bk12: 1926a 2781392i bk13: 2746a 2772837i bk14: 1800a 2784401i bk15: 2572a 2777924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.045355 
total_CMD = 2804998 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2529897 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2804998 
n_nop = 2728678 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004605 
CoL_Bus_Util = 0.022677 
Either_Row_CoL_Bus_Util = 0.027209 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002725 
queue_avg = 0.701577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.701577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2804998 n_nop=2721359 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05067
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2770341i bk1: 3420a 2766375i bk2: 2722a 2774038i bk3: 3136a 2771323i bk4: 3130a 2766118i bk5: 3592a 2763374i bk6: 3180a 2768983i bk7: 3584a 2768151i bk8: 3584a 2763898i bk9: 3930a 2762650i bk10: 2610a 2771146i bk11: 2900a 2770527i bk12: 2372a 2773773i bk13: 2728a 2773775i bk14: 2234a 2777662i bk15: 2610a 2777107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.050669 
total_CMD = 2804998 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2518814 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2804998 
n_nop = 2721359 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004563 
CoL_Bus_Util = 0.025334 
Either_Row_CoL_Bus_Util = 0.029818 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002654 
queue_avg = 0.784079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.784079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158818, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190056, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173908, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 198552, Miss = 36030, Miss_rate = 0.181, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188212, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159404, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 196484, Miss = 36202, Miss_rate = 0.184, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176152, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156836, Miss = 25016, Miss_rate = 0.160, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188812, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174844, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 195746, Miss = 34130, Miss_rate = 0.174, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2157824
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1731
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16076
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 435188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17960
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2157824
icnt_total_pkts_simt_to_mem=812549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2788267
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2970173
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 7)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 7)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 7)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.505 (85 samples)
	minimum = 5 (85 samples)
	maximum = 223.341 (85 samples)
Network latency average = 21.1222 (85 samples)
	minimum = 5 (85 samples)
	maximum = 220.506 (85 samples)
Flit latency average = 20.2413 (85 samples)
	minimum = 5 (85 samples)
	maximum = 220.082 (85 samples)
Fragmentation average = 0.00195683 (85 samples)
	minimum = 0 (85 samples)
	maximum = 46.5059 (85 samples)
Injected packet rate average = 0.0632144 (85 samples)
	minimum = 0.0188948 (85 samples)
	maximum = 0.181074 (85 samples)
Accepted packet rate average = 0.0632144 (85 samples)
	minimum = 0.0185332 (85 samples)
	maximum = 0.102337 (85 samples)
Injected flit rate average = 0.0672858 (85 samples)
	minimum = 0.0244655 (85 samples)
	maximum = 0.181256 (85 samples)
Accepted flit rate average = 0.0672858 (85 samples)
	minimum = 0.02477 (85 samples)
	maximum = 0.102337 (85 samples)
Injected packet size average = 1.06441 (85 samples)
Accepted packet size average = 1.06441 (85 samples)
Hops average = 1 (85 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 55 sec (7795 sec)
gpgpu_simulation_rate = 33081 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 2573529x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 86 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 86 '_Z13lud_perimeterPfii'
Destroy streams for kernel 86: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 86 
kernel_stream_id = 64138
gpu_sim_cycle = 25570
gpu_sim_insn = 59040
gpu_ipc =       2.3090
gpu_tot_sim_cycle = 2150616
gpu_tot_sim_insn = 257929576
gpu_tot_ipc =     119.9329
gpu_tot_issued_cta = 10924
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.2943% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364467
partiton_level_parallism =       0.0178
partiton_level_parallism_total  =       0.2934
partiton_level_parallism_util =       1.0111
partiton_level_parallism_util_total  =       1.7438
L2_BW  =       1.4314 GB/Sec
L2_BW_total  =      22.4921 GB/Sec
gpu_total_sim_rate=32599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4260370
	L1I_total_cache_misses = 78268
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47198, Miss = 28542, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47134, Miss = 28782, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47391, Miss = 28964, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46638, Miss = 28835, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47118, Miss = 28296, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47838, Miss = 29270, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47088, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46907, Miss = 28254, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48026, Miss = 29133, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46779, Miss = 28162, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46810, Miss = 28915, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47245, Miss = 28729, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46669, Miss = 28681, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46671, Miss = 28673, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46062, Miss = 27935, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 705574
	L1D_total_cache_misses = 429905
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254259
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 234
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1830

Total_core_cache_fail_stats:
ctas_completed 10924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48606, 23412, 13764, 13764, 13764, 13764, 13764, 13764, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269413344
gpgpu_n_tot_w_icount = 8419167
gpgpu_n_stall_shd_mem = 489671
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 418800
gpgpu_n_mem_write_global = 182150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8374784
gpgpu_n_store_insn = 2914400
gpgpu_n_shmem_insn = 93814616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8086176
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676347	W0_Idle:15342157	W0_Scoreboard:11501761	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7752399
single_issue_nums: WS0:4386813	WS1:4032354	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3350400 {8:418800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13114800 {72:182150,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67008000 {40:1675200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2914400 {8:364300,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1114649 	753611 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28541 	1152 	206 	527095 	29285 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235316 	266541 	257318 	310343 	760930 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1658 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4428      4921      4456      4234      3865      4421      4199      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4191      4300      4206      4518      3754      3726      4052      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4728      4549      4828      4163      4096      4168      4632      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2762221 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04499
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2810192i bk1: 3484a 2802089i bk2: 2302a 2814774i bk3: 2998a 2808250i bk4: 2574a 2810090i bk5: 3450a 2801528i bk6: 2602a 2812176i bk7: 3480a 2804788i bk8: 2752a 2808799i bk9: 3918a 2798879i bk10: 2126a 2812220i bk11: 2950a 2806262i bk12: 1940a 2815651i bk13: 2752a 2806922i bk14: 1804a 2817370i bk15: 2574a 2811167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.044992 
total_CMD = 2838750 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2562312 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2838750 
n_nop = 2762221 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004526 
CoL_Bus_Util = 0.022496 
Either_Row_CoL_Bus_Util = 0.026959 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002352 
queue_avg = 0.696957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.696957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2751823 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05148
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2802779i bk1: 3722a 2797613i bk2: 2702a 2809064i bk3: 3234a 2803724i bk4: 3134a 2801064i bk5: 3726a 2794309i bk6: 3180a 2802838i bk7: 3700a 2800961i bk8: 3604a 2797944i bk9: 4156a 2795362i bk10: 2690a 2805905i bk11: 3058a 2802636i bk12: 2392a 2807966i bk13: 2832a 2803016i bk14: 2230a 2813187i bk15: 2698a 2808906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051482 
total_CMD = 2838750 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2535721 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2838750 
n_nop = 2751823 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004960 
CoL_Bus_Util = 0.025741 
Either_Row_CoL_Bus_Util = 0.030622 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002588 
queue_avg = 0.846910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.84691
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2762113 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04498
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2802434i bk1: 2558a 2810368i bk2: 3016a 2808336i bk3: 2296a 2814285i bk4: 3432a 2802416i bk5: 2576a 2809621i bk6: 3504a 2804686i bk7: 2590a 2811797i bk8: 3916a 2798920i bk9: 2750a 2809146i bk10: 3042a 2805980i bk11: 2014a 2814442i bk12: 2740a 2806423i bk13: 1936a 2815753i bk14: 2594a 2810492i bk15: 1772a 2817562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044984 
total_CMD = 2838750 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2560848 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2838750 
n_nop = 2762113 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004577 
CoL_Bus_Util = 0.022492 
Either_Row_CoL_Bus_Util = 0.026997 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002688 
queue_avg = 0.674439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.674439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2751655 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05149
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2797257i bk1: 3020a 2802644i bk2: 3246a 2803102i bk3: 2696a 2808901i bk4: 3726a 2795542i bk5: 3148a 2800769i bk6: 3708a 2800875i bk7: 3164a 2803214i bk8: 4154a 2794390i bk9: 3626a 2796919i bk10: 3158a 2803758i bk11: 2560a 2804843i bk12: 2840a 2801972i bk13: 2384a 2809313i bk14: 2724a 2807589i bk15: 2220a 2813801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051494 
total_CMD = 2838750 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2534624 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2838750 
n_nop = 2751655 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005014 
CoL_Bus_Util = 0.025747 
Either_Row_CoL_Bus_Util = 0.030681 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002618 
queue_avg = 0.838903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2762430 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04482
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2810717i bk1: 3448a 2801966i bk2: 2322a 2815316i bk3: 2994a 2807945i bk4: 2556a 2809416i bk5: 3446a 2800650i bk6: 2606a 2812174i bk7: 3476a 2804540i bk8: 2724a 2808419i bk9: 3912a 2798488i bk10: 2098a 2813145i bk11: 2920a 2805027i bk12: 1926a 2815144i bk13: 2746a 2806589i bk14: 1800a 2818153i bk15: 2572a 2811676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.044815 
total_CMD = 2838750 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2563649 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2838750 
n_nop = 2762430 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004551 
CoL_Bus_Util = 0.022408 
Either_Row_CoL_Bus_Util = 0.026885 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002725 
queue_avg = 0.693235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.693235
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2838750 n_nop=2755111 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05007
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2804093i bk1: 3420a 2800127i bk2: 2722a 2807790i bk3: 3136a 2805075i bk4: 3130a 2799870i bk5: 3592a 2797126i bk6: 3180a 2802735i bk7: 3584a 2801903i bk8: 3584a 2797650i bk9: 3930a 2796402i bk10: 2610a 2804898i bk11: 2900a 2804279i bk12: 2372a 2807525i bk13: 2728a 2807527i bk14: 2234a 2811414i bk15: 2610a 2810859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.050066 
total_CMD = 2838750 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2552566 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2838750 
n_nop = 2755111 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004508 
CoL_Bus_Util = 0.025033 
Either_Row_CoL_Bus_Util = 0.029463 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002654 
queue_avg = 0.774756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158902, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190152, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173980, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 198874, Miss = 36030, Miss_rate = 0.181, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188284, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159476, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 196802, Miss = 36202, Miss_rate = 0.184, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176224, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156908, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188884, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174928, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 196044, Miss = 34130, Miss_rate = 0.174, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2159458
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1729
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 936
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 936
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2159458
icnt_total_pkts_simt_to_mem=813097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04691
	minimum = 5
	maximum = 7
Network latency average = 5.04691
	minimum = 5
	maximum = 7
Slowest packet = 2788318
Flit latency average = 5.00229
	minimum = 5
	maximum = 7
Slowest flit = 2970375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted packet rate average = 0.00302583
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 9)
Injected flit rate average = 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0125929 (at node 18)
Accepted flit rate average= 0.00316053
	minimum = 0 (at node 0)
	maximum = 0.0221353 (at node 9)
Injected packet length average = 1.04452
Accepted packet length average = 1.04452
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.302 (86 samples)
	minimum = 5 (86 samples)
	maximum = 220.826 (86 samples)
Network latency average = 20.9353 (86 samples)
	minimum = 5 (86 samples)
	maximum = 218.023 (86 samples)
Flit latency average = 20.0641 (86 samples)
	minimum = 5 (86 samples)
	maximum = 217.605 (86 samples)
Fragmentation average = 0.00193407 (86 samples)
	minimum = 0 (86 samples)
	maximum = 45.9651 (86 samples)
Injected packet rate average = 0.0625146 (86 samples)
	minimum = 0.0186751 (86 samples)
	maximum = 0.179115 (86 samples)
Accepted packet rate average = 0.0625146 (86 samples)
	minimum = 0.0183177 (86 samples)
	maximum = 0.101404 (86 samples)
Injected flit rate average = 0.0665401 (86 samples)
	minimum = 0.024181 (86 samples)
	maximum = 0.179294 (86 samples)
Accepted flit rate average = 0.0665401 (86 samples)
	minimum = 0.024482 (86 samples)
	maximum = 0.101404 (86 samples)
Injected packet size average = 1.06439 (86 samples)
Accepted packet size average = 1.06439 (86 samples)
Hops average = 1 (86 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 52 sec (7912 sec)
gpgpu_simulation_rate = 32599 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 2583025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 87 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 87 '_Z12lud_internalPfii'
Destroy streams for kernel 87: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 87 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 1954
gpu_sim_insn = 214272
gpu_ipc =     109.6581
gpu_tot_sim_cycle = 2152570
gpu_tot_sim_insn = 258143848
gpu_tot_ipc =     119.9236
gpu_tot_issued_cta = 10933
gpu_occupancy = 16.4133% 
gpu_tot_occupancy = 29.2827% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.2702
partiton_level_parallism_total  =       0.2934
partiton_level_parallism_util =       1.4080
partiton_level_parallism_util_total  =       1.7434
L2_BW  =      20.9097 GB/Sec
L2_BW_total  =      22.4907 GB/Sec
gpu_total_sim_rate=32585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4263754
	L1I_total_cache_misses = 78268
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47838, Miss = 29270, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47088, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46907, Miss = 28254, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48026, Miss = 29133, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46779, Miss = 28162, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46810, Miss = 28915, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47309, Miss = 28761, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46733, Miss = 28729, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46735, Miss = 28721, Miss_rate = 0.615, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706150
	L1D_total_cache_misses = 430289
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254475
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63972
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1026816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22488
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17998
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129792
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1049304

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10933, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269627616
gpgpu_n_tot_w_icount = 8425863
gpgpu_n_stall_shd_mem = 489959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419184
gpgpu_n_mem_write_global = 182294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381696
gpgpu_n_store_insn = 2916704
gpgpu_n_shmem_insn = 93892952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093088
gpgpu_n_shmem_bkconflict = 125048
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676843	W0_Idle:15346842	W0_Scoreboard:11523188	W1:9164	W2:8584	W3:8004	W4:7424	W5:6844	W6:6264	W7:5684	W8:5104	W9:4524	W10:3944	W11:3364	W12:2784	W13:2204	W14:1624	W15:986	W16:590266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4390161	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3353472 {8:419184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13125168 {72:182294,}
traffic_breakdown_coretomem[INST_ACC_R] = 239856 {8:29982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67069440 {40:1676736,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916704 {8:364588,}
traffic_breakdown_memtocore[INST_ACC_R] = 4797120 {40:119928,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1116292 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28541 	1152 	206 	527582 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235834 	267003 	257677 	310564 	761194 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1662 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4481      4234      3882      4421      4209      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4234      4518      3772      3726      4061      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4550      4854      4165      4115      4169      4639      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2764799 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04495
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2812770i bk1: 3484a 2804667i bk2: 2302a 2817352i bk3: 2998a 2810828i bk4: 2574a 2812668i bk5: 3450a 2804106i bk6: 2602a 2814754i bk7: 3480a 2807366i bk8: 2752a 2811377i bk9: 3918a 2801457i bk10: 2126a 2814798i bk11: 2950a 2808840i bk12: 1940a 2818229i bk13: 2752a 2809500i bk14: 1804a 2819948i bk15: 2574a 2813745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.044952 
total_CMD = 2841328 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2564890 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2841328 
n_nop = 2764799 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004522 
CoL_Bus_Util = 0.022476 
Either_Row_CoL_Bus_Util = 0.026934 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002352 
queue_avg = 0.696324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.696324
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2754401 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05144
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2805357i bk1: 3722a 2800191i bk2: 2702a 2811642i bk3: 3234a 2806302i bk4: 3134a 2803642i bk5: 3726a 2796887i bk6: 3180a 2805416i bk7: 3700a 2803539i bk8: 3604a 2800522i bk9: 4156a 2797940i bk10: 2690a 2808483i bk11: 3058a 2805214i bk12: 2392a 2810544i bk13: 2832a 2805594i bk14: 2230a 2815765i bk15: 2698a 2811484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051435 
total_CMD = 2841328 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2538299 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2841328 
n_nop = 2754401 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004955 
CoL_Bus_Util = 0.025718 
Either_Row_CoL_Bus_Util = 0.030594 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002588 
queue_avg = 0.846142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.846142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2764691 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04494
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2805012i bk1: 2558a 2812946i bk2: 3016a 2810914i bk3: 2296a 2816863i bk4: 3432a 2804994i bk5: 2576a 2812199i bk6: 3504a 2807264i bk7: 2590a 2814375i bk8: 3916a 2801498i bk9: 2750a 2811724i bk10: 3042a 2808558i bk11: 2014a 2817020i bk12: 2740a 2809001i bk13: 1936a 2818331i bk14: 2594a 2813070i bk15: 1772a 2820140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044943 
total_CMD = 2841328 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2563426 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2841328 
n_nop = 2764691 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004573 
CoL_Bus_Util = 0.022472 
Either_Row_CoL_Bus_Util = 0.026972 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002688 
queue_avg = 0.673828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.673828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2754233 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05145
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2799835i bk1: 3020a 2805222i bk2: 3246a 2805680i bk3: 2696a 2811479i bk4: 3726a 2798120i bk5: 3148a 2803347i bk6: 3708a 2803453i bk7: 3164a 2805792i bk8: 4154a 2796968i bk9: 3626a 2799497i bk10: 3158a 2806336i bk11: 2560a 2807421i bk12: 2840a 2804550i bk13: 2384a 2811891i bk14: 2724a 2810167i bk15: 2220a 2816379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.051447 
total_CMD = 2841328 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2537202 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2841328 
n_nop = 2754233 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.005010 
CoL_Bus_Util = 0.025724 
Either_Row_CoL_Bus_Util = 0.030653 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.002618 
queue_avg = 0.838142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2765008 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04477
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2813295i bk1: 3448a 2804544i bk2: 2322a 2817894i bk3: 2994a 2810523i bk4: 2556a 2811994i bk5: 3446a 2803228i bk6: 2606a 2814752i bk7: 3476a 2807118i bk8: 2724a 2810997i bk9: 3912a 2801066i bk10: 2098a 2815723i bk11: 2920a 2807605i bk12: 1926a 2817722i bk13: 2746a 2809167i bk14: 1800a 2820731i bk15: 2572a 2814254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.044775 
total_CMD = 2841328 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2566227 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2841328 
n_nop = 2765008 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004546 
CoL_Bus_Util = 0.022387 
Either_Row_CoL_Bus_Util = 0.026861 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.002725 
queue_avg = 0.692606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2841328 n_nop=2757689 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.05002
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2806671i bk1: 3420a 2802705i bk2: 2722a 2810368i bk3: 3136a 2807653i bk4: 3130a 2802448i bk5: 3592a 2799704i bk6: 3180a 2805313i bk7: 3584a 2804481i bk8: 3584a 2800228i bk9: 3930a 2798980i bk10: 2610a 2807476i bk11: 2900a 2806857i bk12: 2372a 2810103i bk13: 2728a 2810105i bk14: 2234a 2813992i bk15: 2610a 2813437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.050021 
total_CMD = 2841328 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2555144 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2841328 
n_nop = 2757689 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004504 
CoL_Bus_Util = 0.025010 
Either_Row_CoL_Bus_Util = 0.029437 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002654 
queue_avg = 0.774053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158902, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190152, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173980, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 199470, Miss = 36030, Miss_rate = 0.181, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188284, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159476, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 197434, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176224, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156908, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188884, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174928, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 196640, Miss = 34130, Miss_rate = 0.174, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2161282
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16076
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 436724
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17960
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2161282
icnt_total_pkts_simt_to_mem=813769
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.2326
	minimum = 5
	maximum = 115
Network latency average = 22.0557
	minimum = 5
	maximum = 110
Slowest packet = 2792457
Flit latency average = 21.0276
	minimum = 5
	maximum = 110
Slowest flit = 2974687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0445809
	minimum = 0 (at node 5)
	maximum = 0.323439 (at node 21)
Accepted packet rate average = 0.0445809
	minimum = 0 (at node 5)
	maximum = 0.114637 (at node 0)
Injected flit rate average = 0.0473104
	minimum = 0 (at node 5)
	maximum = 0.323439 (at node 21)
Accepted flit rate average= 0.0473104
	minimum = 0 (at node 5)
	maximum = 0.117707 (at node 21)
Injected packet length average = 1.06122
Accepted packet length average = 1.06122
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.3012 (87 samples)
	minimum = 5 (87 samples)
	maximum = 219.609 (87 samples)
Network latency average = 20.9482 (87 samples)
	minimum = 5 (87 samples)
	maximum = 216.782 (87 samples)
Flit latency average = 20.0751 (87 samples)
	minimum = 5 (87 samples)
	maximum = 216.368 (87 samples)
Fragmentation average = 0.00191184 (87 samples)
	minimum = 0 (87 samples)
	maximum = 45.4368 (87 samples)
Injected packet rate average = 0.0623084 (87 samples)
	minimum = 0.0184604 (87 samples)
	maximum = 0.180774 (87 samples)
Accepted packet rate average = 0.0623084 (87 samples)
	minimum = 0.0181072 (87 samples)
	maximum = 0.101557 (87 samples)
Injected flit rate average = 0.0663191 (87 samples)
	minimum = 0.0239031 (87 samples)
	maximum = 0.180951 (87 samples)
Accepted flit rate average = 0.0663191 (87 samples)
	minimum = 0.0242006 (87 samples)
	maximum = 0.101592 (87 samples)
Injected packet size average = 1.06437 (87 samples)
Accepted packet size average = 1.06437 (87 samples)
Hops average = 1 (87 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 2 sec (7922 sec)
gpgpu_simulation_rate = 32585 (inst/sec)
gpgpu_simulation_rate = 271 (cycle/sec)
gpgpu_silicon_slowdown = 2583025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 88 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 88: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 88 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2179285
gpu_tot_sim_insn = 258163728
gpu_tot_ipc =     118.4626
gpu_tot_issued_cta = 10934
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.2434% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2898
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7433
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      22.2164 GB/Sec
gpu_total_sim_rate=32093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4265426
	L1I_total_cache_misses = 78280
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47088, Miss = 28734, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46907, Miss = 28254, Miss_rate = 0.602, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48026, Miss = 29133, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46779, Miss = 28162, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46810, Miss = 28915, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47309, Miss = 28761, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46733, Miss = 28729, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46735, Miss = 28721, Miss_rate = 0.615, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706181
	L1D_total_cache_misses = 430305
	L1D_total_cache_miss_rate = 0.6093
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254481
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1028476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 17998
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129808
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1050976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10934, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269721984
gpgpu_n_tot_w_icount = 8428812
gpgpu_n_stall_shd_mem = 490463
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419200
gpgpu_n_mem_write_global = 182309
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8381952
gpgpu_n_store_insn = 2916944
gpgpu_n_shmem_insn = 93897648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093184
gpgpu_n_shmem_bkconflict = 125552
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 125552
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676843	W0_Idle:15377292	W0_Scoreboard:11543217	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:590577	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759095
single_issue_nums: WS0:4393110	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3353600 {8:419200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13126248 {72:182309,}
traffic_breakdown_coretomem[INST_ACC_R] = 239952 {8:29994,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67072000 {40:1676800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2916944 {8:364618,}
traffic_breakdown_memtocore[INST_ACC_R] = 4799040 {40:119976,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1116386 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28553 	1152 	206 	527613 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235928 	267003 	257677 	310564 	761194 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1672 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4483      4234      3882      4421      4209      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4236      4518      3772      3726      4061      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4550      4856      4165      4115      4169      4639      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2800062 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.0444
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2848033i bk1: 3484a 2839930i bk2: 2302a 2852615i bk3: 2998a 2846091i bk4: 2574a 2847931i bk5: 3450a 2839369i bk6: 2602a 2850017i bk7: 3480a 2842629i bk8: 2752a 2846640i bk9: 3918a 2836720i bk10: 2126a 2850061i bk11: 2950a 2844103i bk12: 1940a 2853492i bk13: 2752a 2844763i bk14: 1804a 2855211i bk15: 2574a 2849008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.044400 
total_CMD = 2876591 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2600153 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2876591 
n_nop = 2800062 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004466 
CoL_Bus_Util = 0.022200 
Either_Row_CoL_Bus_Util = 0.026604 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002352 
queue_avg = 0.687788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.687788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2789664 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.0508
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2840620i bk1: 3722a 2835454i bk2: 2702a 2846905i bk3: 3234a 2841565i bk4: 3134a 2838905i bk5: 3726a 2832150i bk6: 3180a 2840679i bk7: 3700a 2838802i bk8: 3604a 2835785i bk9: 4156a 2833203i bk10: 2690a 2843746i bk11: 3058a 2840477i bk12: 2392a 2845807i bk13: 2832a 2840857i bk14: 2230a 2851028i bk15: 2698a 2846747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050805 
total_CMD = 2876591 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2573562 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2876591 
n_nop = 2789664 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004895 
CoL_Bus_Util = 0.025402 
Either_Row_CoL_Bus_Util = 0.030219 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002588 
queue_avg = 0.835769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.835769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2799954 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04439
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2840275i bk1: 2558a 2848209i bk2: 3016a 2846177i bk3: 2296a 2852126i bk4: 3432a 2840257i bk5: 2576a 2847462i bk6: 3504a 2842527i bk7: 2590a 2849638i bk8: 3916a 2836761i bk9: 2750a 2846987i bk10: 3042a 2843821i bk11: 2014a 2852283i bk12: 2740a 2844264i bk13: 1936a 2853594i bk14: 2594a 2848333i bk15: 1772a 2855403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.044392 
total_CMD = 2876591 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2598689 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2876591 
n_nop = 2799954 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004517 
CoL_Bus_Util = 0.022196 
Either_Row_CoL_Bus_Util = 0.026642 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002688 
queue_avg = 0.665567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.665567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2789496 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05082
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2835098i bk1: 3020a 2840485i bk2: 3246a 2840943i bk3: 2696a 2846742i bk4: 3726a 2833383i bk5: 3148a 2838610i bk6: 3708a 2838716i bk7: 3164a 2841055i bk8: 4154a 2832231i bk9: 3626a 2834760i bk10: 3158a 2841599i bk11: 2560a 2842684i bk12: 2840a 2839813i bk13: 2384a 2847154i bk14: 2724a 2845430i bk15: 2220a 2851642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050816 
total_CMD = 2876591 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2572465 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2876591 
n_nop = 2789496 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004948 
CoL_Bus_Util = 0.025408 
Either_Row_CoL_Bus_Util = 0.030277 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.002618 
queue_avg = 0.827867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.827867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2800271 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04423
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2848558i bk1: 3448a 2839807i bk2: 2322a 2853157i bk3: 2994a 2845786i bk4: 2556a 2847257i bk5: 3446a 2838491i bk6: 2606a 2850015i bk7: 3476a 2842381i bk8: 2724a 2846260i bk9: 3912a 2836329i bk10: 2098a 2850986i bk11: 2920a 2842868i bk12: 1926a 2852985i bk13: 2746a 2844430i bk14: 1800a 2855994i bk15: 2572a 2849517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.044226 
total_CMD = 2876591 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2601490 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2876591 
n_nop = 2800271 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004491 
CoL_Bus_Util = 0.022113 
Either_Row_CoL_Bus_Util = 0.026531 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002725 
queue_avg = 0.684116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.684116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2876591 n_nop=2792952 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.04941
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2841934i bk1: 3420a 2837968i bk2: 2722a 2845631i bk3: 3136a 2842916i bk4: 3130a 2837711i bk5: 3592a 2834967i bk6: 3180a 2840576i bk7: 3584a 2839744i bk8: 3584a 2835491i bk9: 3930a 2834243i bk10: 2610a 2842739i bk11: 2900a 2842120i bk12: 2372a 2845366i bk13: 2728a 2845368i bk14: 2234a 2849255i bk15: 2610a 2848700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.049408 
total_CMD = 2876591 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2590407 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2876591 
n_nop = 2792952 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004449 
CoL_Bus_Util = 0.024704 
Either_Row_CoL_Bus_Util = 0.029076 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002654 
queue_avg = 0.764564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.764564

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158910, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190152, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 173988, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 199500, Miss = 36030, Miss_rate = 0.181, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188292, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159476, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 197472, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176224, Miss = 30224, Miss_rate = 0.172, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156916, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188884, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174936, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 196674, Miss = 34130, Miss_rate = 0.174, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2161424
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1728
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 436788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88590
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18008
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2161424
icnt_total_pkts_simt_to_mem=813827
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2792893
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2975051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 5)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 5)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 5)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1081 (88 samples)
	minimum = 5 (88 samples)
	maximum = 217.25 (88 samples)
Network latency average = 20.7679 (88 samples)
	minimum = 5 (88 samples)
	maximum = 214.386 (88 samples)
Flit latency average = 19.9038 (88 samples)
	minimum = 5 (88 samples)
	maximum = 213.966 (88 samples)
Fragmentation average = 0.00189012 (88 samples)
	minimum = 0 (88 samples)
	maximum = 44.9205 (88 samples)
Injected packet rate average = 0.0616033 (88 samples)
	minimum = 0.0182507 (88 samples)
	maximum = 0.178738 (88 samples)
Accepted packet rate average = 0.0616033 (88 samples)
	minimum = 0.0179014 (88 samples)
	maximum = 0.100463 (88 samples)
Injected flit rate average = 0.0655686 (88 samples)
	minimum = 0.0236314 (88 samples)
	maximum = 0.17892 (88 samples)
Accepted flit rate average = 0.0655686 (88 samples)
	minimum = 0.0239256 (88 samples)
	maximum = 0.100498 (88 samples)
Injected packet size average = 1.06437 (88 samples)
Accepted packet size average = 1.06437 (88 samples)
Hops average = 1 (88 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 4 sec (8044 sec)
gpgpu_simulation_rate = 32093 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 2592592x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 89 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 89 '_Z13lud_perimeterPfii'
Destroy streams for kernel 89: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 89 
kernel_stream_id = 65072
gpu_sim_cycle = 25559
gpu_sim_insn = 39360
gpu_ipc =       1.5400
gpu_tot_sim_cycle = 2204844
gpu_tot_sim_insn = 258203088
gpu_tot_ipc =     117.1072
gpu_tot_issued_cta = 10936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.1689% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.2866
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7427
L2_BW  =       0.9886 GB/Sec
L2_BW_total  =      21.9703 GB/Sec
gpu_total_sim_rate=31630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4266646
	L1I_total_cache_misses = 78435
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48026, Miss = 29133, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46779, Miss = 28162, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46810, Miss = 28915, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47309, Miss = 28761, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46733, Miss = 28729, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46735, Miss = 28721, Miss_rate = 0.615, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706339
	L1D_total_cache_misses = 430409
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254499
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1065
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 155
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1220

Total_core_cache_fail_stats:
ctas_completed 10936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269799168
gpgpu_n_tot_w_icount = 8431224
gpgpu_n_stall_shd_mem = 490911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419296
gpgpu_n_mem_write_global = 182371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8383488
gpgpu_n_store_insn = 2917936
gpgpu_n_shmem_insn = 93910384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8093568
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676945	W0_Idle:15451410	W0_Scoreboard:11568539	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7759149
single_issue_nums: WS0:4395522	WS1:4035702	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3354368 {8:419296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13130712 {72:182371,}
traffic_breakdown_coretomem[INST_ACC_R] = 241192 {8:30149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67087360 {40:1677184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917936 {8:364742,}
traffic_breakdown_memtocore[INST_ACC_R] = 4823840 {40:120596,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1116894 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28708 	1152 	206 	527771 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236436 	267003 	257677 	310564 	761194 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1699 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4491      4234      3886      4421      4210      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4243      4518      3775      3726      4063      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4865      4165      4118      4169      4640      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2833799 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04389
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2881770i bk1: 3484a 2873667i bk2: 2302a 2886352i bk3: 2998a 2879828i bk4: 2574a 2881668i bk5: 3450a 2873106i bk6: 2602a 2883754i bk7: 3480a 2876366i bk8: 2752a 2880377i bk9: 3918a 2870457i bk10: 2126a 2883798i bk11: 2950a 2877840i bk12: 1940a 2887229i bk13: 2752a 2878500i bk14: 1804a 2888948i bk15: 2574a 2882745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.043886 
total_CMD = 2910328 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2633890 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2910328 
n_nop = 2833799 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004415 
CoL_Bus_Util = 0.021943 
Either_Row_CoL_Bus_Util = 0.026296 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.002352 
queue_avg = 0.679815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.679815
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2823401 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05022
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2874357i bk1: 3722a 2869191i bk2: 2702a 2880642i bk3: 3234a 2875302i bk4: 3134a 2872642i bk5: 3726a 2865887i bk6: 3180a 2874416i bk7: 3700a 2872539i bk8: 3604a 2869522i bk9: 4156a 2866940i bk10: 2690a 2877483i bk11: 3058a 2874214i bk12: 2392a 2879544i bk13: 2832a 2874594i bk14: 2230a 2884765i bk15: 2698a 2880484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050216 
total_CMD = 2910328 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2607299 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2910328 
n_nop = 2823401 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004838 
CoL_Bus_Util = 0.025108 
Either_Row_CoL_Bus_Util = 0.029868 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002588 
queue_avg = 0.826081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.826081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2833691 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04388
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2874012i bk1: 2558a 2881946i bk2: 3016a 2879914i bk3: 2296a 2885863i bk4: 3432a 2873994i bk5: 2576a 2881199i bk6: 3504a 2876264i bk7: 2590a 2883375i bk8: 3916a 2870498i bk9: 2750a 2880724i bk10: 3042a 2877558i bk11: 2014a 2886020i bk12: 2740a 2878001i bk13: 1936a 2887331i bk14: 2594a 2882070i bk15: 1772a 2889140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043878 
total_CMD = 2910328 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2632426 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2910328 
n_nop = 2833691 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004465 
CoL_Bus_Util = 0.021939 
Either_Row_CoL_Bus_Util = 0.026333 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002688 
queue_avg = 0.657852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2823233 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05023
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2868835i bk1: 3020a 2874222i bk2: 3246a 2874680i bk3: 2696a 2880479i bk4: 3726a 2867120i bk5: 3148a 2872347i bk6: 3708a 2872453i bk7: 3164a 2874792i bk8: 4154a 2865968i bk9: 3626a 2868497i bk10: 3158a 2875336i bk11: 2560a 2876421i bk12: 2840a 2873550i bk13: 2384a 2880891i bk14: 2724a 2879167i bk15: 2220a 2885379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050227 
total_CMD = 2910328 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2606202 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2910328 
n_nop = 2823233 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004891 
CoL_Bus_Util = 0.025114 
Either_Row_CoL_Bus_Util = 0.029926 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002618 
queue_avg = 0.818270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.81827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2834008 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04371
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2882295i bk1: 3448a 2873544i bk2: 2322a 2886894i bk3: 2994a 2879523i bk4: 2556a 2880994i bk5: 3446a 2872228i bk6: 2606a 2883752i bk7: 3476a 2876118i bk8: 2724a 2879997i bk9: 3912a 2870066i bk10: 2098a 2884723i bk11: 2920a 2876605i bk12: 1926a 2886722i bk13: 2746a 2878167i bk14: 1800a 2889731i bk15: 2572a 2883254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.043713 
total_CMD = 2910328 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2635227 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2910328 
n_nop = 2834008 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004439 
CoL_Bus_Util = 0.021857 
Either_Row_CoL_Bus_Util = 0.026224 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002725 
queue_avg = 0.676185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.676185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2910328 n_nop=2826689 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.04884
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2875671i bk1: 3420a 2871705i bk2: 2722a 2879368i bk3: 3136a 2876653i bk4: 3130a 2871448i bk5: 3592a 2868704i bk6: 3180a 2874313i bk7: 3584a 2873481i bk8: 3584a 2869228i bk9: 3930a 2867980i bk10: 2610a 2876476i bk11: 2900a 2875857i bk12: 2372a 2879103i bk13: 2728a 2879105i bk14: 2234a 2882992i bk15: 2610a 2882437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.048835 
total_CMD = 2910328 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2624144 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2910328 
n_nop = 2826689 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004397 
CoL_Bus_Util = 0.024418 
Either_Row_CoL_Bus_Util = 0.028739 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002654 
queue_avg = 0.755701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158966, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190216, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174036, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 199730, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188340, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159524, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 197686, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176272, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156964, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188932, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174988, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 196898, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2162552
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1727
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 620
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 124
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 620
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2162552
icnt_total_pkts_simt_to_mem=814202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04303
	minimum = 5
	maximum = 6
Network latency average = 5.04303
	minimum = 5
	maximum = 6
Slowest packet = 2794113
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2975251
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted packet rate average = 0.00208812
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 6)
Injected flit rate average = 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.00899879 (at node 18)
Accepted flit rate average= 0.00217797
	minimum = 0 (at node 0)
	maximum = 0.0221448 (at node 6)
Injected packet length average = 1.04303
Accepted packet length average = 1.04303
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9163 (89 samples)
	minimum = 5 (89 samples)
	maximum = 214.876 (89 samples)
Network latency average = 20.5912 (89 samples)
	minimum = 5 (89 samples)
	maximum = 212.045 (89 samples)
Flit latency average = 19.7364 (89 samples)
	minimum = 5 (89 samples)
	maximum = 211.618 (89 samples)
Fragmentation average = 0.00186888 (89 samples)
	minimum = 0 (89 samples)
	maximum = 44.4157 (89 samples)
Injected packet rate average = 0.0609346 (89 samples)
	minimum = 0.0180456 (89 samples)
	maximum = 0.176831 (89 samples)
Accepted packet rate average = 0.0609346 (89 samples)
	minimum = 0.0177003 (89 samples)
	maximum = 0.0995829 (89 samples)
Injected flit rate average = 0.0648564 (89 samples)
	minimum = 0.0233659 (89 samples)
	maximum = 0.17701 (89 samples)
Accepted flit rate average = 0.0648564 (89 samples)
	minimum = 0.0236567 (89 samples)
	maximum = 0.0996174 (89 samples)
Injected packet size average = 1.06436 (89 samples)
Accepted packet size average = 1.06436 (89 samples)
Hops average = 1 (89 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 3 sec (8163 sec)
gpgpu_simulation_rate = 31630 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 2592592x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 90 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 90 '_Z12lud_internalPfii'
Destroy streams for kernel 90: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 90 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 2424
gpu_sim_insn = 95232
gpu_ipc =      39.2871
gpu_tot_sim_cycle = 2207268
gpu_tot_sim_insn = 258298320
gpu_tot_ipc =     117.0217
gpu_tot_issued_cta = 10940
gpu_occupancy = 16.4967% 
gpu_tot_occupancy = 29.1629% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.1118
partiton_level_parallism_total  =       0.2864
partiton_level_parallism_util =       1.1061
partiton_level_parallism_util_total  =       1.7423
L2_BW  =       8.8343 GB/Sec
L2_BW_total  =      21.9559 GB/Sec
gpu_total_sim_rate=31596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4268150
	L1I_total_cache_misses = 78555
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48090, Miss = 29181, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46843, Miss = 28210, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46874, Miss = 28963, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47373, Miss = 28809, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46733, Miss = 28729, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46735, Miss = 28721, Miss_rate = 0.615, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706595
	L1D_total_cache_misses = 430601
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254595
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1029860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22620
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18103
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130000
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44359
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1052480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10940, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269894400
gpgpu_n_tot_w_icount = 8434200
gpgpu_n_stall_shd_mem = 491039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419488
gpgpu_n_mem_write_global = 182435
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386560
gpgpu_n_store_insn = 2918960
gpgpu_n_shmem_insn = 93945200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096640
gpgpu_n_shmem_bkconflict = 126000
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677310	W0_Idle:15456387	W0_Scoreboard:11577759	W1:9480	W2:8880	W3:8280	W4:7680	W5:7080	W6:6480	W7:5880	W8:5280	W9:4680	W10:4080	W11:3480	W12:2880	W13:2280	W14:1680	W15:1020	W16:592935	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4397010	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3355904 {8:419488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13135320 {72:182435,}
traffic_breakdown_coretomem[INST_ACC_R] = 241312 {8:30164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67118080 {40:1677952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2918960 {8:364870,}
traffic_breakdown_memtocore[INST_ACC_R] = 4826240 {40:120656,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117790 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28721 	1154 	206 	528027 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236585 	267153 	257907 	310844 	761281 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1704 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4498      4234      3898      4421      4217      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4251      4518      3788      3726      4070      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4875      4166      4131      4169      4644      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2836998 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04384
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2884969i bk1: 3484a 2876866i bk2: 2302a 2889551i bk3: 2998a 2883027i bk4: 2574a 2884867i bk5: 3450a 2876305i bk6: 2602a 2886953i bk7: 3480a 2879565i bk8: 2752a 2883576i bk9: 3918a 2873656i bk10: 2126a 2886997i bk11: 2950a 2881039i bk12: 1940a 2890428i bk13: 2752a 2881699i bk14: 1804a 2892147i bk15: 2574a 2885944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.043838 
total_CMD = 2913527 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2637089 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2913527 
n_nop = 2836998 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004410 
CoL_Bus_Util = 0.021919 
Either_Row_CoL_Bus_Util = 0.026267 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.002352 
queue_avg = 0.679069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.679069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2826600 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.05016
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2877556i bk1: 3722a 2872390i bk2: 2702a 2883841i bk3: 3234a 2878501i bk4: 3134a 2875841i bk5: 3726a 2869086i bk6: 3180a 2877615i bk7: 3700a 2875738i bk8: 3604a 2872721i bk9: 4156a 2870139i bk10: 2690a 2880682i bk11: 3058a 2877413i bk12: 2392a 2882743i bk13: 2832a 2877793i bk14: 2230a 2887964i bk15: 2698a 2883683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050161 
total_CMD = 2913527 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2610498 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2913527 
n_nop = 2826600 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004833 
CoL_Bus_Util = 0.025080 
Either_Row_CoL_Bus_Util = 0.029836 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002588 
queue_avg = 0.825174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.825174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2836890 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04383
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2877211i bk1: 2558a 2885145i bk2: 3016a 2883113i bk3: 2296a 2889062i bk4: 3432a 2877193i bk5: 2576a 2884398i bk6: 3504a 2879463i bk7: 2590a 2886574i bk8: 3916a 2873697i bk9: 2750a 2883923i bk10: 3042a 2880757i bk11: 2014a 2889219i bk12: 2740a 2881200i bk13: 1936a 2890530i bk14: 2594a 2885269i bk15: 1772a 2892339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043829 
total_CMD = 2913527 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2635625 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2913527 
n_nop = 2836890 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004460 
CoL_Bus_Util = 0.021915 
Either_Row_CoL_Bus_Util = 0.026304 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002688 
queue_avg = 0.657130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.65713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2826432 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.05017
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2872034i bk1: 3020a 2877421i bk2: 3246a 2877879i bk3: 2696a 2883678i bk4: 3726a 2870319i bk5: 3148a 2875546i bk6: 3708a 2875652i bk7: 3164a 2877991i bk8: 4154a 2869167i bk9: 3626a 2871696i bk10: 3158a 2878535i bk11: 2560a 2879620i bk12: 2840a 2876749i bk13: 2384a 2884090i bk14: 2724a 2882366i bk15: 2220a 2888578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.050172 
total_CMD = 2913527 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2609401 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2913527 
n_nop = 2826432 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004885 
CoL_Bus_Util = 0.025086 
Either_Row_CoL_Bus_Util = 0.029893 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.002618 
queue_avg = 0.817372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.817372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2837207 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04367
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2885494i bk1: 3448a 2876743i bk2: 2322a 2890093i bk3: 2994a 2882722i bk4: 2556a 2884193i bk5: 3446a 2875427i bk6: 2606a 2886951i bk7: 3476a 2879317i bk8: 2724a 2883196i bk9: 3912a 2873265i bk10: 2098a 2887922i bk11: 2920a 2879804i bk12: 1926a 2889921i bk13: 2746a 2881366i bk14: 1800a 2892930i bk15: 2572a 2886453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.043665 
total_CMD = 2913527 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2638426 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2913527 
n_nop = 2837207 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004434 
CoL_Bus_Util = 0.021833 
Either_Row_CoL_Bus_Util = 0.026195 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002725 
queue_avg = 0.675443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.675443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2913527 n_nop=2829888 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.04878
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2878870i bk1: 3420a 2874904i bk2: 2722a 2882567i bk3: 3136a 2879852i bk4: 3130a 2874647i bk5: 3592a 2871903i bk6: 3180a 2877512i bk7: 3584a 2876680i bk8: 3584a 2872427i bk9: 3930a 2871179i bk10: 2610a 2879675i bk11: 2900a 2879056i bk12: 2372a 2882302i bk13: 2728a 2882304i bk14: 2234a 2886191i bk15: 2610a 2885636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.048781 
total_CMD = 2913527 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2627343 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2913527 
n_nop = 2829888 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004393 
CoL_Bus_Util = 0.024391 
Either_Row_CoL_Bus_Util = 0.028707 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002654 
queue_avg = 0.754872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.754872

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158966, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190216, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174036, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 200030, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188340, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159548, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 197986, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176296, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156964, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188944, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174988, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 197194, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2163508
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16184
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 437556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88718
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18068
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2163508
icnt_total_pkts_simt_to_mem=814537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.2421
	minimum = 5
	maximum = 108
Network latency average = 22.2029
	minimum = 5
	maximum = 108
Slowest packet = 2795046
Flit latency average = 21.3005
	minimum = 5
	maximum = 108
Slowest flit = 2977417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187477
	minimum = 0 (at node 0)
	maximum = 0.123762 (at node 18)
Accepted packet rate average = 0.0187477
	minimum = 0 (at node 0)
	maximum = 0.10066 (at node 8)
Injected flit rate average = 0.0197256
	minimum = 0 (at node 0)
	maximum = 0.123762 (at node 18)
Accepted flit rate average= 0.0197256
	minimum = 0 (at node 0)
	maximum = 0.10066 (at node 8)
Injected packet length average = 1.05216
Accepted packet length average = 1.05216
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.92 (90 samples)
	minimum = 5 (90 samples)
	maximum = 213.689 (90 samples)
Network latency average = 20.6091 (90 samples)
	minimum = 5 (90 samples)
	maximum = 210.889 (90 samples)
Flit latency average = 19.7537 (90 samples)
	minimum = 5 (90 samples)
	maximum = 210.467 (90 samples)
Fragmentation average = 0.00184811 (90 samples)
	minimum = 0 (90 samples)
	maximum = 43.9222 (90 samples)
Injected packet rate average = 0.0604658 (90 samples)
	minimum = 0.0178451 (90 samples)
	maximum = 0.176241 (90 samples)
Accepted packet rate average = 0.0604658 (90 samples)
	minimum = 0.0175036 (90 samples)
	maximum = 0.0995949 (90 samples)
Injected flit rate average = 0.0643549 (90 samples)
	minimum = 0.0231063 (90 samples)
	maximum = 0.176419 (90 samples)
Accepted flit rate average = 0.0643549 (90 samples)
	minimum = 0.0233939 (90 samples)
	maximum = 0.099629 (90 samples)
Injected packet size average = 1.06432 (90 samples)
Accepted packet size average = 1.06432 (90 samples)
Hops average = 1 (90 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 15 sec (8175 sec)
gpgpu_simulation_rate = 31596 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
gpgpu_silicon_slowdown = 2592592x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 91 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 91: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 91 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 26715
gpu_sim_insn = 19880
gpu_ipc =       0.7442
gpu_tot_sim_cycle = 2233983
gpu_tot_sim_insn = 258318200
gpu_tot_ipc =     115.6312
gpu_tot_issued_cta = 10941
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.1240% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0016
partiton_level_parallism_total  =       0.2830
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7422
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =      21.6948 GB/Sec
gpu_total_sim_rate=31122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4269822
	L1I_total_cache_misses = 78567
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48090, Miss = 29181, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46843, Miss = 28210, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46874, Miss = 28963, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47373, Miss = 28809, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46764, Miss = 28745, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46735, Miss = 28721, Miss_rate = 0.615, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706626
	L1D_total_cache_misses = 430617
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254601
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1031520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18103
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130016
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44374
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1054152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10941, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 269988768
gpgpu_n_tot_w_icount = 8437149
gpgpu_n_stall_shd_mem = 491543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419504
gpgpu_n_mem_write_global = 182450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8386816
gpgpu_n_store_insn = 2919200
gpgpu_n_shmem_insn = 93949896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096736
gpgpu_n_shmem_bkconflict = 126504
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677310	W0_Idle:15486837	W0_Scoreboard:11597788	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:593246	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762125
single_issue_nums: WS0:4399959	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356032 {8:419504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13136400 {72:182450,}
traffic_breakdown_coretomem[INST_ACC_R] = 241408 {8:30176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67120640 {40:1678016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919200 {8:364900,}
traffic_breakdown_memtocore[INST_ACC_R] = 4828160 {40:120704,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117884 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28733 	1154 	206 	528058 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236679 	267153 	257907 	310844 	761281 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1714 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4498      4234      3901      4421      4217      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4251      4518      3790      3726      4070      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4875      4166      4133      4169      4644      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2872261 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04331
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2920232i bk1: 3484a 2912129i bk2: 2302a 2924814i bk3: 2998a 2918290i bk4: 2574a 2920130i bk5: 3450a 2911568i bk6: 2602a 2922216i bk7: 3480a 2914828i bk8: 2752a 2918839i bk9: 3918a 2908919i bk10: 2126a 2922260i bk11: 2950a 2916302i bk12: 1940a 2925691i bk13: 2752a 2916962i bk14: 1804a 2927410i bk15: 2574a 2921207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.043313 
total_CMD = 2948790 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2672352 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2948790 
n_nop = 2872261 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004357 
CoL_Bus_Util = 0.021657 
Either_Row_CoL_Bus_Util = 0.025953 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.002352 
queue_avg = 0.670948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.670948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2861863 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.04956
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2912819i bk1: 3722a 2907653i bk2: 2702a 2919104i bk3: 3234a 2913764i bk4: 3134a 2911104i bk5: 3726a 2904349i bk6: 3180a 2912878i bk7: 3700a 2911001i bk8: 3604a 2907984i bk9: 4156a 2905402i bk10: 2690a 2915945i bk11: 3058a 2912676i bk12: 2392a 2918006i bk13: 2832a 2913056i bk14: 2230a 2923227i bk15: 2698a 2918946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049561 
total_CMD = 2948790 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2645761 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2948790 
n_nop = 2861863 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004775 
CoL_Bus_Util = 0.024780 
Either_Row_CoL_Bus_Util = 0.029479 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002588 
queue_avg = 0.815306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.815306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2872153 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04331
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2912474i bk1: 2558a 2920408i bk2: 3016a 2918376i bk3: 2296a 2924325i bk4: 3432a 2912456i bk5: 2576a 2919661i bk6: 3504a 2914726i bk7: 2590a 2921837i bk8: 3916a 2908960i bk9: 2750a 2919186i bk10: 3042a 2916020i bk11: 2014a 2924482i bk12: 2740a 2916463i bk13: 1936a 2925793i bk14: 2594a 2920532i bk15: 1772a 2927602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.043305 
total_CMD = 2948790 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2670888 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2948790 
n_nop = 2872153 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004407 
CoL_Bus_Util = 0.021653 
Either_Row_CoL_Bus_Util = 0.025989 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002688 
queue_avg = 0.649271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.649271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2861695 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.04957
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2907297i bk1: 3020a 2912684i bk2: 3246a 2913142i bk3: 2696a 2918941i bk4: 3726a 2905582i bk5: 3148a 2910809i bk6: 3708a 2910915i bk7: 3164a 2913254i bk8: 4154a 2904430i bk9: 3626a 2906959i bk10: 3158a 2913798i bk11: 2560a 2914883i bk12: 2840a 2912012i bk13: 2384a 2919353i bk14: 2724a 2917629i bk15: 2220a 2923841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049572 
total_CMD = 2948790 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2644664 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2948790 
n_nop = 2861695 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004827 
CoL_Bus_Util = 0.024786 
Either_Row_CoL_Bus_Util = 0.029536 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002618 
queue_avg = 0.807597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2872470 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04314
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2920757i bk1: 3448a 2912006i bk2: 2322a 2925356i bk3: 2994a 2917985i bk4: 2556a 2919456i bk5: 3446a 2910690i bk6: 2606a 2922214i bk7: 3476a 2914580i bk8: 2724a 2918459i bk9: 3912a 2908528i bk10: 2098a 2923185i bk11: 2920a 2915067i bk12: 1926a 2925184i bk13: 2746a 2916629i bk14: 1800a 2928193i bk15: 2572a 2921716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.043143 
total_CMD = 2948790 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2673689 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2948790 
n_nop = 2872470 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004381 
CoL_Bus_Util = 0.021572 
Either_Row_CoL_Bus_Util = 0.025882 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002725 
queue_avg = 0.667366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2948790 n_nop=2865151 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.0482
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2914133i bk1: 3420a 2910167i bk2: 2722a 2917830i bk3: 3136a 2915115i bk4: 3130a 2909910i bk5: 3592a 2907166i bk6: 3180a 2912775i bk7: 3584a 2911943i bk8: 3584a 2907690i bk9: 3930a 2906442i bk10: 2610a 2914938i bk11: 2900a 2914319i bk12: 2372a 2917565i bk13: 2728a 2917567i bk14: 2234a 2921454i bk15: 2610a 2920899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.048198 
total_CMD = 2948790 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2662606 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2948790 
n_nop = 2865151 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004340 
CoL_Bus_Util = 0.024099 
Either_Row_CoL_Bus_Util = 0.028364 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002654 
queue_avg = 0.745845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158974, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190216, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174044, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 200064, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188348, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159548, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 198024, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176296, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156972, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188944, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 174996, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 197224, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2163650
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 437620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18116
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2163650
icnt_total_pkts_simt_to_mem=814595
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.3027
	minimum = 5
	maximum = 12
Network latency average = 5.08108
	minimum = 5
	maximum = 6
Slowest packet = 2795746
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2978045
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00160958 (at node 12)
Accepted packet rate average = 0.00025648
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 12)
Injected flit rate average = 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00217106 (at node 12)
Accepted flit rate average= 0.000277275
	minimum = 0 (at node 0)
	maximum = 0.00531537 (at node 12)
Injected packet length average = 1.08108
Accepted packet length average = 1.08108
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7373 (91 samples)
	minimum = 5 (91 samples)
	maximum = 211.473 (91 samples)
Network latency average = 20.4385 (91 samples)
	minimum = 5 (91 samples)
	maximum = 208.637 (91 samples)
Flit latency average = 19.5916 (91 samples)
	minimum = 5 (91 samples)
	maximum = 208.209 (91 samples)
Fragmentation average = 0.00182781 (91 samples)
	minimum = 0 (91 samples)
	maximum = 43.4396 (91 samples)
Injected packet rate average = 0.0598042 (91 samples)
	minimum = 0.017649 (91 samples)
	maximum = 0.174322 (91 samples)
Accepted packet rate average = 0.0598042 (91 samples)
	minimum = 0.0173113 (91 samples)
	maximum = 0.0985588 (91 samples)
Injected flit rate average = 0.0636508 (91 samples)
	minimum = 0.0228524 (91 samples)
	maximum = 0.174504 (91 samples)
Accepted flit rate average = 0.0636508 (91 samples)
	minimum = 0.0231368 (91 samples)
	maximum = 0.0985926 (91 samples)
Injected packet size average = 1.06432 (91 samples)
Accepted packet size average = 1.06432 (91 samples)
Hops average = 1 (91 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 20 sec (8300 sec)
gpgpu_simulation_rate = 31122 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 2602230x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6962 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 92 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 92: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 92 
kernel_stream_id = 81604379321
gpu_sim_cycle = 23489
gpu_sim_insn = 19680
gpu_ipc =       0.8378
gpu_tot_sim_cycle = 2257472
gpu_tot_sim_insn = 258337880
gpu_tot_ipc =     114.4368
gpu_tot_issued_cta = 10942
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.0899% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0060
partiton_level_parallism_total  =       0.2801
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7419
L2_BW  =       0.4787 GB/Sec
L2_BW_total  =      21.4740 GB/Sec
gpu_total_sim_rate=30717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270432
	L1I_total_cache_misses = 78645
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48090, Miss = 29181, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46843, Miss = 28210, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46874, Miss = 28963, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47373, Miss = 28809, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46764, Miss = 28745, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46814, Miss = 28753, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46126, Miss = 27967, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706705
	L1D_total_cache_misses = 430649
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254610
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 610

Total_core_cache_fail_stats:
ctas_completed 10942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 270027360
gpgpu_n_tot_w_icount = 8438355
gpgpu_n_stall_shd_mem = 491767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419536
gpgpu_n_mem_write_global = 182481
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8387584
gpgpu_n_store_insn = 2919696
gpgpu_n_shmem_insn = 93956264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8096928
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677361	W0_Idle:15521965	W0_Scoreboard:11608379	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762152
single_issue_nums: WS0:4401165	WS1:4037190	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356288 {8:419536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13138632 {72:182481,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67125760 {40:1678144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919696 {8:364962,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1118074 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28811 	1154 	206 	528121 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236869 	267153 	257907 	310844 	761281 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1734 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4498      4234      3904      4421      4219      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4251      4518      3793      3726      4071      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4875      4167      4136      4169      4646      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2903266 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04286
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2951237i bk1: 3484a 2943134i bk2: 2302a 2955819i bk3: 2998a 2949295i bk4: 2574a 2951135i bk5: 3450a 2942573i bk6: 2602a 2953221i bk7: 3480a 2945833i bk8: 2752a 2949844i bk9: 3918a 2939924i bk10: 2126a 2953265i bk11: 2950a 2947307i bk12: 1940a 2956696i bk13: 2752a 2947967i bk14: 1804a 2958415i bk15: 2574a 2952212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.042863 
total_CMD = 2979795 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2703357 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2979795 
n_nop = 2903266 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004312 
CoL_Bus_Util = 0.021431 
Either_Row_CoL_Bus_Util = 0.025683 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.002352 
queue_avg = 0.663967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2892868 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.04904
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2943824i bk1: 3722a 2938658i bk2: 2702a 2950109i bk3: 3234a 2944769i bk4: 3134a 2942109i bk5: 3726a 2935354i bk6: 3180a 2943883i bk7: 3700a 2942006i bk8: 3604a 2938989i bk9: 4156a 2936407i bk10: 2690a 2946950i bk11: 3058a 2943681i bk12: 2392a 2949011i bk13: 2832a 2944061i bk14: 2230a 2954232i bk15: 2698a 2949951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049045 
total_CMD = 2979795 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2676766 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2979795 
n_nop = 2892868 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004725 
CoL_Bus_Util = 0.024522 
Either_Row_CoL_Bus_Util = 0.029172 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002588 
queue_avg = 0.806823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2903158 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04285
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2943479i bk1: 2558a 2951413i bk2: 3016a 2949381i bk3: 2296a 2955330i bk4: 3432a 2943461i bk5: 2576a 2950666i bk6: 3504a 2945731i bk7: 2590a 2952842i bk8: 3916a 2939965i bk9: 2750a 2950191i bk10: 3042a 2947025i bk11: 2014a 2955487i bk12: 2740a 2947468i bk13: 1936a 2956798i bk14: 2594a 2951537i bk15: 1772a 2958607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042855 
total_CMD = 2979795 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2701893 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2979795 
n_nop = 2903158 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004361 
CoL_Bus_Util = 0.021427 
Either_Row_CoL_Bus_Util = 0.025719 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002688 
queue_avg = 0.642516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.642516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2892700 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.04906
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2938302i bk1: 3020a 2943689i bk2: 3246a 2944147i bk3: 2696a 2949946i bk4: 3726a 2936587i bk5: 3148a 2941814i bk6: 3708a 2941920i bk7: 3164a 2944259i bk8: 4154a 2935435i bk9: 3626a 2937964i bk10: 3158a 2944803i bk11: 2560a 2945888i bk12: 2840a 2943017i bk13: 2384a 2950358i bk14: 2724a 2948634i bk15: 2220a 2954846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049056 
total_CMD = 2979795 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2675669 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2979795 
n_nop = 2892700 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004777 
CoL_Bus_Util = 0.024528 
Either_Row_CoL_Bus_Util = 0.029229 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.002618 
queue_avg = 0.799194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.799194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2903475 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04269
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2951762i bk1: 3448a 2943011i bk2: 2322a 2956361i bk3: 2994a 2948990i bk4: 2556a 2950461i bk5: 3446a 2941695i bk6: 2606a 2953219i bk7: 3476a 2945585i bk8: 2724a 2949464i bk9: 3912a 2939533i bk10: 2098a 2954190i bk11: 2920a 2946072i bk12: 1926a 2956189i bk13: 2746a 2947634i bk14: 1800a 2959198i bk15: 2572a 2952721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.042694 
total_CMD = 2979795 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2704694 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2979795 
n_nop = 2903475 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004335 
CoL_Bus_Util = 0.021347 
Either_Row_CoL_Bus_Util = 0.025612 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002725 
queue_avg = 0.660422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.660422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2979795 n_nop=2896156 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.0477
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2945138i bk1: 3420a 2941172i bk2: 2722a 2948835i bk3: 3136a 2946120i bk4: 3130a 2940915i bk5: 3592a 2938171i bk6: 3180a 2943780i bk7: 3584a 2942948i bk8: 3584a 2938695i bk9: 3930a 2937447i bk10: 2610a 2945943i bk11: 2900a 2945324i bk12: 2372a 2948570i bk13: 2728a 2948572i bk14: 2234a 2952459i bk15: 2610a 2951904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.047697 
total_CMD = 2979795 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2693611 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2979795 
n_nop = 2896156 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004295 
CoL_Bus_Util = 0.023848 
Either_Row_CoL_Bus_Util = 0.028069 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002654 
queue_avg = 0.738084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.738084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159002, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190248, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174068, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 200160, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188372, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159572, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 198114, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176320, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156996, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188968, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 175024, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 197308, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2164152
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1726
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 312
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2164152
icnt_total_pkts_simt_to_mem=814767
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04821
	minimum = 5
	maximum = 6
Network latency average = 5.04821
	minimum = 5
	maximum = 6
Slowest packet = 2796305
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2978245
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.00600281 (at node 13)
Accepted packet rate average = 0.00101387
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 13)
Injected flit rate average = 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.00732258 (at node 13)
Accepted flit rate average= 0.00106275
	minimum = 0 (at node 0)
	maximum = 0.0213717 (at node 13)
Injected packet length average = 1.04821
Accepted packet length average = 1.04821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5559 (92 samples)
	minimum = 5 (92 samples)
	maximum = 209.239 (92 samples)
Network latency average = 20.2712 (92 samples)
	minimum = 5 (92 samples)
	maximum = 206.435 (92 samples)
Flit latency average = 19.433 (92 samples)
	minimum = 5 (92 samples)
	maximum = 206 (92 samples)
Fragmentation average = 0.00180794 (92 samples)
	minimum = 0 (92 samples)
	maximum = 42.9674 (92 samples)
Injected packet rate average = 0.0591652 (92 samples)
	minimum = 0.0174572 (92 samples)
	maximum = 0.172493 (92 samples)
Accepted packet rate average = 0.0591652 (92 samples)
	minimum = 0.0171231 (92 samples)
	maximum = 0.0977198 (92 samples)
Injected flit rate average = 0.0629705 (92 samples)
	minimum = 0.022604 (92 samples)
	maximum = 0.172687 (92 samples)
Accepted flit rate average = 0.0629705 (92 samples)
	minimum = 0.0228853 (92 samples)
	maximum = 0.0977532 (92 samples)
Injected packet size average = 1.06432 (92 samples)
Accepted packet size average = 1.06432 (92 samples)
Hops average = 1 (92 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 10 sec (8410 sec)
gpgpu_simulation_rate = 30717 (inst/sec)
gpgpu_simulation_rate = 268 (cycle/sec)
gpgpu_silicon_slowdown = 2611940x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c6aec (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 93 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 93: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 93 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 1496
gpu_sim_insn = 23808
gpu_ipc =      15.9144
gpu_tot_sim_cycle = 2258968
gpu_tot_sim_insn = 258361688
gpu_tot_ipc =     114.3716
gpu_tot_issued_cta = 10943
gpu_occupancy = 16.4840% 
gpu_tot_occupancy = 29.0889% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0321
partiton_level_parallism_total  =       0.2799
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7418
L2_BW  =       2.3957 GB/Sec
L2_BW_total  =      21.4614 GB/Sec
gpu_total_sim_rate=30695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4270808
	L1I_total_cache_misses = 78645
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47262, Miss = 28590, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48090, Miss = 29181, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46843, Miss = 28210, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46874, Miss = 28963, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47373, Miss = 28809, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46764, Miss = 28745, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46814, Miss = 28753, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46190, Miss = 27999, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706769
	L1D_total_cache_misses = 430681
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 254634
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1031896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22632
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18103
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130064
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44390
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1054528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10943, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
48699, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 270051168
gpgpu_n_tot_w_icount = 8439099
gpgpu_n_stall_shd_mem = 491799
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419568
gpgpu_n_mem_write_global = 182497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388352
gpgpu_n_store_insn = 2919952
gpgpu_n_shmem_insn = 93964968
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097696
gpgpu_n_shmem_bkconflict = 126728
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677421	W0_Idle:15522349	W0_Scoreboard:11610181	W1:9796	W2:9176	W3:8556	W4:7936	W5:7316	W6:6696	W7:6076	W8:5456	W9:4836	W10:4216	W11:3596	W12:2976	W13:2356	W14:1736	W15:1054	W16:594425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4401537	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356544 {8:419568,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13139784 {72:182497,}
traffic_breakdown_coretomem[INST_ACC_R] = 242032 {8:30254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67130880 {40:1678272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2919952 {8:364994,}
traffic_breakdown_memtocore[INST_ACC_R] = 4840640 {40:121016,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1118234 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28811 	1154 	206 	528169 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	236910 	267208 	257948 	310867 	761281 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1737 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4498      4234      3906      4421      4220      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4251      4518      3796      3726      4073      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4875      4167      4138      4170      4646      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2905240 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04283
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2953211i bk1: 3484a 2945108i bk2: 2302a 2957793i bk3: 2998a 2951269i bk4: 2574a 2953109i bk5: 3450a 2944547i bk6: 2602a 2955195i bk7: 3480a 2947807i bk8: 2752a 2951818i bk9: 3918a 2941898i bk10: 2126a 2955239i bk11: 2950a 2949281i bk12: 1940a 2958670i bk13: 2752a 2949941i bk14: 1804a 2960389i bk15: 2574a 2954186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.042834 
total_CMD = 2981769 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2705331 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 2981769 
n_nop = 2905240 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004309 
CoL_Bus_Util = 0.021417 
Either_Row_CoL_Bus_Util = 0.025666 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.002352 
queue_avg = 0.663528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2894842 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.04901
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2945798i bk1: 3722a 2940632i bk2: 2702a 2952083i bk3: 3234a 2946743i bk4: 3134a 2944083i bk5: 3726a 2937328i bk6: 3180a 2945857i bk7: 3700a 2943980i bk8: 3604a 2940963i bk9: 4156a 2938381i bk10: 2690a 2948924i bk11: 3058a 2945655i bk12: 2392a 2950985i bk13: 2832a 2946035i bk14: 2230a 2956206i bk15: 2698a 2951925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049013 
total_CMD = 2981769 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2678740 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 2981769 
n_nop = 2894842 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004722 
CoL_Bus_Util = 0.024506 
Either_Row_CoL_Bus_Util = 0.029153 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002588 
queue_avg = 0.806289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2905132 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04283
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2945453i bk1: 2558a 2953387i bk2: 3016a 2951355i bk3: 2296a 2957304i bk4: 3432a 2945435i bk5: 2576a 2952640i bk6: 3504a 2947705i bk7: 2590a 2954816i bk8: 3916a 2941939i bk9: 2750a 2952165i bk10: 3042a 2948999i bk11: 2014a 2957461i bk12: 2740a 2949442i bk13: 1936a 2958772i bk14: 2594a 2953511i bk15: 1772a 2960581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042826 
total_CMD = 2981769 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2703867 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 2981769 
n_nop = 2905132 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004358 
CoL_Bus_Util = 0.021413 
Either_Row_CoL_Bus_Util = 0.025702 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002688 
queue_avg = 0.642090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.64209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2894674 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.04902
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2940276i bk1: 3020a 2945663i bk2: 3246a 2946121i bk3: 2696a 2951920i bk4: 3726a 2938561i bk5: 3148a 2943788i bk6: 3708a 2943894i bk7: 3164a 2946233i bk8: 4154a 2937409i bk9: 3626a 2939938i bk10: 3158a 2946777i bk11: 2560a 2947862i bk12: 2840a 2944991i bk13: 2384a 2952332i bk14: 2724a 2950608i bk15: 2220a 2956820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.049024 
total_CMD = 2981769 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2677643 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 2981769 
n_nop = 2894674 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004774 
CoL_Bus_Util = 0.024512 
Either_Row_CoL_Bus_Util = 0.029209 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002618 
queue_avg = 0.798665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.798665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2905449 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04267
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2953736i bk1: 3448a 2944985i bk2: 2322a 2958335i bk3: 2994a 2950964i bk4: 2556a 2952435i bk5: 3446a 2943669i bk6: 2606a 2955193i bk7: 3476a 2947559i bk8: 2724a 2951438i bk9: 3912a 2941507i bk10: 2098a 2956164i bk11: 2920a 2948046i bk12: 1926a 2958163i bk13: 2746a 2949608i bk14: 1800a 2961172i bk15: 2572a 2954695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.042666 
total_CMD = 2981769 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2706668 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 2981769 
n_nop = 2905449 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004332 
CoL_Bus_Util = 0.021333 
Either_Row_CoL_Bus_Util = 0.025596 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.002725 
queue_avg = 0.659984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.659984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2981769 n_nop=2898130 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.04766
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2947112i bk1: 3420a 2943146i bk2: 2722a 2950809i bk3: 3136a 2948094i bk4: 3130a 2942889i bk5: 3592a 2940145i bk6: 3180a 2945754i bk7: 3584a 2944922i bk8: 3584a 2940669i bk9: 3930a 2939421i bk10: 2610a 2947917i bk11: 2900a 2947298i bk12: 2372a 2950544i bk13: 2728a 2950546i bk14: 2234a 2954433i bk15: 2610a 2953878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.047665 
total_CMD = 2981769 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2695585 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 2981769 
n_nop = 2898130 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004292 
CoL_Bus_Util = 0.023832 
Either_Row_CoL_Bus_Util = 0.028050 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002654 
queue_avg = 0.737595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.737595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159002, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190248, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174068, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 200214, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188372, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159572, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 198170, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176320, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 156996, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188968, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 175024, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 197358, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2164312
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1725
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16232
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 437748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88780
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18116
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2164312
icnt_total_pkts_simt_to_mem=814831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3558
	minimum = 5
	maximum = 38
Network latency average = 12.1731
	minimum = 5
	maximum = 38
Slowest packet = 2796513
Flit latency average = 11.5893
	minimum = 5
	maximum = 38
Slowest flit = 2978994
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00514953
	minimum = 0 (at node 0)
	maximum = 0.0374332 (at node 21)
Accepted packet rate average = 0.00514953
	minimum = 0 (at node 0)
	maximum = 0.106952 (at node 14)
Injected flit rate average = 0.00554565
	minimum = 0 (at node 0)
	maximum = 0.0427807 (at node 14)
Accepted flit rate average= 0.00554565
	minimum = 0 (at node 0)
	maximum = 0.106952 (at node 14)
Injected packet length average = 1.07692
Accepted packet length average = 1.07692
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.457 (93 samples)
	minimum = 5 (93 samples)
	maximum = 207.398 (93 samples)
Network latency average = 20.1841 (93 samples)
	minimum = 5 (93 samples)
	maximum = 204.624 (93 samples)
Flit latency average = 19.3487 (93 samples)
	minimum = 5 (93 samples)
	maximum = 204.194 (93 samples)
Fragmentation average = 0.0017885 (93 samples)
	minimum = 0 (93 samples)
	maximum = 42.5054 (93 samples)
Injected packet rate average = 0.0585844 (93 samples)
	minimum = 0.0172694 (93 samples)
	maximum = 0.17104 (93 samples)
Accepted packet rate average = 0.0585844 (93 samples)
	minimum = 0.016939 (93 samples)
	maximum = 0.0978191 (93 samples)
Injected flit rate average = 0.062353 (93 samples)
	minimum = 0.0223609 (93 samples)
	maximum = 0.17129 (93 samples)
Accepted flit rate average = 0.062353 (93 samples)
	minimum = 0.0226392 (93 samples)
	maximum = 0.0978521 (93 samples)
Injected packet size average = 1.06433 (93 samples)
Accepted packet size average = 1.06433 (93 samples)
Hops average = 1 (93 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 17 sec (8417 sec)
gpgpu_simulation_rate = 30695 (inst/sec)
gpgpu_simulation_rate = 268 (cycle/sec)
gpgpu_silicon_slowdown = 2611940x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68b86a28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a24..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68b86a20..

GPGPU-Sim PTX: cudaLaunch for 0x0x584bb15c67d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 94 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 94: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 94 
kernel_stream_id = 137432479484328
gpu_sim_cycle = 25917
gpu_sim_insn = 19880
gpu_ipc =       0.7671
gpu_tot_sim_cycle = 2284885
gpu_tot_sim_insn = 258381568
gpu_tot_ipc =     113.0830
gpu_tot_issued_cta = 10944
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 29.0513% 
max_total_param_size = 0
gpu_stall_dramfull = 201228
gpu_stall_icnt2sh    = 364470
partiton_level_parallism =       0.0014
partiton_level_parallism_total  =       0.2768
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7417
L2_BW  =       0.1020 GB/Sec
L2_BW_total  =      21.2191 GB/Sec
gpu_total_sim_rate=30255

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4272480
	L1I_total_cache_misses = 78651
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52216
L1D_cache:
	L1D_cache_core[0]: Access = 47293, Miss = 28606, Miss_rate = 0.605, Pending_hits = 2981, Reservation_fails = 19856
	L1D_cache_core[1]: Access = 47198, Miss = 28830, Miss_rate = 0.611, Pending_hits = 3137, Reservation_fails = 22187
	L1D_cache_core[2]: Access = 47455, Miss = 28996, Miss_rate = 0.611, Pending_hits = 2770, Reservation_fails = 19171
	L1D_cache_core[3]: Access = 46702, Miss = 28883, Miss_rate = 0.618, Pending_hits = 2837, Reservation_fails = 22840
	L1D_cache_core[4]: Access = 47182, Miss = 28344, Miss_rate = 0.601, Pending_hits = 3129, Reservation_fails = 20537
	L1D_cache_core[5]: Access = 47869, Miss = 29286, Miss_rate = 0.612, Pending_hits = 3054, Reservation_fails = 16777
	L1D_cache_core[6]: Access = 47167, Miss = 28782, Miss_rate = 0.610, Pending_hits = 3080, Reservation_fails = 19818
	L1D_cache_core[7]: Access = 46986, Miss = 28310, Miss_rate = 0.603, Pending_hits = 3019, Reservation_fails = 18709
	L1D_cache_core[8]: Access = 48090, Miss = 29181, Miss_rate = 0.607, Pending_hits = 2912, Reservation_fails = 17334
	L1D_cache_core[9]: Access = 46843, Miss = 28210, Miss_rate = 0.602, Pending_hits = 3158, Reservation_fails = 22421
	L1D_cache_core[10]: Access = 46874, Miss = 28963, Miss_rate = 0.618, Pending_hits = 2931, Reservation_fails = 26113
	L1D_cache_core[11]: Access = 47373, Miss = 28809, Miss_rate = 0.608, Pending_hits = 2885, Reservation_fails = 23028
	L1D_cache_core[12]: Access = 46764, Miss = 28745, Miss_rate = 0.615, Pending_hits = 2964, Reservation_fails = 22350
	L1D_cache_core[13]: Access = 46814, Miss = 28753, Miss_rate = 0.614, Pending_hits = 3003, Reservation_fails = 23066
	L1D_cache_core[14]: Access = 46190, Miss = 27999, Miss_rate = 0.606, Pending_hits = 2755, Reservation_fails = 24293
	L1D_total_cache_accesses = 706800
	L1D_total_cache_misses = 430697
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 44615
	L1D_total_cache_reservation_fails = 318500
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 254640
	L1C_total_cache_misses = 90
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9836
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64110
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1033562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22638
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17433
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 18103
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130080
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44405
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1056200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 88387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 56
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 54328
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17433
ctas_completed 10944, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
51648, 23505, 13857, 13857, 13857, 13857, 13857, 13857, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 13392, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12927, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12555, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 12183, 
gpgpu_n_tot_thrd_icount = 270145536
gpgpu_n_tot_w_icount = 8442048
gpgpu_n_stall_shd_mem = 492303
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 419584
gpgpu_n_mem_write_global = 182512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 2920192
gpgpu_n_shmem_insn = 93969664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8097792
gpgpu_n_shmem_bkconflict = 127232
gpgpu_n_l1cache_bkconflict = 31759
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 127232
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31759
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 333312
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1677421	W0_Idle:15551167	W0_Scoreboard:11630246	W1:10112	W2:9472	W3:8832	W4:8192	W5:7552	W6:6912	W7:6272	W8:5632	W9:4992	W10:4352	W11:3712	W12:3072	W13:2432	W14:1792	W15:1088	W16:594736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7762896
single_issue_nums: WS0:4404486	WS1:4037562	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3356672 {8:419584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13140864 {72:182512,}
traffic_breakdown_coretomem[INST_ACC_R] = 242080 {8:30260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67133440 {40:1678336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2920192 {8:365024,}
traffic_breakdown_memtocore[INST_ACC_R] = 4841600 {40:121040,}
maxmflatency = 1586 
max_icnt2mem_latency = 1812 
maxmrqlatency = 833 
max_icnt2sh_latency = 270 
averagemflatency = 281 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 63 
mrq_lat_table:116897 	25738 	21542 	35069 	79896 	67449 	29922 	6970 	1676 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1118328 	753792 	155926 	15344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28817 	1154 	206 	528200 	29326 	28253 	11782 	3741 	892 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	237004 	267208 	257948 	310867 	761281 	209036 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1746 	537 	48 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        93       128       102       128        95       129       115       128       123       139       100       128        80       135       106       128 
dram[1]:       128       128       128       128       139       128       128       128       135       137       128       128       139       133       128       128 
dram[2]:       128        89       128       112       128        95       128       115       139       115       128       102       137        78       128       106 
dram[3]:       128       128       128       128       128       138       128       128       137       132       128       128       135       138       128       128 
dram[4]:        80       128        99       128        95       128       122       128       123       138       104       128        78       136       108       128 
dram[5]:       128       129       130       128       139       130       130       128       130       140       128       128       140       131       128       128 
maximum service time to same row:
dram[0]:     17310     25899     21536     15777     24112     18976     33556     19071     25492     21284     33885     22635     21762     24629     25566     27705 
dram[1]:     16730     24850     15756     15679     19009     18153     19261     19040     24719     21360     23102     24141     24360     24459     27138     26199 
dram[2]:     16100     16625     15790     21235     18646     33513     19010     33584     21282     33546     23091     33912     24619     22350     27116     26528 
dram[3]:     13503     15319     15669     15781     18131     19695     19119     18969     21350     24698     24756     22669     24432     24377     25766     25525 
dram[4]:     21350     13728     20956     15778     33544     19283     33519     19007     33563     21334     33934     22659     22053     24619     26134     27150 
dram[5]:     29741     11394     17083     15665     19681     23779     23806     24492     21166     33063     22078     28635     24360     24431     26079     25765 
average row accesses per activate:
dram[0]:  8.276808  9.541323  9.326347 10.082524  7.968037  9.417822  8.769231  9.917526  8.466063  9.450088  8.146893  9.741627  9.845283 10.520891 10.284519 11.446945 
dram[1]:  9.568345  9.938124 10.871345 10.155056  9.230107  8.716695  9.083333 10.454361  8.712523  9.549669  8.901205 10.047170 10.588997 10.218182 11.010753 11.990477 
dram[2]:  9.378543  7.856471 10.165450  8.673184  9.587045  8.264775  9.983505  8.331754  9.450088  8.425675  9.439189  8.216867 10.264305  9.988505 11.380953  9.869388 
dram[3]:  9.762745  9.228638 10.145413 10.616046  8.789116  8.788187 10.586065  9.203821  9.209265  9.007246 10.646489  8.645320  9.979747 10.559871 11.046377 10.648084 
dram[4]:  8.012165  9.461856  9.477342  9.923445  8.018518  9.345776  8.709359  9.944099  8.237778  9.238013  8.376471  9.227586 10.007722 10.630986 10.098765 11.427652 
dram[5]: 10.592690 10.510441 11.772307 10.852792  9.670354  9.363461 10.195402 11.306265  9.266294  9.887454  9.444445  9.932331 10.623795 12.325582 12.057471 12.604240 
average row locality = 385368/39900 = 9.658346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       942      1406       974      1410      1117      1627      1112      1622      1203      1830       917      1369       819      1275       786      1198 
dram[1]:      1202      1535      1246      1539      1438      1769      1450      1751      1644      1970      1232      1449      1093      1356      1029      1291 
dram[2]:      1408       953      1420       966      1623      1121      1636      1102      1831      1207      1407       862      1278       820      1207       774 
dram[3]:      1532      1208      1547      1235      1767      1448      1759      1437      1968      1655      1497      1168      1356      1092      1303      1019 
dram[4]:       936      1412       976      1408      1105      1629      1109      1619      1195      1832       907      1341       813      1276       786      1194 
dram[5]:      1277      1385      1334      1394      1520      1600      1525      1585      1697      1784      1267      1310      1142      1233      1099      1169 
total dram writes = 127066
bank skew: 1970/774 = 2.55
chip skew: 22994/19538 = 1.18
average mf latency per bank:
dram[0]:       6174      4632      5941      4923      5221      4120      5497      4179      5049      3962      5450      4346      5451      4096      5119      4314
dram[1]:       4947      4808      4984      4782      4603      4434      4921      4498      4234      3907      4421      4222      4097      3803      4455      4170
dram[2]:       4564      5720      4820      5759      4065      4945      3972      5462      3765      4895      4024      5644      3662      5306      4062      5331
dram[3]:       4552      4751      4649      4943      4202      4300      4251      4518      3797      3726      4074      4103      3770      3784      4067      4193
dram[4]:       6395      4484      5919      4838      5195      3934      5375      3986      4911      3676      5329      4002      5533      3571      5365      4225
dram[5]:       4632      5150      4650      5316      4294      4739      4551      4875      4167      4139      4171      4647      3889      4113      4074      4527
maximum mf latency per bank:
dram[0]:       1207      1335      1153      1366      1105      1323      1267      1173      1391      1169      1529      1163      1582      1137      1586      1263
dram[1]:       1129      1050      1120      1145      1123      1442      1126      1454      1079      1464      1148      1471      1060       929      1132       951
dram[2]:       1333      1238      1426      1216      1387      1103       968      1272       969      1355       974      1495      1205      1487      1253      1418
dram[3]:       1057      1245      1131      1135      1489      1256      1503      1253      1381      1246      1384      1250      1026      1096       952      1141
dram[4]:       1176      1343      1173      1428      1106      1396      1217       945      1354       939      1503       966      1561       989      1551      1204
dram[5]:       1055       975      1179      1185      1184      1498      1176      1505      1187      1479      1074      1499      1041       981      1028       947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2939450 n_act=6432 n_pre=6416 n_ref_event=0 n_req=60294 n_rd=44254 n_rd_L2_A=0 n_write=0 n_wr_bk=19607 bw_util=0.04235
n_activity=341306 dram_eff=0.3742
bk0: 2548a 2987421i bk1: 3484a 2979318i bk2: 2302a 2992003i bk3: 2998a 2985479i bk4: 2574a 2987319i bk5: 3450a 2978757i bk6: 2602a 2989405i bk7: 3480a 2982017i bk8: 2752a 2986028i bk9: 3918a 2976108i bk10: 2126a 2989449i bk11: 2950a 2983491i bk12: 1940a 2992880i bk13: 2752a 2984151i bk14: 1804a 2994599i bk15: 2574a 2988396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893505
Row_Buffer_Locality_read = 0.944773
Row_Buffer_Locality_write = 0.752057
Bank_Level_Parallism = 1.967839
Bank_Level_Parallism_Col = 1.929733
Bank_Level_Parallism_Ready = 1.155504
write_to_read_ratio_blp_rw_average = 0.498343
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.042348 
total_CMD = 3015979 
util_bw = 127722 
Wasted_Col = 100966 
Wasted_Row = 47750 
Idle = 2739541 

BW Util Bottlenecks: 
RCDc_limit = 23581 
RCDWRc_limit = 19354 
WTRc_limit = 16179 
RTWc_limit = 65346 
CCDLc_limit = 51457 
rwq = 0 
CCDLc_limit_alone = 34564 
WTRc_limit_alone = 14495 
RTWc_limit_alone = 50137 

Commands details: 
total_CMD = 3015979 
n_nop = 2939450 
Read = 44254 
Write = 0 
L2_Alloc = 0 
L2_WB = 19607 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 60294 
total_req = 63861 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 63861 
Row_Bus_Util =  0.004260 
CoL_Bus_Util = 0.021174 
Either_Row_CoL_Bus_Util = 0.025375 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.002352 
queue_avg = 0.656001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.656001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2929052 n_act=7048 n_pre=7032 n_ref_event=0 n_req=68898 n_rd=50078 n_rd_L2_A=0 n_write=0 n_wr_bk=22994 bw_util=0.04846
n_activity=367792 dram_eff=0.3974
bk0: 3020a 2980008i bk1: 3722a 2974842i bk2: 2702a 2986293i bk3: 3234a 2980953i bk4: 3134a 2978293i bk5: 3726a 2971538i bk6: 3180a 2980067i bk7: 3700a 2978190i bk8: 3604a 2975173i bk9: 4156a 2972591i bk10: 2690a 2983134i bk11: 3058a 2979865i bk12: 2392a 2985195i bk13: 2832a 2980245i bk14: 2230a 2990416i bk15: 2698a 2986135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897907
Row_Buffer_Locality_read = 0.946064
Row_Buffer_Locality_write = 0.769766
Bank_Level_Parallism = 2.135649
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.191806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048457 
total_CMD = 3015979 
util_bw = 146144 
Wasted_Col = 108390 
Wasted_Row = 48495 
Idle = 2712950 

BW Util Bottlenecks: 
RCDc_limit = 25164 
RCDWRc_limit = 19916 
WTRc_limit = 19597 
RTWc_limit = 77076 
CCDLc_limit = 55164 
rwq = 0 
CCDLc_limit_alone = 36702 
WTRc_limit_alone = 17654 
RTWc_limit_alone = 60557 

Commands details: 
total_CMD = 3015979 
n_nop = 2929052 
Read = 50078 
Write = 0 
L2_Alloc = 0 
L2_WB = 22994 
n_act = 7048 
n_pre = 7032 
n_ref = 0 
n_req = 68898 
total_req = 73072 

Dual Bus Interface Util: 
issued_total_row = 14080 
issued_total_col = 73072 
Row_Bus_Util =  0.004668 
CoL_Bus_Util = 0.024228 
Either_Row_CoL_Bus_Util = 0.028822 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.002588 
queue_avg = 0.797143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2939342 n_act=6505 n_pre=6489 n_ref_event=0 n_req=60278 n_rd=44234 n_rd_L2_A=0 n_write=0 n_wr_bk=19615 bw_util=0.04234
n_activity=342998 dram_eff=0.3723
bk0: 3498a 2979663i bk1: 2558a 2987597i bk2: 3016a 2985565i bk3: 2296a 2991514i bk4: 3432a 2979645i bk5: 2576a 2986850i bk6: 3504a 2981915i bk7: 2590a 2989026i bk8: 3916a 2976149i bk9: 2750a 2986375i bk10: 3042a 2983209i bk11: 2014a 2991671i bk12: 2740a 2983652i bk13: 1936a 2992982i bk14: 2594a 2987721i bk15: 1772a 2994791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892316
Row_Buffer_Locality_read = 0.944093
Row_Buffer_Locality_write = 0.749564
Bank_Level_Parallism = 1.950570
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.161403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.042340 
total_CMD = 3015979 
util_bw = 127698 
Wasted_Col = 101585 
Wasted_Row = 48619 
Idle = 2738077 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 19464 
WTRc_limit = 16384 
RTWc_limit = 63457 
CCDLc_limit = 50891 
rwq = 0 
CCDLc_limit_alone = 34274 
WTRc_limit_alone = 14772 
RTWc_limit_alone = 48452 

Commands details: 
total_CMD = 3015979 
n_nop = 2939342 
Read = 44234 
Write = 0 
L2_Alloc = 0 
L2_WB = 19615 
n_act = 6505 
n_pre = 6489 
n_ref = 0 
n_req = 60278 
total_req = 63849 

Dual Bus Interface Util: 
issued_total_row = 12994 
issued_total_col = 63849 
Row_Bus_Util =  0.004308 
CoL_Bus_Util = 0.021170 
Either_Row_CoL_Bus_Util = 0.025410 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.002688 
queue_avg = 0.634807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.634807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2928884 n_act=7125 n_pre=7109 n_ref_event=0 n_req=68915 n_rd=50098 n_rd_L2_A=0 n_write=0 n_wr_bk=22991 bw_util=0.04847
n_activity=368462 dram_eff=0.3967
bk0: 3724a 2974486i bk1: 3020a 2979873i bk2: 3246a 2980331i bk3: 2696a 2986130i bk4: 3726a 2972771i bk5: 3148a 2977998i bk6: 3708a 2978104i bk7: 3164a 2980443i bk8: 4154a 2971619i bk9: 3626a 2974148i bk10: 3158a 2980987i bk11: 2560a 2982072i bk12: 2840a 2979201i bk13: 2384a 2986542i bk14: 2724a 2984818i bk15: 2220a 2991030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896829
Row_Buffer_Locality_read = 0.945627
Row_Buffer_Locality_write = 0.766913
Bank_Level_Parallism = 2.134451
Bank_Level_Parallism_Col = 1.004576
Bank_Level_Parallism_Ready = 1.189500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048468 
total_CMD = 3015979 
util_bw = 146178 
Wasted_Col = 108573 
Wasted_Row = 49375 
Idle = 2711853 

BW Util Bottlenecks: 
RCDc_limit = 25494 
RCDWRc_limit = 19945 
WTRc_limit = 19148 
RTWc_limit = 78224 
CCDLc_limit = 54806 
rwq = 0 
CCDLc_limit_alone = 36531 
WTRc_limit_alone = 17336 
RTWc_limit_alone = 61761 

Commands details: 
total_CMD = 3015979 
n_nop = 2928884 
Read = 50098 
Write = 0 
L2_Alloc = 0 
L2_WB = 22991 
n_act = 7125 
n_pre = 7109 
n_ref = 0 
n_req = 68915 
total_req = 73089 

Dual Bus Interface Util: 
issued_total_row = 14234 
issued_total_col = 73089 
Row_Bus_Util =  0.004720 
CoL_Bus_Util = 0.024234 
Either_Row_CoL_Bus_Util = 0.028878 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.002618 
queue_avg = 0.789606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2939659 n_act=6467 n_pre=6451 n_ref_event=463904 n_req=60065 n_rd=44072 n_rd_L2_A=0 n_write=0 n_wr_bk=19538 bw_util=0.04218
n_activity=339577 dram_eff=0.3746
bk0: 2526a 2987946i bk1: 3448a 2979195i bk2: 2322a 2992545i bk3: 2994a 2985174i bk4: 2556a 2986645i bk5: 3446a 2977879i bk6: 2606a 2989403i bk7: 3476a 2981769i bk8: 2724a 2985648i bk9: 3912a 2975717i bk10: 2098a 2990374i bk11: 2920a 2982256i bk12: 1926a 2992373i bk13: 2746a 2983818i bk14: 1800a 2995382i bk15: 2572a 2988905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892583
Row_Buffer_Locality_read = 0.944273
Row_Buffer_Locality_write = 0.750141
Bank_Level_Parallism = 1.982629
Bank_Level_Parallism_Col = 1.932920
Bank_Level_Parallism_Ready = 1.152691
write_to_read_ratio_blp_rw_average = 0.496903
GrpLevelPara = 1.489247 

BW Util details:
bwutil = 0.042182 
total_CMD = 3015979 
util_bw = 127220 
Wasted_Col = 101110 
Wasted_Row = 46771 
Idle = 2740878 

BW Util Bottlenecks: 
RCDc_limit = 23604 
RCDWRc_limit = 19403 
WTRc_limit = 16856 
RTWc_limit = 65835 
CCDLc_limit = 51248 
rwq = 0 
CCDLc_limit_alone = 34138 
WTRc_limit_alone = 15194 
RTWc_limit_alone = 50387 

Commands details: 
total_CMD = 3015979 
n_nop = 2939659 
Read = 44072 
Write = 0 
L2_Alloc = 0 
L2_WB = 19538 
n_act = 6467 
n_pre = 6451 
n_ref = 463904 
n_req = 60065 
total_req = 63610 

Dual Bus Interface Util: 
issued_total_row = 12918 
issued_total_col = 63610 
Row_Bus_Util =  0.004283 
CoL_Bus_Util = 0.021091 
Either_Row_CoL_Bus_Util = 0.025305 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002725 
queue_avg = 0.652498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3015979 n_nop=2932340 n_act=6407 n_pre=6391 n_ref_event=0 n_req=66918 n_rd=48742 n_rd_L2_A=0 n_write=0 n_wr_bk=22321 bw_util=0.04712
n_activity=348453 dram_eff=0.4079
bk0: 3010a 2981322i bk1: 3420a 2977356i bk2: 2722a 2985019i bk3: 3136a 2982304i bk4: 3130a 2977099i bk5: 3592a 2974355i bk6: 3180a 2979964i bk7: 3584a 2979132i bk8: 3584a 2974879i bk9: 3930a 2973631i bk10: 2610a 2982127i bk11: 2900a 2981508i bk12: 2372a 2984754i bk13: 2728a 2984756i bk14: 2234a 2988643i bk15: 2610a 2988088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904480
Row_Buffer_Locality_read = 0.950556
Row_Buffer_Locality_write = 0.780920
Bank_Level_Parallism = 2.215469
Bank_Level_Parallism_Col = 2.155057
Bank_Level_Parallism_Ready = 1.190862
write_to_read_ratio_blp_rw_average = 0.528706
GrpLevelPara = 1.675247 

BW Util details:
bwutil = 0.047124 
total_CMD = 3015979 
util_bw = 142126 
Wasted_Col = 104619 
Wasted_Row = 39439 
Idle = 2729795 

BW Util Bottlenecks: 
RCDc_limit = 22258 
RCDWRc_limit = 17742 
WTRc_limit = 20048 
RTWc_limit = 84135 
CCDLc_limit = 50900 
rwq = 0 
CCDLc_limit_alone = 35689 
WTRc_limit_alone = 18421 
RTWc_limit_alone = 70551 

Commands details: 
total_CMD = 3015979 
n_nop = 2932340 
Read = 48742 
Write = 0 
L2_Alloc = 0 
L2_WB = 22321 
n_act = 6407 
n_pre = 6391 
n_ref = 0 
n_req = 66918 
total_req = 71063 

Dual Bus Interface Util: 
issued_total_row = 12798 
issued_total_col = 71063 
Row_Bus_Util =  0.004243 
CoL_Bus_Util = 0.023562 
Either_Row_CoL_Bus_Util = 0.027732 
Issued_on_Two_Bus_Simul_Util = 0.000074 
issued_two_Eff = 0.002654 
queue_avg = 0.729229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.729229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159006, Miss = 25122, Miss_rate = 0.158, Pending_hits = 8933, Reservation_fails = 7297
L2_cache_bank[1]: Access = 190248, Miss = 33688, Miss_rate = 0.177, Pending_hits = 11198, Reservation_fails = 9206
L2_cache_bank[2]: Access = 174072, Miss = 30404, Miss_rate = 0.175, Pending_hits = 10239, Reservation_fails = 8216
L2_cache_bank[3]: Access = 200244, Miss = 36030, Miss_rate = 0.180, Pending_hits = 11643, Reservation_fails = 12450
L2_cache_bank[4]: Access = 188376, Miss = 33846, Miss_rate = 0.180, Pending_hits = 11038, Reservation_fails = 8699
L2_cache_bank[5]: Access = 159572, Miss = 24940, Miss_rate = 0.156, Pending_hits = 9058, Reservation_fails = 9357
L2_cache_bank[6]: Access = 198208, Miss = 36202, Miss_rate = 0.183, Pending_hits = 11193, Reservation_fails = 8708
L2_cache_bank[7]: Access = 176320, Miss = 30224, Miss_rate = 0.171, Pending_hits = 10462, Reservation_fails = 7911
L2_cache_bank[8]: Access = 157000, Miss = 25016, Miss_rate = 0.159, Pending_hits = 8610, Reservation_fails = 6128
L2_cache_bank[9]: Access = 188968, Miss = 33580, Miss_rate = 0.178, Pending_hits = 11102, Reservation_fails = 8988
L2_cache_bank[10]: Access = 175028, Miss = 30264, Miss_rate = 0.173, Pending_hits = 10061, Reservation_fails = 6836
L2_cache_bank[11]: Access = 197388, Miss = 34130, Miss_rate = 0.173, Pending_hits = 10604, Reservation_fails = 7478
L2_total_cache_accesses = 2164430
L2_total_cache_misses = 373446
L2_total_cache_miss_rate = 0.1725
L2_total_cache_pending_hits = 124141
L2_total_cache_reservation_fails = 101274
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13667
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16256
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10243
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 438
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1300
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 437812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 88810
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 371
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 10243
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2164430
icnt_total_pkts_simt_to_mem=814883
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.35484
	minimum = 5
	maximum = 12
Network latency average = 5.09677
	minimum = 5
	maximum = 6
Slowest packet = 2796752
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 2979143
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000221505
	minimum = 0 (at node 1)
	maximum = 0.00146622 (at node 21)
Accepted packet rate average = 0.000221505
	minimum = 0 (at node 1)
	maximum = 0.004553 (at node 0)
Injected flit rate average = 0.000242941
	minimum = 0 (at node 1)
	maximum = 0.00200641 (at node 0)
Accepted flit rate average= 0.000242941
	minimum = 0 (at node 1)
	maximum = 0.004553 (at node 0)
Injected packet length average = 1.09677
Accepted packet length average = 1.09677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2857 (94 samples)
	minimum = 5 (94 samples)
	maximum = 205.319 (94 samples)
Network latency average = 20.0236 (94 samples)
	minimum = 5 (94 samples)
	maximum = 202.511 (94 samples)
Flit latency average = 19.196 (94 samples)
	minimum = 5 (94 samples)
	maximum = 202.074 (94 samples)
Fragmentation average = 0.00176947 (94 samples)
	minimum = 0 (94 samples)
	maximum = 42.0532 (94 samples)
Injected packet rate average = 0.0579635 (94 samples)
	minimum = 0.0170857 (94 samples)
	maximum = 0.169236 (94 samples)
Accepted packet rate average = 0.0579635 (94 samples)
	minimum = 0.0167588 (94 samples)
	maximum = 0.0968269 (94 samples)
Injected flit rate average = 0.0616922 (94 samples)
	minimum = 0.0221231 (94 samples)
	maximum = 0.169489 (94 samples)
Accepted flit rate average = 0.0616922 (94 samples)
	minimum = 0.0223984 (94 samples)
	maximum = 0.0968596 (94 samples)
Injected packet size average = 1.06433 (94 samples)
Accepted packet size average = 1.06433 (94 samples)
Hops average = 1 (94 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 20 sec (8540 sec)
gpgpu_simulation_rate = 30255 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 2621722x
Time consumed(ms): 8539061.568000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
