// Seed: 986356867
module module_0 ();
  logic id_1 = -1;
  always @(posedge 1 == -1'b0) begin : LABEL_0
    id_1 = -1;
  end
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  assign id_2 = $unsigned(90);
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2
    , id_14,
    output logic id_3,
    input supply0 id_4
    , id_15,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    output logic id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12
);
  always @(posedge ~(id_4))
    if ("") id_3 <= -1;
    else begin : LABEL_0
      id_8 = 1 ? -1 : id_2;
    end
  module_0 modCall_1 ();
endmodule
