{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476423472517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476423472524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 22:37:52 2016 " "Processing started: Thu Oct 13 22:37:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476423472524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476423472524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476423472524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476423472921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476423472970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476423472970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 14 14 " "Found 14 design units, including 14 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1 " "Found entity 2: DFF1" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF4 " "Found entity 3: DFF4" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF16 " "Found entity 4: DFF16" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF64 " "Found entity 5: DFF64" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_2to4 " "Found entity 6: decoder_2to4" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_5to32big " "Found entity 7: decoder_5to32big" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_3to8 " "Found entity 8: decoder_3to8" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "9 decoder_5to32 " "Found entity 9: decoder_5to32" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_2to1 " "Found entity 10: mux_2to1" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_4to1 " "Found entity 11: mux_4to1" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux_16to1 " "Found entity 12: mux_16to1" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux_32to1 " "Found entity 13: mux_32to1" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""} { "Info" "ISGN_ENTITY_NAME" "14 sixtyFour32to1mux " "Found entity 14: sixtyFour32to1mux" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476423472972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "testbench.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476423472975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476423472975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476423473015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32big decoder_5to32big:pickWriteRegister " "Elaborating entity \"decoder_5to32big\" for hierarchy \"decoder_5to32big:pickWriteRegister\"" {  } { { "regfile.sv" "pickWriteRegister" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423473083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF64 DFF64:eachRegister\[0\].register " "Elaborating entity \"DFF64\" for hierarchy \"DFF64:eachRegister\[0\].register\"" {  } { { "regfile.sv" "eachRegister\[0\].register" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423473089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF16 DFF64:eachRegister\[0\].register\|DFF16:dff1 " "Elaborating entity \"DFF16\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\"" {  } { { "regfile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423473096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1 " "Elaborating entity \"DFF4\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\"" {  } { { "regfile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423473103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF64:eachRegister\[0\].register\|DFF16:dff1\|DFF4:dff1\|DFF1:dff1\"" {  } { { "regfile.sv" "dff1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423473110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixtyFour32to1mux sixtyFour32to1mux:readRegister1 " "Elaborating entity \"sixtyFour32to1mux\" for hierarchy \"sixtyFour32to1mux:readRegister1\"" {  } { { "regfile.sv" "readRegister1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476423474257 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match regfile.sv(234) " "SystemVerilog error at regfile.sv(234): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 234 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Quartus II" 0 -1 1476423474262 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "in regfile.sv(234) " "SystemVerilog error at regfile.sv(234): can't pass value from actual to formal input \"in\" with incompatible type" {  } { { "regfile.sv" "" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 234 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Quartus II" 0 -1 1476423474262 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sixtyFour32to1mux:readRegister1 " "Can't elaborate user hierarchy \"sixtyFour32to1mux:readRegister1\"" {  } { { "regfile.sv" "readRegister1" { Text "C:/Users/MandeepPlaha/Documents/EE469-Lab1/regfile.sv" 25 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476423474265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MandeepPlaha/Documents/EE469-Lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/MandeepPlaha/Documents/EE469-Lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476423474305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476423474638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 22:37:54 2016 " "Processing ended: Thu Oct 13 22:37:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476423474638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476423474638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476423474638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476423474638 ""}
