

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 20:04:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51121|  51121|  51121|  51121|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51120|  51120|      3195|          -|          -|    16|    no    |
        | + Loop 1.1      |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |    112|    112|         4|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 11 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 12 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 14 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %.critedge" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 18 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_b_1 = getelementptr [16 x i14]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 19 'getelementptr' 'SeparableConv2D_0_b_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i14* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 20 'load' 'SeparableConv2D_0_b_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 21 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %trunc_ln26 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 22 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [16 x i14]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln28_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 23 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i14* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 24 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_b_2 = load i14* %SeparableConv2D_0_b_1, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 26 'load' 'SeparableConv2D_0_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i14* %SeparableConv2D_0_w_1, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 27 'load' 'SeparableConv2D_0_w_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln37_2_cast = sext i14 %SeparableConv2D_0_w_2 to i30" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 28 'sext' 'sext_ln37_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i14 %SeparableConv2D_0_b_2 to i19" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 29 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.critedge ], [ %out_h, %.preheader6.loopexit ]"   --->   Operation 31 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, -4" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 32 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 33 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 34 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 37 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln37_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 38 'bitconcatenate' 'shl_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i7 %shl_ln37_1 to i11" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 39 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i11 %zext_ln37_2, %zext_ln37_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 40 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 41 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %.preheader.preheader ], [ 0, %.preheader5.preheader ]"   --->   Operation 43 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 45 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 46 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 48 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln37 = add i11 %zext_ln35, %sub_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 49 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i11 %add_ln37 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 50 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i32 %sext_ln37 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'getelementptr' 'input_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'load' 'input_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %add_ln37 to i15" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 54 'sext' 'sext_ln43' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.81ns)   --->   "%add_ln43 = add i15 %zext_ln24, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 55 'add' 'add_ln43' <Predicate = (!icmp_ln33)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 56 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 57 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 57 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln37_13 = sext i16 %input_load to i30" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 58 'sext' 'sext_ln37_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i30 %sext_ln37_13, %sext_ln37_2_cast" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 59 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %mul_ln37, i32 13, i32 29)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.35>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln37_14 = sext i17 %tmp to i19" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 61 'sext' 'sext_ln37_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (2.10ns)   --->   "%buffer = add i19 %sext_ln37_14, %sext_ln31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 62 'add' 'buffer' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %buffer, i32 18)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 63 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i19 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 64 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp_4, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 65 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 66 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 67 'and' 'and_ln43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i15 %add_ln43 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 68 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_1 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 69 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 70 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [7]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/pointwise_conv2d.cpp:24) [7]  (0 ns)
	'getelementptr' operation ('SeparableConv2D_0_b_1', ../layers_c/pointwise_conv2d.cpp:25) [17]  (0 ns)
	'load' operation ('SeparableConv2D_0_b_2', ../layers_c/pointwise_conv2d.cpp:25) on array 'SeparableConv2D_0_b_s' [18]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_0_b_2', ../layers_c/pointwise_conv2d.cpp:25) on array 'SeparableConv2D_0_b_s' [18]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [27]  (0 ns)
	'add' operation ('out_h', ../layers_c/pointwise_conv2d.cpp:31) [30]  (1.78 ns)

 <State 5>: 4.89ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/pointwise_conv2d.cpp:33) [40]  (0 ns)
	'add' operation ('add_ln37', ../layers_c/pointwise_conv2d.cpp:37) [47]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [50]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [51]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [51]  (3.25 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [53]  (6.38 ns)

 <State 8>: 6.35ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:37) [56]  (2.11 ns)
	'and' operation ('and_ln43', ../layers_c/pointwise_conv2d.cpp:43) [61]  (0.993 ns)
	'store' operation ('store_ln43', ../layers_c/pointwise_conv2d.cpp:43) of variable 'and_ln43', ../layers_c/pointwise_conv2d.cpp:43 on array 'output_r' [67]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
