<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL')">CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.95</td>
<td class="s10 cl rt"><a href="mod85.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod85.html#Cond" > 95.84</a></td>
<td class="s9 cl rt"><a href="mod85.html#Toggle" > 95.21</a></td>
<td class="s5 cl rt"><a href="mod85.html#FSM" > 53.88</a></td>
<td class="s9 cl rt"><a href="mod85.html#Branch" > 99.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/can_core/protocol_control_fsm.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/can_core/protocol_control_fsm.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod85.html#inst_tag_217"  onclick="showContent('inst_tag_217')">TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 95.64</td>
<td class="s10 cl rt"><a href="mod85.html#inst_tag_217_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Cond" > 96.49</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Toggle" > 95.21</a></td>
<td class="s8 cl rt"><a href="mod85.html#inst_tag_217_FSM" > 86.72</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Branch" > 99.80</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_217'>
<hr>
<a name="inst_tag_217"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.64</td>
<td class="s10 cl rt"><a href="mod85.html#inst_tag_217_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Cond" > 96.49</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Toggle" > 95.21</a></td>
<td class="s8 cl rt"><a href="mod85.html#inst_tag_217_FSM" > 86.72</a></td>
<td class="s9 cl rt"><a href="mod85.html#inst_tag_217_Branch" > 99.80</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.79</td>
<td class="s9 cl rt"> 96.13</td>
<td class="s8 cl rt"> 86.72</td>
<td class="s9 cl rt"> 99.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod179.html#inst_tag_432" >PROTOCOL_CONTROL_INST<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_1" id="tag_urg_inst_1">DLC_DECODER_RX_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_2" id="tag_urg_inst_2">DLC_DECODER_RX_INST_COMB<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0" id="tag_urg_inst_0">DLC_DECODER_TX_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod85.html" >CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>915</td><td>915</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>920</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>940</td><td>111</td><td>111</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>1344</td><td>718</td><td>718</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2742</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2776</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2855</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2878</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2946</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3013</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3031</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3090</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3130</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3146</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
919                         begin
920        1/1                  if (res_n = '0') then
921        1/1                      mr_command_ercrst_q &lt;= '0';
922                             elsif (rising_edge(clk_sys)) then
923        1/1                      if (mr_command_ercrst = '1') then
924        1/1                          mr_command_ercrst_q &lt;= '1';
925                                 elsif (rx_trigger = '1' and clr_bus_off_rst_flg = '1') then
926        1/1                          mr_command_ercrst_q &lt;= '0';
927                                 end if;
928                             end if;
929                         end process;
930                     
931                         -----------------------------------------------------------------------------------------------
932                         -- Next state process
933                         -----------------------------------------------------------------------------------------------
934                         next_state_proc : process(
935                             curr_state, err_frm_req, ctrl_ctr_zero, no_data_field, is_receiver, is_fd_frame,
936                             is_bus_off, go_to_suspend, tx_frame_ready, mr_command_ercrst_q, reinteg_ctr_expired,
937                             rx_data_nbs, is_err_active, go_to_stuff_count, pex_on_fdf_enable, pex_on_res_enable,
938                             mr_mode_rom)
939                         begin
940        1/1                  next_state &lt;= curr_state;
941                     
942        1/1                  if (err_frm_req = '1') then
943        1/1                      if (mr_mode_rom = ROM_DISABLED) then
944        1/1                          if (is_err_active = '1') then
945        1/1                              next_state &lt;= s_pc_act_err_flag;
946                                     else
947        1/1                              next_state &lt;= s_pc_pas_err_flag;
948                                     end if;
949                                 else
950        1/1                          next_state &lt;= s_pc_integrating;
951                                 end if;
952                     
953                             else
954        1/1                      case curr_state is
955                     
956                                 ---------------------------------------------------------------------------------------
957                                 -- Unit is Off
958                                 ---------------------------------------------------------------------------------------
959                                 when s_pc_off =&gt;
960        1/1                          next_state &lt;= s_pc_integrating;
961                     
962                                 ---------------------------------------------------------------------------------------
963                                 -- Unit is integrating (first integration after enabling)
964                                 ---------------------------------------------------------------------------------------
965                                 when s_pc_integrating =&gt;
966        1/1                          if (ctrl_ctr_zero = '1') then
967        1/1                              next_state &lt;= s_pc_idle;
968                                     end if;
969                     
970                                 ---------------------------------------------------------------------------------------
971                                 -- Start of frame
972                                 ---------------------------------------------------------------------------------------
973                                 when s_pc_sof =&gt;
974        1/1                          next_state &lt;= s_pc_base_id;
975                     
976                                 ---------------------------------------------------------------------------------------
977                                 -- Base identifier
978                                 ---------------------------------------------------------------------------------------
979                                 when s_pc_base_id =&gt;
980        1/1                          if (ctrl_ctr_zero = '1') then
981        1/1                              next_state &lt;= s_pc_rtr_srr_r1;
982                                     end if;
983                     
984                                 ---------------------------------------------------------------------------------------
985                                 -- RTR/SRR/R1 bit. First bit after Base identifier.
986                                 ---------------------------------------------------------------------------------------
987                                 when s_pc_rtr_srr_r1 =&gt;
988        1/1                          next_state &lt;= s_pc_ide;
989                     
990                                 ---------------------------------------------------------------------------------------
991                                 -- IDE bit
992                                 ---------------------------------------------------------------------------------------
993                                 when s_pc_ide =&gt;
994        1/1                          if (rx_data_nbs = DOMINANT) then
995        1/1                             next_state &lt;= s_pc_edl_r0;
996                                     else
997        1/1                             next_state &lt;= s_pc_ext_id;
998                                     end if;
999                     
1000                                ---------------------------------------------------------------------------------------
1001                                -- Extended identifier
1002                                ---------------------------------------------------------------------------------------
1003                                when s_pc_ext_id =&gt;
1004       1/1                          if (ctrl_ctr_zero = '1') then
1005       1/1                              next_state &lt;= s_pc_rtr_r1;
1006                                    end if;
1007                    
1008                                ---------------------------------------------------------------------------------------
1009                                -- RTR/R1 bit after the Extended identifier
1010                                ---------------------------------------------------------------------------------------
1011                                when s_pc_rtr_r1 =&gt;
1012       1/1                          next_state &lt;= s_pc_edl_r1;
1013                    
1014                                ---------------------------------------------------------------------------------------
1015                                -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1016                                ---------------------------------------------------------------------------------------
1017                                when s_pc_edl_r1 =&gt;
1018       1/1                          if (rx_data_nbs = DOMINANT) then
1019       1/1                              next_state &lt;= s_pc_r0_ext;
1020                                    else
1021       1/1                              if (pex_on_fdf_enable = '1') then
1022       1/1                                  next_state &lt;= s_pc_integrating;
1023                                        else
1024       1/1                                  next_state &lt;= s_pc_r0_fd;
1025                                        end if;
1026                                    end if;
1027                    
1028                                ---------------------------------------------------------------------------------------
1029                                -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1030                                ---------------------------------------------------------------------------------------
1031                                when s_pc_r0_ext =&gt;
1032       1/1                          next_state &lt;= s_pc_dlc;
1033                    
1034                                ---------------------------------------------------------------------------------------
1035                                -- r0(res) bit in CAN FD Frames (both Base and Extended identifier)
1036                                ---------------------------------------------------------------------------------------
1037                                when s_pc_r0_fd =&gt;
1038       1/1                          if (rx_data_nbs = RECESSIVE and pex_on_res_enable = '1') then
1039       1/1                              next_state &lt;= s_pc_integrating;
1040                                    else
1041       1/1                              next_state &lt;= s_pc_brs;
1042                                    end if;
1043                    
1044                                ---------------------------------------------------------------------------------------
1045                                -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1046                                ---------------------------------------------------------------------------------------
1047                                when s_pc_edl_r0 =&gt;
1048       1/1                          if (rx_data_nbs = DOMINANT) then
1049       1/1                              next_state &lt;= s_pc_dlc;
1050                                    else
1051                                        -- Protocol exception on recessive FDF/EDL in &quot;Classical CAN&quot; configuration
1052       1/1                              if (pex_on_fdf_enable = '1') then
1053       1/1                                  next_state &lt;= s_pc_integrating;
1054                                        else
1055       1/1                                  next_state &lt;= s_pc_r0_fd;
1056                                        end if;
1057                                    end if;
1058                    
1059                                ---------------------------------------------------------------------------------------
1060                                -- BRS (Bit rate shift) Bit
1061                                ---------------------------------------------------------------------------------------
1062                                when s_pc_brs =&gt;
1063       1/1                          next_state &lt;= s_pc_esi;
1064                    
1065                                ---------------------------------------------------------------------------------------
1066                                -- ESI (Error State Indicator) Bit
1067                                ---------------------------------------------------------------------------------------
1068                                when s_pc_esi =&gt;
1069       1/1                          next_state &lt;= s_pc_dlc;
1070                    
1071                                ---------------------------------------------------------------------------------------
1072                                -- DLC (Data length code)
1073                                ---------------------------------------------------------------------------------------
1074                                when s_pc_dlc =&gt;
1075       1/1                          if (ctrl_ctr_zero = '1') then
1076       1/1                              if (no_data_field = '1') then
1077       1/1                                  if (go_to_stuff_count = '1') then
1078       1/1                                      next_state &lt;= s_pc_stuff_count;
1079                                            else
1080       1/1                                      next_state &lt;= s_pc_crc;
1081                                            end if;
1082                                        else
1083       1/1                                  next_state &lt;= s_pc_data;
1084                                        end if;
1085                                    end if;
1086                    
1087                                ---------------------------------------------------------------------------------------
1088                                -- Data field
1089                                ---------------------------------------------------------------------------------------
1090                                when s_pc_data =&gt;
1091       1/1                          if (ctrl_ctr_zero = '1') then
1092       1/1                              if (go_to_stuff_count = '1') then
1093       1/1                                  next_state &lt;= s_pc_stuff_count;
1094                                        else
1095       1/1                                  next_state &lt;= s_pc_crc;
1096                                        end if;
1097                                    end if;
1098                    
1099                                ---------------------------------------------------------------------------------------
1100                                -- Stuff count + Stuff parity field
1101                                ---------------------------------------------------------------------------------------
1102                                when s_pc_stuff_count =&gt;
1103       1/1                          if (ctrl_ctr_zero = '1') then
1104       1/1                              next_state &lt;= s_pc_crc;
1105                                    end if;
1106                    
1107                                ---------------------------------------------------------------------------------------
1108                                -- CRC field
1109                                ---------------------------------------------------------------------------------------
1110                                when s_pc_crc =&gt;
1111       1/1                          if (ctrl_ctr_zero = '1') then
1112       1/1                              next_state &lt;= s_pc_crc_delim;
1113                                    end if;
1114                    
1115                                ---------------------------------------------------------------------------------------
1116                                -- CRC Delimiter
1117                                ---------------------------------------------------------------------------------------
1118                                when s_pc_crc_delim =&gt;
1119       1/1                          if (is_fd_frame = '1') then
1120       1/1                              next_state &lt;= s_pc_ack_fd_1;
1121                                    else
1122       1/1                              next_state &lt;= s_pc_ack;
1123                                    end if;
1124                    
1125                                ---------------------------------------------------------------------------------------
1126                                -- ACK Slot of CAN 2.0 frame
1127                                ---------------------------------------------------------------------------------------
1128                                when s_pc_ack =&gt;
1129       1/1                          next_state &lt;= s_pc_ack_delim;
1130                    
1131                                ---------------------------------------------------------------------------------------
1132                                -- First bit of CAN FD Frame ACK
1133                                ---------------------------------------------------------------------------------------
1134                                when s_pc_ack_fd_1 =&gt;
1135       1/1                          next_state &lt;= s_pc_ack_fd_2;
1136                    
1137                                ---------------------------------------------------------------------------------------
1138                                -- Second bit of CAN FD Frame ACK
1139                                ---------------------------------------------------------------------------------------
1140                                when s_pc_ack_fd_2 =&gt;
1141       1/1                          next_state &lt;= s_pc_ack_delim;
1142                    
1143                                ---------------------------------------------------------------------------------------
1144                                -- ACK Delimiter
1145                                ---------------------------------------------------------------------------------------
1146                                when s_pc_ack_delim =&gt;
1147       1/1                          next_state &lt;= s_pc_eof;
1148                    
1149                                ---------------------------------------------------------------------------------------
1150                                -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as
1151                                -- Overload flag.
1152                                ---------------------------------------------------------------------------------------
1153                                when s_pc_eof =&gt;
1154       1/1                          if (ctrl_ctr_zero = '1') then
1155       1/1                              if (rx_data_nbs = RECESSIVE) then
1156       1/1                                  next_state &lt;= s_pc_intermission;
1157                                        elsif (is_receiver = '1') then
1158       1/1                                  if (mr_mode_rom = ROM_DISABLED) then
1159       1/1                                      next_state &lt;= s_pc_ovr_flag;
1160                                            else
1161       1/1                                      next_state &lt;= s_pc_integrating;
1162                                            end if;
1163                                        end if;
1164                                    end if;
1165                    
1166                                ---------------------------------------------------------------------------------------
1167                                -- Intermission field
1168                                ---------------------------------------------------------------------------------------
1169                                when s_pc_intermission =&gt;
1170       1/1                          if (is_bus_off = '1') then
1171       1/1                              next_state &lt;= s_pc_reintegrating_wait;
1172                    
1173                                    -- Last bit of intermission!
1174                                    elsif (ctrl_ctr_zero = '1') then
1175       1/1                              if (rx_data_nbs = DOMINANT) then
1176       1/1                                  next_state &lt;= s_pc_base_id;
1177                                        elsif (go_to_suspend = '1') then
1178       1/1                                  next_state &lt;= s_pc_suspend;
1179                                        elsif (tx_frame_ready = '1') then
1180       1/1                                  next_state &lt;= s_pc_sof;
1181                                        else
1182       1/1                                  next_state &lt;= s_pc_idle;
1183                                        end if;
1184                    
1185                                    -- First or second bit of intermission!
1186                                    elsif (rx_data_nbs = DOMINANT) then
1187       1/1                              if (mr_mode_rom = ROM_DISABLED) then
1188       1/1                                  next_state &lt;= s_pc_ovr_flag;
1189                                        else
1190       1/1                                  next_state &lt;= s_pc_integrating;
1191                                        end if;
1192                                    end if;
1193                    
1194                                ---------------------------------------------------------------------------------------
1195                                -- Suspend transmission
1196                                ---------------------------------------------------------------------------------------
1197                                when s_pc_suspend =&gt;
1198       1/1                          if (rx_data_nbs = DOMINANT) then
1199       1/1                              next_state &lt;= s_pc_base_id;
1200                                    elsif (ctrl_ctr_zero = '1') then
1201                                        -- Start transmission after suspend if we have what to
1202                                        -- transmitt!
1203       1/1                              if (tx_frame_ready = '1') then
1204       1/1                                  next_state &lt;= s_pc_sof;
1205                                        else
1206       1/1                                  next_state &lt;= s_pc_idle;
1207                                        end if;
1208                                    end if;
1209                    
1210                                ---------------------------------------------------------------------------------------
1211                                -- Unit is in Bus idle period.
1212                                ---------------------------------------------------------------------------------------
1213                                when s_pc_idle =&gt;
1214       1/1                         if (is_bus_off = '1') then
1215       1/1                             next_state &lt;= s_pc_reintegrating_wait;
1216                                   elsif (rx_data_nbs = DOMINANT) then
1217       1/1                             next_state &lt;= s_pc_base_id;
1218                                   elsif (tx_frame_ready = '1') then
1219       1/1                             next_state &lt;= s_pc_sof;
1220                                   end if;
1221                    
1222                                ---------------------------------------------------------------------------------------
1223                                -- Wait till command from User to start re-integration!
1224                                ---------------------------------------------------------------------------------------
1225                                when s_pc_reintegrating_wait =&gt;
1226       1/1                          if (mr_command_ercrst_q = '1') then
1227       1/1                              next_state &lt;= s_pc_reintegrating;
1228                                    end if;
1229                    
1230                                ---------------------------------------------------------------------------------------
1231                                -- Unit is re-integrating, waiting till re-integration counter expires!
1232                                ---------------------------------------------------------------------------------------
1233                                when s_pc_reintegrating =&gt;
1234       1/1                          if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1') then
1235       1/1                              next_state &lt;= s_pc_idle;
1236                                    end if;
1237                    
1238                                ---------------------------------------------------------------------------------------
1239                                -- Active error flag.
1240                                ---------------------------------------------------------------------------------------
1241                                when s_pc_act_err_flag =&gt;
1242       1/1                          if (ctrl_ctr_zero = '1') then
1243       1/1                              next_state &lt;= s_pc_err_delim_wait;
1244                                    end if;
1245                    
1246                                ---------------------------------------------------------------------------------------
1247                                -- Passive error flag.
1248                                ---------------------------------------------------------------------------------------
1249                                when s_pc_pas_err_flag =&gt;
1250       1/1                          if (ctrl_ctr_zero = '1') then
1251       1/1                              next_state &lt;= s_pc_err_delim_wait;
1252                                    end if;
1253                    
1254                                ---------------------------------------------------------------------------------------
1255                                -- Wait till Error delimiter (detection of recessive bit)
1256                                ---------------------------------------------------------------------------------------
1257                                when s_pc_err_delim_wait =&gt;
1258       1/1                          if (rx_data_nbs = RECESSIVE) then
1259       1/1                              next_state &lt;= s_pc_err_delim;
1260                                    elsif (ctrl_ctr_zero = '1') then
1261       1/1                              next_state &lt;= s_pc_err_flag_too_long;
1262                                    end if;
1263                    
1264                                ---------------------------------------------------------------------------------------
1265                                -- 13 dominant bits (6 Error flag + 7 Error delimiter) has been detected.
1266                                ---------------------------------------------------------------------------------------
1267                                when s_pc_err_flag_too_long =&gt;
1268       1/1                          if (rx_data_nbs = RECESSIVE) then
1269       1/1                              next_state &lt;= s_pc_err_delim;
1270                                    end if;
1271                    
1272                                ---------------------------------------------------------------------------------------
1273                                -- 13 dominant bits (6 Overload flag + 7 Overload delimiter) has been detected.
1274                                ---------------------------------------------------------------------------------------
1275                                when s_pc_ovr_flag_too_long =&gt;
1276       1/1                          if (rx_data_nbs = RECESSIVE) then
1277       1/1                              next_state &lt;= s_pc_ovr_delim;
1278                                    end if;
1279                    
1280                                ---------------------------------------------------------------------------------------
1281                                -- Error delimiter
1282                                ---------------------------------------------------------------------------------------
1283                                when s_pc_err_delim =&gt;
1284       1/1                          if (ctrl_ctr_zero = '1') then
1285       1/1                              if (rx_data_nbs = DOMINANT) then
1286       1/1                                  next_state &lt;= s_pc_ovr_flag;
1287                                        else
1288       1/1                                  next_state &lt;= s_pc_intermission;
1289                                        end if;
1290                                    end if;
1291                    
1292                                ---------------------------------------------------------------------------------------
1293                                -- Overload flag
1294                                ---------------------------------------------------------------------------------------
1295                                when s_pc_ovr_flag =&gt;
1296       1/1                          if (ctrl_ctr_zero = '1') then
1297       1/1                              next_state &lt;= s_pc_ovr_delim_wait;
1298                                    end if;
1299                    
1300                                ---------------------------------------------------------------------------------------
1301                                -- Wait till overload delimiter.
1302                                ---------------------------------------------------------------------------------------
1303                                when s_pc_ovr_delim_wait =&gt;
1304       1/1                          if (rx_data_nbs = RECESSIVE) then
1305       1/1                              next_state &lt;= s_pc_ovr_delim;
1306                                    elsif (ctrl_ctr_zero = '1') then
1307       1/1                              next_state &lt;= s_pc_ovr_flag_too_long;
1308                                    end if;
1309                    
1310                                ---------------------------------------------------------------------------------------
1311                                -- Overload delimiter
1312                                ---------------------------------------------------------------------------------------
1313                                when s_pc_ovr_delim  =&gt;
1314       1/1                          if (ctrl_ctr_zero = '1') then
1315       1/1                              if (rx_data_nbs = DOMINANT) then
1316       1/1                                  next_state &lt;= s_pc_ovr_flag;
1317                                        else
1318       1/1                                  next_state &lt;= s_pc_intermission;
1319                                        end if;
1320                                    end if;
1321                                end case;
1322                            end if;
1323                        end process;
1324                    
1325                        -----------------------------------------------------------------------------------------------
1326                        -- Current state process
1327                        -----------------------------------------------------------------------------------------------
1328                        curr_state_proc : process(
1329                            curr_state, err_frm_req, sp_control_q_i, tx_failed, mr_settings_ena, rx_data_nbs,
1330                            ctrl_ctr_zero, arbitration_lost_condition, tx_data_wbs, is_transmitter, tran_ident_type,
1331                            tran_frame_type_i, tran_is_rtr, ide_is_arbitration, mr_mode_fde, tran_brs, rx_trigger,
1332                            is_err_active, no_data_field, ctrl_counted_byte, ctrl_counted_byte_index, is_fd_frame,
1333                            is_receiver, crc_match, mr_mode_acf, mr_mode_stm, tx_frame_ready, go_to_suspend, frame_start,
1334                            ctrl_ctr_one, mr_command_ercrst_q, reinteg_ctr_expired, first_err_delim_q, go_to_stuff_count,
1335                            ack_err_flag, crc_length_i, data_length_bits_c, ctrl_ctr_mem_index, is_bus_off,
1336                            block_txtb_unlock, mr_settings_pex, rx_data_nbs_prev, sync_edge, mr_mode_rom)
1337                        begin
1338                    
1339                            -------------------------------------------------------------------------------------------
1340                            -- Default values
1341                            -------------------------------------------------------------------------------------------
1342                    
1343                            -- Control counter
1344       1/1                  ctrl_ctr_pload_i        &lt;= '0';
1345       1/1                  ctrl_ctr_pload_val      &lt;= (others =&gt; '0');
1346       1/1                  ctrl_ctr_pload_unaliged &lt;= '0';
1347       1/1                  ctrl_ctr_ena            &lt;= '0';
1348       1/1                  compl_ctr_ena_i         &lt;= '0';
1349       1/1                  arbitration_part        &lt;= ALC_RSVD;
1350                    
1351                            -- RX Buffer storing protocol
1352       1/1                  store_metadata_d        &lt;= '0';
1353       1/1                  store_data_d            &lt;= '0';
1354       1/1                  rec_abort_d             &lt;= '0';
1355       1/1                  rec_valid_d             &lt;= '0';
1356                    
1357       1/1                  sof_pulse_i             &lt;= '0';
1358                    
1359                            -- TXT Buffer HW Commands
1360       1/1                  txtb_hw_cmd_d.lock      &lt;= '0';
1361       1/1                  txtb_hw_cmd_d.unlock    &lt;= '0';
1362       1/1                  txtb_hw_cmd_d.valid     &lt;= '0';
1363       1/1                  txtb_hw_cmd_d.err       &lt;= '0';
1364       1/1                  txtb_hw_cmd_d.arbl      &lt;= '0';
1365       1/1                  txtb_hw_cmd_d.failed    &lt;= '0';
1366                    
1367                            -- RX Shift register interface
1368       1/1                  rx_store_base_id_i      &lt;= '0';
1369       1/1                  rx_store_ext_id_i       &lt;= '0';
1370       1/1                  rx_store_ide_i          &lt;= '0';
1371       1/1                  rx_store_rtr_i          &lt;= '0';
1372       1/1                  rx_store_edl_i          &lt;= '0';
1373       1/1                  rx_store_dlc_i          &lt;= '0';
1374       1/1                  rx_store_esi_i          &lt;= '0';
1375       1/1                  rx_store_brs_i          &lt;= '0';
1376       1/1                  rx_store_stuff_count_i  &lt;= '0';
1377                    
1378       1/1                  rx_shift_ena            &lt;= &quot;0000&quot;;
1379       1/1                  rx_shift_in_sel         &lt;= '0';
1380       1/1                  rx_clear_i              &lt;= '0';
1381                    
1382                            -- TX Shift register interface
1383       1/1                  tx_load_base_id_i       &lt;= '0';
1384       1/1                  tx_load_ext_id_i        &lt;= '0';
1385       1/1                  tx_load_dlc_i           &lt;= '0';
1386       1/1                  tx_load_data_word_i     &lt;= '0';
1387       1/1                  tx_load_stuff_count_i   &lt;= '0';
1388       1/1                  tx_load_crc_i           &lt;= '0';
1389                    
1390       1/1                  tx_shift_ena_i          &lt;= '0';
1391       1/1                  tx_dominant             &lt;= '0';
1392                    
1393       1/1                  reinteg_ctr_clr         &lt;= '0';
1394       1/1                  reinteg_ctr_enable      &lt;= '0';
1395       1/1                  is_arbitration_i        &lt;= '0';
1396       1/1                  tx_dominant             &lt;= '0';
1397       1/1                  crc_check               &lt;= '0';
1398                    
1399                            -- Error signalling
1400       1/1                  form_err_i              &lt;= '0';
1401       1/1                  ack_err_i               &lt;= '0';
1402       1/1                  crc_err_i               &lt;= '0';
1403       1/1                  bit_err_arb_i           &lt;= '0';
1404       1/1                  bit_err_disable         &lt;= '0';
1405       1/1                  bit_err_disable_receiver&lt;= '0';
1406       1/1                  crc_clear_match_flag    &lt;= '0';
1407       1/1                  err_pos                 &lt;= ERC_POS_OTHER;
1408                    
1409       1/1                  arbitration_lost_i      &lt;= '0';
1410       1/1                  set_transmitter_i       &lt;= '0';
1411       1/1                  set_receiver_i          &lt;= '0';
1412       1/1                  set_idle_i              &lt;= '0';
1413                    
1414       1/1                  sp_control_switch_data      &lt;= '0';
1415       1/1                  sp_control_switch_nominal   &lt;= '0';
1416                    
1417                            -- Transceiver delay measurement
1418       1/1                  ssp_reset_i             &lt;= '0';
1419       1/1                  tran_delay_meas         &lt;= '0';
1420                    
1421                            -- Secondary sampling point control
1422       1/1                  btmc_reset              &lt;= '0';
1423       1/1                  dbt_measure_start       &lt;= '0';
1424       1/1                  gen_first_ssp           &lt;= '0';
1425                    
1426                            -- Fault confinement
1427       1/1                  primary_err_i           &lt;= '0';
1428       1/1                  err_delim_late_i        &lt;= '0';
1429       1/1                  first_err_delim_d       &lt;= '0';
1430       1/1                  set_err_active_i        &lt;= '0';
1431                    
1432       1/1                  br_shifted_i            &lt;= '0';
1433                    
1434                            -- Bit Stuffing/Destuffing control
1435       1/1                  stuff_length            &lt;= std_logic_vector(to_unsigned(5, 3));
1436       1/1                  fixed_stuff             &lt;= '0';
1437       1/1                  stuff_enable_set        &lt;= '0';
1438       1/1                  stuff_enable_clear      &lt;= '0';
1439       1/1                  destuff_enable_set      &lt;= '0';
1440       1/1                  destuff_enable_clear    &lt;= '0';
1441       1/1                  tx_frame_no_sof_d       &lt;= '0';
1442                    
1443                            -- Synchronisation control
1444       1/1                  perform_hsync           &lt;= '0';
1445                    
1446                            -- TXT Buffer pointer
1447       1/1                  txtb_ptr_d              &lt;= 0;
1448                    
1449                            -- CRC control
1450       1/1                  crc_enable              &lt;= '0';
1451       1/1                  crc_spec_enable_i       &lt;= '0';
1452       1/1                  load_init_vect_i        &lt;= '0';
1453                    
1454                            -- Bit time counters enabling
1455       1/1                  nbt_ctrs_en             &lt;= '1';
1456       1/1                  dbt_ctrs_en             &lt;= '0';
1457                    
1458                            -- Clear block register for retransmitt counter add signal.
1459       1/1                  retr_ctr_add_block_clr  &lt;= '0';
1460       1/1                  tick_state_reg          &lt;= '0';
1461                    
1462                            -- Status signals for debug
1463       1/1                  pc_dbg.is_control       &lt;= '0';
1464       1/1                  pc_dbg.is_data          &lt;= '0';
1465       1/1                  pc_dbg.is_stuff_count   &lt;= '0';
1466       1/1                  pc_dbg.is_crc           &lt;= '0';
1467       1/1                  pc_dbg.is_crc_delim     &lt;= '0';
1468       1/1                  pc_dbg.is_ack           &lt;= '0';
1469       1/1                  pc_dbg.is_ack_delim     &lt;= '0';
1470       1/1                  pc_dbg.is_eof           &lt;= '0';
1471       1/1                  pc_dbg.is_suspend       &lt;= '0';
1472       1/1                  pc_dbg.is_err           &lt;= '0';
1473       1/1                  pc_dbg.is_overload      &lt;= '0';
1474       1/1                  pc_dbg.is_intermission  &lt;= '0';
1475       1/1                  pc_dbg.is_sof           &lt;= '0';
1476                    
1477       1/1                  clr_bus_off_rst_flg     &lt;= '0';
1478       1/1                  decrement_rec_i         &lt;= '0';
1479       1/1                  ack_err_flag_clr        &lt;= '0';
1480       1/1                  bit_err_after_ack_err   &lt;= '0';
1481                    
1482       1/1                  pexs_set                &lt;= '0';
1483                    
1484       1/1                  if (err_frm_req = '1') then
1485       1/1                      tick_state_reg &lt;= '1';
1486       1/1                      ctrl_ctr_pload_i   &lt;= '1';
1487       1/1                      if (mr_mode_rom = ROM_DISABLED) then
1488       1/1                          ctrl_ctr_pload_val &lt;= C_ERR_FLG_DURATION;
1489                                else
1490       1/1                          ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1491       1/1                          set_idle_i &lt;= '1';
1492                                end if;
1493       1/1                      rec_abort_d &lt;= '1';
1494                    
1495       1/1                      crc_clear_match_flag &lt;= '1';
1496       1/1                      destuff_enable_clear &lt;= '1';
1497       1/1                      stuff_enable_clear &lt;= '1';
1498                    
1499       1/1                      if (sp_control_q_i = DATA_SAMPLE or
1500                                    sp_control_q_i = SECONDARY_SAMPLE)
1501                                then
1502       1/1                          sp_control_switch_nominal &lt;= '1';
1503       1/1                          br_shifted_i &lt;= '1';
1504                                end if;
1505                    
1506       1/1                      if (is_transmitter = '1' and block_txtb_unlock = '0') then
1507       1/1                          txtb_hw_cmd_d.unlock &lt;= '1';
1508       1/1                          if (tx_failed = '1') then
1509       1/1                              txtb_hw_cmd_d.failed  &lt;= '1';
1510                                    else
1511       1/1                              txtb_hw_cmd_d.err     &lt;= '1';
1512                                    end if;
1513                                end if;
1514                    
1515                                -- Keep both counters enabled to make sure that Error frame starts at proper time when
1516                                -- error occurred in Data Bit-rate.
1517       1/1                      dbt_ctrs_en &lt;= '1';
1518                    
1519                            else
1520       1/1                      case curr_state is
1521                    
1522                                ---------------------------------------------------------------------------------------
1523                                -- Unit is Off
1524                                ---------------------------------------------------------------------------------------
1525                                when s_pc_off =&gt;
1526       1/1                          if (mr_settings_ena = CTU_CAN_ENABLED) then
1527       1/1                              nbt_ctrs_en &lt;= '1';
1528       1/1                              tick_state_reg &lt;= '1';
1529       1/1                              ctrl_ctr_pload_i &lt;= '1';
1530       1/1                              bit_err_disable &lt;= '1';
1531                    
1532                                        -- If we receive recessive, then set reintegration counter only to 10 (already
1533                                        -- one bit was measured)! During this state, whole TSEG1 already elapsed!
1534       1/1                              if (rx_data_nbs = DOMINANT) then
1535       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1536                                        else
1537       1/1                                  ctrl_ctr_pload_val &lt;= C_FIRST_INTEGRATION_DURATION;
1538                                        end if;
1539                                    end if;
1540                    
1541                                ---------------------------------------------------------------------------------------
1542                                -- Unit is integrating (first integration after enabling)
1543                                ---------------------------------------------------------------------------------------
1544                                when s_pc_integrating =&gt;
1545       1/1                          bit_err_disable &lt;= '1';
1546       1/1                          ctrl_ctr_ena &lt;= '1';
1547       1/1                          perform_hsync &lt;= '1';
1548                    
1549                                    -- Restart integration upon reception of DOMINANT bit or upon synchronization edge
1550                                    -- detected!
1551       1/1                          if (rx_data_nbs = DOMINANT or sync_edge = '1') then
1552       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1553                                    end if;
1554                    
1555                                    -- When preloaded due to synchronisation edge, this is outside of sample point!
1556       1/1                          if (rx_data_nbs = DOMINANT) then
1557       1/1                              ctrl_ctr_pload_i &lt;= '1';
1558                                    end if;
1559                    
1560       1/1                          if (sync_edge = '1' and
1561                                       -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
1562                                       -- CAN FD enabled!
1563                                       (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
1564                                    then
1565       1/1                              ctrl_ctr_pload_unaliged &lt;= '1';
1566                                    end if;
1567                    
1568       1/1                          if (ctrl_ctr_zero = '1') then
1569       1/1                              tick_state_reg &lt;= '1';
1570       1/1                              set_idle_i &lt;= '1';
1571                    
1572                                        -- Device can be integrating right after start or after protocol exception.
1573                                        -- Only after start, it is bus off, then it shall be set to error active and
1574                                        -- error counters shall be cleared. Otherwise, error counters shall retain
1575                                        -- their value!
1576       1/1                              if (is_bus_off = '1') then
1577       1/1                                  set_err_active_i &lt;= '1';
1578                                        end if;
1579       1/1                              load_init_vect_i &lt;= '1';
1580                                    end if;
1581                    
1582                                ---------------------------------------------------------------------------------------
1583                                -- Start of frame
1584                                ---------------------------------------------------------------------------------------
1585                                when s_pc_sof =&gt;
1586       1/1                          tick_state_reg &lt;= '1';
1587       1/1                          bit_err_disable &lt;= '1';
1588       1/1                          ctrl_ctr_pload_i &lt;= '1';
1589       1/1                          ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
1590       1/1                          tx_load_base_id_i &lt;= '1';
1591       1/1                          sof_pulse_i &lt;= '1';
1592       1/1                          tx_dominant &lt;= '1';
1593       1/1                          err_pos &lt;= ERC_POS_SOF;
1594       1/1                          crc_enable &lt;= '1';
1595       1/1                          pc_dbg.is_sof &lt;= '1';
1596                    
1597                                    -- If we have transmission pending, FSM goes to SOF in sample point of third bit of
1598                                    -- intermission or in idle. But till the end of bit, it is still Intermission/Idle
1599                                    -- from bus perspective, so we must allow hard-synchronization! Then, even during
1600                                    -- TSEG1 of SOF bit, we can keep hard-sync enabled, because it should be disabled
1601                                    -- due to no_pos_resync. since DUT sends dominant bit, and sync edge during TSEG1
1602                                    -- means positive phase error! Therefore any sync_edge will be ignored by prescaler!
1603       1/1                          perform_hsync &lt;= '1';
1604                    
1605       1/1                          if (rx_data_nbs = RECESSIVE) then
1606       1/1                              form_err_i &lt;= '1';
1607                                    end if;
1608                    
1609                                ---------------------------------------------------------------------------------------
1610                                -- Base identifier
1611                                ---------------------------------------------------------------------------------------
1612                                when s_pc_base_id =&gt;
1613       1/1                          bit_err_disable &lt;= '1';
1614       1/1                          ctrl_ctr_ena &lt;= '1';
1615       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1616       1/1                          is_arbitration_i &lt;= '1';
1617       1/1                          tx_shift_ena_i &lt;= '1';
1618       1/1                          err_pos &lt;= ERC_POS_ARB;
1619       1/1                          crc_enable &lt;= '1';
1620       1/1                          arbitration_part &lt;= ALC_BASE_ID;
1621                    
1622       1/1                          if (arbitration_lost_condition = '1') then
1623       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1624       1/1                              arbitration_lost_i &lt;= '1';
1625       1/1                              stuff_enable_clear &lt;= '1';
1626       1/1                              if (tx_failed = '1') then
1627       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1628                                        else
1629       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1630                                        end if;
1631                                    end if;
1632                    
1633       1/1                          if (ctrl_ctr_zero = '1') then
1634       1/1                              tick_state_reg &lt;= '1';
1635       1/1                              rx_store_base_id_i &lt;= '1';
1636                                    end if;
1637                    
1638       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1639       1/1                              bit_err_arb_i &lt;= '1';
1640                                    end if;
1641                    
1642                                ---------------------------------------------------------------------------------------
1643                                -- RTR/SRR/R1 bit. First bit after Base identifier.
1644                                ---------------------------------------------------------------------------------------
1645                                when s_pc_rtr_srr_r1 =&gt;
1646       1/1                          tick_state_reg &lt;= '1';
1647       1/1                          is_arbitration_i &lt;= '1';
1648       1/1                          bit_err_disable &lt;= '1';
1649       1/1                          crc_enable &lt;= '1';
1650       1/1                          rx_store_rtr_i &lt;= '1';
1651       1/1                          err_pos &lt;= ERC_POS_ARB;
1652       1/1                          arbitration_part &lt;= ALC_SRR_RTR;
1653                    
1654       1/1                          if (arbitration_lost_condition = '1') then
1655       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1656       1/1                              arbitration_lost_i &lt;= '1';
1657       1/1                              stuff_enable_clear &lt;= '1';
1658       1/1                              if (tx_failed = '1') then
1659       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1660                                        else
1661       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1662                                        end if;
1663                                    end if;
1664                    
1665       1/1                          if (is_transmitter = '1' and tran_ident_type = BASE) then
1666       1/1                              if (tran_frame_type_i = FD_CAN or tran_is_rtr = NO_RTR_FRAME) then
1667       1/1                                  tx_dominant &lt;= '1';
1668                                        end if;
1669                                    end if;
1670                    
1671       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1672       1/1                              bit_err_arb_i &lt;= '1';
1673                                    end if;
1674                    
1675                                ---------------------------------------------------------------------------------------
1676                                -- IDE bit
1677                                ---------------------------------------------------------------------------------------
1678                                when s_pc_ide =&gt;
1679       1/1                          tick_state_reg &lt;= '1';
1680       1/1                          rx_store_ide_i &lt;= '1';
1681       1/1                          crc_enable &lt;= '1';
1682       1/1                          arbitration_part &lt;= ALC_IDE;
1683                    
1684       1/1                          if (rx_data_nbs = RECESSIVE) then
1685       1/1                              ctrl_ctr_pload_i &lt;= '1';
1686       1/1                              ctrl_ctr_pload_val &lt;= C_EXT_ID_DURATION;
1687       1/1                              tx_load_ext_id_i &lt;= '1';
1688                                    end if;
1689                    
1690       1/1                          if (ide_is_arbitration = '1' and arbitration_lost_condition = '1') then
1691       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1692       1/1                              arbitration_lost_i &lt;= '1';
1693       1/1                              stuff_enable_clear &lt;= '1';
1694       1/1                              if (tx_failed = '1') then
1695       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1696                                        else
1697       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1698                                        end if;
1699                                    end if;
1700                    
1701       1/1                          if (ide_is_arbitration = '1') then
1702       1/1                              is_arbitration_i &lt;= '1';
1703       1/1                              bit_err_disable &lt;= '1';
1704                                    else
1705       1/1                              pc_dbg.is_control &lt;= '1';
1706                                    end if;
1707                    
1708       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1709       1/1                              bit_err_arb_i &lt;= '1';
1710                                    end if;
1711                    
1712       1/1                          if (is_transmitter = '1' and tran_ident_type = BASE) then
1713       1/1                              tx_dominant &lt;= '1';
1714                                    end if;
1715                    
1716       1/1                          if (ide_is_arbitration = '1') then
1717       1/1                              err_pos &lt;= ERC_POS_ARB;
1718                                    else
1719       1/1                              err_pos &lt;= ERC_POS_CTRL;
1720                                    end if;
1721                    
1722                                ---------------------------------------------------------------------------------------
1723                                -- Extended identifier
1724                                ---------------------------------------------------------------------------------------
1725                                when s_pc_ext_id =&gt;
1726       1/1                          ctrl_ctr_ena &lt;= '1';
1727       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1728       1/1                          is_arbitration_i &lt;= '1';
1729       1/1                          tx_shift_ena_i  &lt;= '1';
1730       1/1                          err_pos &lt;= ERC_POS_ARB;
1731       1/1                          bit_err_disable &lt;= '1';
1732       1/1                          crc_enable &lt;= '1';
1733       1/1                          arbitration_part &lt;= ALC_EXTENSION;
1734                    
1735       1/1                          if (arbitration_lost_condition = '1') then
1736       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1737       1/1                              arbitration_lost_i &lt;= '1';
1738       1/1                              stuff_enable_clear &lt;= '1';
1739       1/1                              if (tx_failed = '1') then
1740       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1741                                        else
1742       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1743                                        end if;
1744                                    end if;
1745                    
1746       1/1                          if (ctrl_ctr_zero = '1') then
1747       1/1                              tick_state_reg &lt;= '1';
1748       1/1                              rx_store_ext_id_i         &lt;= '1';
1749                                    end if;
1750                    
1751       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1752       1/1                              bit_err_arb_i &lt;= '1';
1753                                    end if;
1754                    
1755                                ---------------------------------------------------------------------------------------
1756                                -- RTR/R1 bit after the Extended identifier
1757                                ---------------------------------------------------------------------------------------
1758                                when s_pc_rtr_r1 =&gt;
1759       1/1                          tick_state_reg &lt;= '1';
1760       1/1                          is_arbitration_i &lt;= '1';
1761       1/1                          bit_err_disable &lt;= '1';
1762       1/1                          crc_enable &lt;= '1';
1763       1/1                          rx_store_rtr_i &lt;= '1';
1764       1/1                          err_pos &lt;= ERC_POS_ARB;
1765       1/1                          arbitration_part &lt;= ALC_RTR;
1766                    
1767       1/1                          if (arbitration_lost_condition = '1') then
1768       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1769       1/1                              arbitration_lost_i &lt;= '1';
1770       1/1                              stuff_enable_clear &lt;= '1';
1771       1/1                              if (tx_failed = '1') then
1772       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1773                                        else
1774       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1775                                        end if;
1776                                    end if;
1777                    
1778       1/1                          if (is_transmitter = '1') then
1779       1/1                              if (tran_frame_type_i = FD_CAN) then
1780       1/1                                  tx_dominant &lt;= '1';
1781                                        elsif (tran_is_rtr = NO_RTR_FRAME) then
1782       1/1                                  tx_dominant &lt;= '1';
1783                                        end if;
1784                                    end if;
1785                    
1786       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1787       1/1                              bit_err_arb_i &lt;= '1';
1788                                    end if;
1789                    
1790                                ---------------------------------------------------------------------------------------
1791                                -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1792                                ---------------------------------------------------------------------------------------
1793                                when s_pc_edl_r1 =&gt;
1794       1/1                          tick_state_reg &lt;= '1';
1795       1/1                          rx_store_edl_i &lt;= '1';
1796       1/1                          err_pos &lt;= ERC_POS_CTRL;
1797       1/1                          crc_enable &lt;= '1';
1798       1/1                          pc_dbg.is_control &lt;= '1';
1799       1/1                          bit_err_disable_receiver &lt;= '1';
1800                    
1801       1/1                          if (is_transmitter = '1') then
1802       1/1                              if (tran_frame_type_i = NORMAL_CAN) then
1803       1/1                                  tx_dominant &lt;= '1';
1804                                        else
1805       1/1                                  ssp_reset_i &lt;= '1';
1806                                        end if;
1807                                    end if;
1808                    
1809                                    -- Sample recessive but CAN FD is disabled -&gt; Form error or protocol exception!
1810       1/1                          if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE)
1811                                    then
1812       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1813       1/1                                  form_err_i &lt;= '1';
1814                    
1815                                        -- Detect protocol exception. Disable bit stuffing.
1816                                        else
1817       1/1                                  destuff_enable_clear &lt;= '1';
1818       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1819       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1820       1/1                                  pexs_set &lt;= '1';
1821                                        end if;
1822                                    end if;
1823                    
1824                                ---------------------------------------------------------------------------------------
1825                                -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1826                                ---------------------------------------------------------------------------------------
1827                                when s_pc_r0_ext =&gt;
1828       1/1                          tick_state_reg &lt;= '1';
1829       1/1                          ctrl_ctr_pload_i &lt;= '1';
1830       1/1                          ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1831       1/1                          tx_load_dlc_i &lt;= '1';
1832       1/1                          err_pos &lt;= ERC_POS_CTRL;
1833       1/1                          tran_delay_meas &lt;= '1';
1834       1/1                          crc_enable &lt;= '1';
1835       1/1                          pc_dbg.is_control &lt;= '1';
1836       1/1                          bit_err_disable_receiver &lt;= '1';
1837                    
1838       1/1                          if (is_transmitter = '1') then
1839       1/1                              tx_dominant &lt;= '1';
1840                                    end if;
1841                    
1842                                ---------------------------------------------------------------------------------------
1843                                -- r0 bit in CAN FD Frames (both Base and Extended identifier)
1844                                ---------------------------------------------------------------------------------------
1845                                when s_pc_r0_fd =&gt;
1846       1/1                          tick_state_reg &lt;= '1';
1847       1/1                          tran_delay_meas &lt;= '1';
1848       1/1                          err_pos &lt;= ERC_POS_CTRL;
1849       1/1                          perform_hsync &lt;= '1';
1850       1/1                          crc_enable &lt;= '1';
1851       1/1                          pc_dbg.is_control &lt;= '1';
1852       1/1                          bit_err_disable_receiver &lt;= '1';
1853                    
1854       1/1                          if (is_transmitter = '1') then
1855       1/1                              tx_dominant &lt;= '1';
1856                                    end if;
1857                    
1858                                    -- Here recessive would mean further extending beyond CAN FD protocol (CAN XL in
1859                                    -- future). Now we don't have protocol exception, so we throw error here!
1860       1/1                          if (rx_data_nbs = RECESSIVE) then
1861       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1862       1/1                                  form_err_i &lt;= '1';
1863                    
1864                                        -- Detect protocol exception. Disable bit stuffing.
1865                                        else
1866       1/1                                  destuff_enable_clear &lt;= '1';
1867       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1868       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1869       1/1                                  pexs_set &lt;= '1';
1870                                        end if;
1871                                    end if;
1872                    
1873                                ---------------------------------------------------------------------------------------
1874                                -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1875                                ---------------------------------------------------------------------------------------
1876                                when s_pc_edl_r0 =&gt;
1877       1/1                          tick_state_reg &lt;= '1';
1878       1/1                          rx_store_edl_i &lt;= '1';
1879       1/1                          err_pos &lt;= ERC_POS_CTRL;
1880       1/1                          crc_enable &lt;= '1';
1881       1/1                          pc_dbg.is_control &lt;= '1';
1882       1/1                          bit_err_disable_receiver &lt;= '1';
1883                    
1884       1/1                          if (rx_data_nbs = DOMINANT) then
1885       1/1                              ctrl_ctr_pload_i &lt;= '1';
1886       1/1                              ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1887       1/1                              tx_load_dlc_i &lt;= '1';
1888                                    end if;
1889                    
1890       1/1                          if (is_transmitter = '1' and tran_frame_type_i = NORMAL_CAN) then
1891       1/1                              tx_dominant &lt;= '1';
1892                                    else
1893       1/1                              ssp_reset_i &lt;= '1';
1894                                    end if;
1895                    
1896                                    -- Sample recessive but CAN FD is disabled -&gt; Form error or
1897                                    -- protocol exception!
1898       1/1                          if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE) then
1899       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1900       1/1                                  form_err_i &lt;= '1';
1901                    
1902                                        -- Detect protocol exception. Disable bit stuffing.
1903                                        else
1904       1/1                                  destuff_enable_clear &lt;= '1';
1905       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1906       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1907       1/1                                  pexs_set &lt;= '1';
1908                                        end if;
1909                                    end if;
1910                    
1911                                ---------------------------------------------------------------------------------------
1912                                -- BRS (Bit rate shift) Bit
1913                                ---------------------------------------------------------------------------------------
1914                                when s_pc_brs =&gt;
1915       1/1                          tick_state_reg &lt;= '1';
1916       1/1                          rx_store_brs_i &lt;= '1';
1917       1/1                          err_pos &lt;= ERC_POS_CTRL;
1918       1/1                          crc_enable &lt;= '1';
1919       1/1                          pc_dbg.is_control &lt;= '1';
1920       1/1                          bit_err_disable_receiver &lt;= '1';
1921       1/1                          dbt_ctrs_en &lt;= '1';
1922       1/1                          btmc_reset  &lt;= '1';
1923                    
1924       1/1                          if (is_transmitter = '1' and tran_brs = BR_NO_SHIFT) then
1925       1/1                              tx_dominant &lt;= '1';
1926                                    end if;
1927                    
1928       1/1                          if (rx_data_nbs = RECESSIVE and rx_trigger = '1') then
1929       1/1                              sp_control_switch_data &lt;= '1';
1930       1/1                              br_shifted_i &lt;= '1';
1931                                    end if;
1932                    
1933                                ---------------------------------------------------------------------------------------
1934                                -- ESI (Error State Indicator) Bit
1935                                ---------------------------------------------------------------------------------------
1936                                when s_pc_esi =&gt;
1937       1/1                          tick_state_reg &lt;= '1';
1938       1/1                          ctrl_ctr_pload_i &lt;= '1';
1939       1/1                          ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1940       1/1                          tx_load_dlc_i &lt;= '1';
1941       1/1                          rx_store_esi_i &lt;= '1';
1942       1/1                          err_pos &lt;= ERC_POS_CTRL;
1943       1/1                          crc_enable &lt;= '1';
1944       1/1                          pc_dbg.is_control &lt;= '1';
1945       1/1                          bit_err_disable_receiver &lt;= '1';
1946       1/1                          dbt_ctrs_en &lt;= '1';
1947                    
1948       1/1                          if (is_transmitter = '1' and is_err_active = '1') then
1949       1/1                              tx_dominant &lt;= '1';
1950                                    end if;
1951                    
1952                                    -- Transmitter transmitts via SSP
1953       1/1                          if (sp_control_q_i = SECONDARY_SAMPLE) then
1954       1/1                              dbt_measure_start &lt;= '1';
1955       1/1                              gen_first_ssp     &lt;= '1';
1956                                    end if;
1957                    
1958                                ---------------------------------------------------------------------------------------
1959                                -- DLC (Data length code)
1960                                ---------------------------------------------------------------------------------------
1961                                when s_pc_dlc =&gt;
1962       1/1                          ctrl_ctr_ena &lt;= '1';
1963       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1964       1/1                          tx_shift_ena_i  &lt;= '1';
1965       1/1                          err_pos &lt;= ERC_POS_CTRL;
1966       1/1                          crc_enable &lt;= '1';
1967       1/1                          pc_dbg.is_control &lt;= '1';
1968       1/1                          bit_err_disable_receiver &lt;= '1';
1969                    
1970       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
1971       1/1                              dbt_ctrs_en &lt;= '1';
1972                                    end if;
1973                    
1974                                    -- Address first Data Word in TXT Buffer RAM in advance to account for DFF delay
1975                                    -- and RAM delay! Do it only when transmitting to avoid toggling of RAM signals
1976                                    -- during reception (possible power consideration)
1977       1/1                          if (is_transmitter = '1') then
1978       1/1                              txtb_ptr_d &lt;= 4;
1979                                    end if;
1980                    
1981       1/1                          if (ctrl_ctr_zero = '1') then
1982       1/1                              tick_state_reg &lt;= '1';
1983       1/1                              ctrl_ctr_pload_i &lt;= '1';
1984                    
1985       1/1                              if (no_data_field = '1') then
1986       1/1                                  if (go_to_stuff_count = '1') then
1987       1/1                                      ctrl_ctr_pload_val &lt;= C_STUFF_COUNT_DURATION;
1988       1/1                                      tx_load_stuff_count_i &lt;= '1';
1989                                            else
1990       1/1                                      ctrl_ctr_pload_val &lt;= crc_length_i;
1991       1/1                                      tx_load_crc_i &lt;= '1';
1992                                            end if;
1993                                        else
1994       1/1                                  ctrl_ctr_pload_val &lt;= data_length_bits_c;
1995       1/1                                  tx_load_data_word_i &lt;= '1';
1996                                        end if;
1997                    
1998       1/1                              store_metadata_d &lt;= '1';
1999       1/1                              rx_store_dlc_i &lt;= '1';
2000                                    end if;
2001                    
2002                                ---------------------------------------------------------------------------------------
2003                                -- Data field
2004                                ---------------------------------------------------------------------------------------
2005                                when s_pc_data =&gt;
2006       1/1                          ctrl_ctr_ena &lt;= '1';
2007       1/1                          rx_shift_ena(to_integer(unsigned(ctrl_counted_byte_index))) &lt;= '1';
2008       1/1                          rx_shift_in_sel &lt;= '1';
2009       1/1                          tx_shift_ena_i &lt;= '1';
2010       1/1                          err_pos &lt;= ERC_POS_DATA;
2011       1/1                          crc_enable &lt;= '1';
2012       1/1                          pc_dbg.is_data &lt;= '1';
2013       1/1                          compl_ctr_ena_i &lt;= '1';
2014       1/1                          bit_err_disable_receiver &lt;= '1';
2015                    
2016       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2017       1/1                              dbt_ctrs_en &lt;= '1';
2018                                    end if;
2019                    
2020                                    -- Address next word (the one after actually transmitted one), so that when current
2021                                    -- word ends, TXT Buffer RAM already provides data on its output! Counter is divided
2022                                    -- by 32 since each memory word contains 32 bits!
2023       1/1                          if (is_transmitter = '1') then
2024       1/1                              txtb_ptr_d &lt;= to_integer(unsigned(ctrl_ctr_mem_index));
2025                                    end if;
2026                    
2027       1/1                          if (ctrl_ctr_zero = '1') then
2028       1/1                              tick_state_reg &lt;= '1';
2029       1/1                              ctrl_ctr_pload_i &lt;= '1';
2030                    
2031       1/1                              if (go_to_stuff_count = '1') then
2032       1/1                                  ctrl_ctr_pload_val &lt;= C_STUFF_COUNT_DURATION;
2033       1/1                                  tx_load_stuff_count_i &lt;= '1';
2034                                        else
2035       1/1                                  ctrl_ctr_pload_val &lt;= crc_length_i;
2036       1/1                                  tx_load_crc_i &lt;= '1';
2037                                        end if;
2038                    
2039                                        -- Store data word at the end of data field.
2040       1/1                              store_data_d &lt;= '1';
2041                                    end if;
2042                    
2043                                    -- Store data word when multiple of 4 data bytes were counted! Avoid storing at the
2044                                    -- end of Data field, because CRC must be preloaded then!
2045       1/1                          if (ctrl_counted_byte = '1' and
2046                                        ctrl_counted_byte_index = &quot;11&quot; and
2047                                        ctrl_ctr_zero = '0')
2048                                    then
2049       1/1                              store_data_d &lt;= '1';
2050       1/1                              tx_load_data_word_i &lt;= '1';
2051                                    end if;
2052                    
2053                                ---------------------------------------------------------------------------------------
2054                                -- Stuff count + Stuff parity field
2055                                ---------------------------------------------------------------------------------------
2056                                when s_pc_stuff_count =&gt;
2057       1/1                          ctrl_ctr_ena &lt;= '1';
2058       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
2059       1/1                          tx_shift_ena_i &lt;= '1';
2060       1/1                          err_pos &lt;= ERC_POS_CRC;
2061       1/1                          crc_enable &lt;= '1';
2062       1/1                          pc_dbg.is_stuff_count &lt;= '1';
2063       1/1                          bit_err_disable_receiver &lt;= '1';
2064                    
2065       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2066       1/1                              dbt_ctrs_en &lt;= '1';
2067                                    end if;
2068                    
2069       1/1                          if (ctrl_ctr_zero = '1') then
2070       1/1                              tick_state_reg &lt;= '1';
2071       1/1                              ctrl_ctr_pload_val &lt;= crc_length_i;
2072       1/1                              ctrl_ctr_pload_i &lt;= '1';
2073       1/1                              tx_load_crc_i &lt;= '1';
2074       1/1                              rx_store_stuff_count_i &lt;= '1';
2075                                    end if;
2076                    
2077       1/1                          if (is_fd_frame = '1') then
2078       1/1                              stuff_length &lt;= std_logic_vector(to_unsigned(4, 3));
2079       1/1                              fixed_stuff &lt;= '1';
2080                                    end if;
2081                    
2082                                ---------------------------------------------------------------------------------------
2083                                -- CRC field
2084                                ---------------------------------------------------------------------------------------
2085                                when s_pc_crc =&gt;
2086       1/1                          ctrl_ctr_ena &lt;= '1';
2087       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
2088       1/1                          tx_shift_ena_i &lt;= '1';
2089       1/1                          err_pos &lt;= ERC_POS_CRC;
2090       1/1                          pc_dbg.is_crc &lt;= '1';
2091       1/1                          bit_err_disable_receiver &lt;= '1';
2092                    
2093       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2094       1/1                              dbt_ctrs_en &lt;= '1';
2095                                    end if;
2096                    
2097       1/1                          if (is_fd_frame = '1') then
2098       1/1                              stuff_length &lt;= std_logic_vector(to_unsigned(4, 3));
2099       1/1                              fixed_stuff &lt;= '1';
2100                                    end if;
2101                    
2102       1/1                          if (ctrl_ctr_zero = '1') then
2103       1/1                              tick_state_reg &lt;= '1';
2104                                    end if;
2105                    
2106                                ---------------------------------------------------------------------------------------
2107                                -- CRC Delimiter
2108                                ---------------------------------------------------------------------------------------
2109                                when s_pc_crc_delim =&gt;
2110       1/1                          tick_state_reg &lt;= '1';
2111       1/1                          err_pos &lt;= ERC_POS_ACK;
2112       1/1                          pc_dbg.is_crc_delim  &lt;= '1';
2113       1/1                          dbt_ctrs_en &lt;= '1';
2114       1/1                          bit_err_disable &lt;= '1';
2115       1/1                          destuff_enable_clear &lt;= '1';
2116       1/1                          stuff_enable_clear &lt;= '1';
2117                    
2118       1/1                          if (rx_trigger = '1') then
2119       1/1                              if (is_receiver = '1') then
2120       1/1                                  crc_check &lt;= '1';
2121                                        end if;
2122                    
2123       1/1                              if (rx_data_nbs = DOMINANT) then
2124       1/1                                  form_err_i &lt;= '1';
2125                                        end if;
2126                    
2127       1/1                              if (sp_control_q_i = DATA_SAMPLE or sp_control_q_i = SECONDARY_SAMPLE) then
2128       1/1                                  sp_control_switch_nominal &lt;= '1';
2129       1/1                                  br_shifted_i &lt;= '1';
2130                                        end if;
2131                                    end if;
2132                    
2133                                ---------------------------------------------------------------------------------------
2134                                -- ACK Slot of CAN 2.0 frame
2135                                ---------------------------------------------------------------------------------------
2136                                when s_pc_ack =&gt;
2137       1/1                          tick_state_reg &lt;= '1';
2138       1/1                          err_pos &lt;= ERC_POS_ACK;
2139       1/1                          pc_dbg.is_ack &lt;= '1';
2140       1/1                          dbt_ctrs_en &lt;= '1';
2141                    
2142       1/1                          if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
2143       1/1                              tx_dominant &lt;= '1';
2144                    
2145                                    -- Bit Error still shall be detected when unit sends dominant
2146                                    -- (receiver) and receives recessive!
2147                                    else
2148       1/1                              bit_err_disable &lt;= '1';
2149                                    end if;
2150                    
2151       1/1                          if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
2152       1/1                              decrement_rec_i &lt;= '1';
2153                                    end if;
2154                    
2155       1/1                          if (is_transmitter = '1' and mr_mode_stm = '0' and rx_data_nbs = RECESSIVE) then
2156       1/1                              ack_err_i &lt;= '1';
2157                                    end if;
2158                    
2159                                ---------------------------------------------------------------------------------------
2160                                -- First bit of CAN FD Frame ACK - Receiver sends ACK
2161                                ---------------------------------------------------------------------------------------
2162                                when s_pc_ack_fd_1 =&gt;
2163       1/1                          tick_state_reg &lt;= '1';
2164       1/1                          err_pos &lt;= ERC_POS_ACK;
2165       1/1                          pc_dbg.is_ack &lt;= '1';
2166       1/1                          dbt_ctrs_en &lt;= '1';
2167                    
2168       1/1                          if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
2169       1/1                              tx_dominant &lt;= '1';
2170                    
2171                                    -- Bit Error still shall be detected when unit sends dominant
2172                                    -- (receiver) and receives recessive!
2173                                    else
2174       1/1                              bit_err_disable &lt;= '1';
2175                                    end if;
2176                    
2177       1/1                          if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
2178       1/1                              decrement_rec_i &lt;= '1';
2179                                    end if;
2180                    
2181                                ---------------------------------------------------------------------------------------
2182                                -- Second bit of CAN FD Frame ACK
2183                                ---------------------------------------------------------------------------------------
2184                                when s_pc_ack_fd_2 =&gt;
2185       1/1                          tick_state_reg &lt;= '1';
2186       1/1                          err_pos &lt;= ERC_POS_ACK;
2187       1/1                          pc_dbg.is_ack &lt;= '1';
2188       1/1                          dbt_ctrs_en &lt;= '1';
2189                    
2190                                    -- No ACK sent now, but dominant or recessive should be tolerated.
2191       1/1                          bit_err_disable &lt;= '1';
2192                    
2193                                    -- Transmitter not detecting dominant bit now, nor at previous bit -&gt; Ack Error
2194       1/1                          if (is_transmitter = '1' and mr_mode_stm = '0' and
2195                                        rx_data_nbs = RECESSIVE and rx_data_nbs_prev = RECESSIVE)
2196                                    then
2197       1/1                              ack_err_i &lt;= '1';
2198                                    end if;
2199                    
2200                                ---------------------------------------------------------------------------------------
2201                                -- ACK Delimiter
2202                                ---------------------------------------------------------------------------------------
2203                                when s_pc_ack_delim =&gt;
2204       1/1                          tick_state_reg &lt;= '1';
2205       1/1                          ctrl_ctr_pload_i &lt;= '1';
2206       1/1                          ctrl_ctr_pload_val &lt;= C_EOF_DURATION;
2207       1/1                          err_pos &lt;= ERC_POS_ACK;
2208       1/1                          pc_dbg.is_ack_delim  &lt;= '1';
2209       1/1                          bit_err_disable &lt;= '1';
2210                    
2211       1/1                          if (rx_data_nbs = DOMINANT) then
2212       1/1                              form_err_i &lt;= '1';
2213                                    end if;
2214                    
2215       1/1                          if (is_receiver = '1' and crc_match = '0') then
2216       1/1                              crc_err_i &lt;= '1';
2217                                    end if;
2218                    
2219                                ---------------------------------------------------------------------------------------
2220                                -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as Overload
2221                                -- flag!
2222                                ---------------------------------------------------------------------------------------
2223                                when s_pc_eof =&gt;
2224       1/1                          ctrl_ctr_ena &lt;= '1';
2225       1/1                          pc_dbg.is_eof &lt;= '1';
2226       1/1                          err_pos &lt;= ERC_POS_EOF;
2227       1/1                          bit_err_disable &lt;= '1';
2228                    
2229       1/1                          if (ctrl_ctr_zero = '1') then
2230       1/1                              tick_state_reg &lt;= '1';
2231       1/1                              ctrl_ctr_pload_i &lt;= '1';
2232                    
2233       1/1                              if (rx_data_nbs = RECESSIVE) then
2234       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2235                    
2236                                            -- No Error until the end of EOF means frame is valid for transmitter!
2237       1/1                                  if (is_transmitter = '1') then
2238       1/1                                      txtb_hw_cmd_d.unlock &lt;= '1';
2239       1/1                                      txtb_hw_cmd_d.valid  &lt;= '1';
2240                                            end if;
2241                    
2242                                        elsif (is_receiver = '1') then
2243       1/1                                  if (mr_mode_rom = ROM_DISABLED) then
2244       1/1                                      ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2245                                            else
2246       1/1                                      ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2247       1/1                                      set_idle_i &lt;= '1';
2248                                            end if;
2249                                        end if;
2250                    
2251       1/1                              crc_clear_match_flag &lt;= '1';
2252                                    end if;
2253                    
2254                                    -- If there is no error (RX Recessive) in one bit before end of EOF, signal valid
2255                                    -- Frame reception!
2256       1/1                          if (ctrl_ctr_one = '1' and rx_data_nbs = RECESSIVE) then
2257       1/1                              rec_valid_d &lt;= '1';
2258                                    end if;
2259                    
2260                                    -- DOMINANT during EOF. All bits before last -&gt; Form error! Last bit -&gt; Receiver
2261                                    -- treats it as overload condition, so no error frame will be transmitted.
2262                                    -- Transmitter treats it as Form error!
2263       1/1                          if (rx_data_nbs = DOMINANT) then
2264       1/1                              if (ctrl_ctr_zero = '0') then
2265       1/1                                  form_err_i &lt;= '1';
2266                                        elsif (is_transmitter = '1') then
2267       1/1                                  form_err_i &lt;= '1';
2268                                        end if;
2269                                    end if;
2270                    
2271                                ---------------------------------------------------------------------------------------
2272                                -- Intermission field
2273                                ---------------------------------------------------------------------------------------
2274                                when s_pc_intermission =&gt;
2275       1/1                          ctrl_ctr_ena &lt;= '1';
2276       1/1                          pc_dbg.is_intermission &lt;= '1';
2277       1/1                          retr_ctr_add_block_clr &lt;= '1';
2278       1/1                          bit_err_disable &lt;= '1';
2279                    
2280                                    -- If we are bus-off, go to reintegration wait!
2281       1/1                          if (is_bus_off = '1') then
2282       1/1                              tick_state_reg &lt;= '1';
2283                                    end if;
2284                    
2285                                    -- Last (third) bit of intermission
2286       1/1                          if (ctrl_ctr_zero = '1' and is_bus_off = '0') then
2287       1/1                              tick_state_reg &lt;= '1';
2288       1/1                              ctrl_ctr_pload_i &lt;= '1';
2289       1/1                              crc_spec_enable_i &lt;= '1';
2290                    
2291                                        -- Goe to Base ID (sampling of DOMINANT in the third bit of intermission)!
2292       1/1                              if (rx_data_nbs = DOMINANT) then
2293       1/1                                  ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2294       1/1                                  tx_load_base_id_i &lt;= '1';
2295       1/1                                  sof_pulse_i &lt;= '1';
2296                    
2297                                        -- Goes to either IDLE, Suspend, or to SOF, when there is sth. to transmitt.
2298                                        -- Preload SUSPEND length in any case, since other states don't care about
2299                                        -- control counter.
2300                                        else
2301       1/1                                  ctrl_ctr_pload_val &lt;= C_SUSPEND_DURATION;
2302                                        end if;
2303                    
2304                                        -- Lock TXT Buffer when there is what to transmitt, and no suspend! Unit becomes
2305                                        -- transmitter! If not, and DOMINANT is received, become receiver!
2306       1/1                              if (tx_frame_ready = '1' and go_to_suspend = '0') then
2307       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2308       1/1                                  set_transmitter_i &lt;= '1';
2309       1/1                                  stuff_enable_set &lt;= '1';
2310                    
2311       1/1                                  if (rx_data_nbs = DOMINANT) then
2312       1/1                                      tx_frame_no_sof_d &lt;= '1';
2313                                            end if;
2314                    
2315                                        elsif (rx_data_nbs = DOMINANT) then
2316       1/1                                  set_receiver_i   &lt;= '1';
2317                                        end if;
2318                    
2319                                        -- Transmission/reception started -&gt; Enable Bit stuffing! Clear RX Shift
2320                                        -- Register!
2321       1/1                              if (frame_start = '1') then
2322       1/1                                  destuff_enable_set &lt;= '1';
2323       1/1                                  rx_clear_i &lt;= '1';
2324                                        end if;
2325                    
2326                                        -- If we dont sample dominant, nor we have sth ready for transmission, we go to
2327                                        -- Idle! Don't become idle when we go to suspend!
2328       1/1                              if (rx_data_nbs = RECESSIVE and tx_frame_ready = '0' and
2329                                            go_to_suspend = '0')
2330                                        then
2331       1/1                                  set_idle_i &lt;= '1';
2332                                        end if;
2333                    
2334                                    -- First or second bit of intermission!
2335                                    elsif (rx_data_nbs = DOMINANT and is_bus_off = '0') then
2336       1/1                              tick_state_reg &lt;= '1';
2337       1/1                              ctrl_ctr_pload_i &lt;= '1';
2338       1/1                              if (mr_mode_rom = ROM_DISABLED) then
2339       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2340                                        else
2341       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2342       1/1                                  set_idle_i &lt;= '1';
2343                                        end if;
2344                                    end if;
2345                    
2346                                    -- Second or third bit of intermission, Hard Synchronisation
2347       1/1                          if (ctrl_ctr_zero = '1' or ctrl_ctr_one = '1') then
2348       1/1                              perform_hsync &lt;= '1';
2349                                    end if;
2350                    
2351                                    -- First or second bit of Intermission, pre-load CRC Init vector for next frame.
2352       1/1                          if (ctrl_ctr_zero = '0') then
2353       1/1                              load_init_vect_i &lt;= '1';
2354                                    end if;
2355                    
2356                                ---------------------------------------------------------------------------------------
2357                                -- Suspend transmission
2358                                ---------------------------------------------------------------------------------------
2359                                when s_pc_suspend =&gt;
2360       1/1                          ctrl_ctr_ena &lt;= '1';
2361       1/1                          perform_hsync &lt;= '1';
2362       1/1                          crc_spec_enable_i &lt;= '1';
2363       1/1                          bit_err_disable &lt;= '1';
2364       1/1                          pc_dbg.is_suspend &lt;= '1';
2365                    
2366       1/1                          if (rx_data_nbs = DOMINANT) then
2367       1/1                              tick_state_reg &lt;= '1';
2368       1/1                              ctrl_ctr_pload_i &lt;= '1';
2369       1/1                              ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2370       1/1                              tx_load_base_id_i &lt;= '1';
2371       1/1                              sof_pulse_i &lt;= '1';
2372       1/1                              set_receiver_i &lt;= '1';
2373       1/1                              destuff_enable_set &lt;= '1';
2374       1/1                              rx_clear_i &lt;= '1';
2375                    
2376                                    -- End of Suspend -&gt; Unit goes to IDLE if there is nothing to transmitt, otherwise
2377                                    -- it goes to SOF and transmitts
2378                                    elsif (ctrl_ctr_zero = '1') then
2379       1/1                              tick_state_reg &lt;= '1';
2380       1/1                              if (tx_frame_ready = '1') then
2381       1/1                                  set_transmitter_i &lt;= '1';
2382       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2383       1/1                                  rx_clear_i &lt;= '1';
2384       1/1                                  destuff_enable_set &lt;= '1';
2385       1/1                                  stuff_enable_set &lt;= '1';
2386                                        else
2387       1/1                                  set_idle_i &lt;= '1';
2388                                        end if;
2389                                    end if;
2390                    
2391                                ---------------------------------------------------------------------------------------
2392                                -- Unit is in Bus idle period.
2393                                ---------------------------------------------------------------------------------------
2394                                when s_pc_idle =&gt;
2395       1/1                          perform_hsync &lt;= '1';
2396       1/1                          crc_spec_enable_i &lt;= '1';
2397       1/1                          bit_err_disable &lt;= '1';
2398                    
2399       1/1                          if (is_bus_off = '0') then
2400       1/1                              if (rx_data_nbs = DOMINANT) then
2401       1/1                                  tick_state_reg &lt;= '1';
2402       1/1                                  ctrl_ctr_pload_i &lt;= '1';
2403       1/1                                  ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2404       1/1                                  sof_pulse_i &lt;= '1';
2405       1/1                                  crc_enable &lt;= '1';
2406                                        end if;
2407                    
2408       1/1                              if (tx_frame_ready = '1') then
2409       1/1                                  tick_state_reg &lt;= '1';
2410       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2411       1/1                                  set_transmitter_i &lt;= '1';
2412       1/1                                  tx_load_base_id_i &lt;= '1';
2413       1/1                                  stuff_enable_set &lt;= '1';
2414                    
2415       1/1                                  if (rx_data_nbs = DOMINANT) then
2416       1/1                                      tx_frame_no_sof_d &lt;= '1';
2417                                            end if;
2418                    
2419                                        elsif (rx_data_nbs = DOMINANT) then
2420       1/1                                  set_receiver_i &lt;= '1';
2421                                        end if;
2422                    
2423                                        -- Transmission/reception started -&gt; Enable Bit de-stuffing! Clear RX Shift
2424                                        -- register!
2425       1/1                              if (frame_start = '1') then
2426       1/1                                  destuff_enable_set &lt;= '1';
2427       1/1                                  rx_clear_i &lt;= '1';
2428                                        end if;
2429                    
2430                                    -- If we are bus-off we need to move to wait for reintegration command!
2431                                    else
2432       1/1                              tick_state_reg &lt;= '1';
2433                                    end if;
2434                    
2435                                ---------------------------------------------------------------------------------------
2436                                -- Wait till command from User to start re-integration!
2437                                ---------------------------------------------------------------------------------------
2438                                when s_pc_reintegrating_wait =&gt;
2439       1/1                          bit_err_disable &lt;= '1';
2440                    
2441       1/1                          if (mr_command_ercrst_q = '1') then
2442       1/1                              tick_state_reg &lt;= '1';
2443       1/1                              ctrl_ctr_pload_i &lt;= '1';
2444       1/1                              reinteg_ctr_clr &lt;= '1';
2445       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2446       1/1                              clr_bus_off_rst_flg &lt;= '1';
2447                                    end if;
2448                    
2449                                ---------------------------------------------------------------------------------------
2450                                -- Unit is re-integrating, waiting till re-integration counter expires!
2451                                ---------------------------------------------------------------------------------------
2452                                when s_pc_reintegrating =&gt;
2453       1/1                          ctrl_ctr_ena &lt;= '1';
2454       1/1                          perform_hsync &lt;= '1';
2455       1/1                          bit_err_disable &lt;= '1';
2456                    
2457                                    -- Restart integration upon reception of DOMINANT bit or upon synchronization edge.
2458       1/1                          if (rx_data_nbs = DOMINANT or sync_edge = '1') then
2459       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2460                                    end if;
2461                    
2462                                    -- When preloaded due to synchronisation edge, this is outside of sample point!
2463       1/1                          if (rx_data_nbs = DOMINANT) then
2464       1/1                              ctrl_ctr_pload_i &lt;= '1';
2465                                    end if;
2466                    
2467       1/1                          if (sync_edge = '1' and
2468                                       -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
2469                                       -- CAN FD enabled!
2470                                       (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
2471                                    then
2472       1/1                              ctrl_ctr_pload_unaliged &lt;= '1';
2473                                    end if;
2474                    
2475       1/1                          if (ctrl_ctr_zero = '1') then
2476       1/1                              reinteg_ctr_enable &lt;= '1';
2477                                    end if;
2478                    
2479       1/1                          if (ctrl_ctr_zero = '1' and reinteg_ctr_expired = '0') then
2480       1/1                              ctrl_ctr_pload_i &lt;= '1';
2481       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2482                                    end if;
2483                    
2484       1/1                          if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1' and rx_trigger = '1') then
2485       1/1                              tick_state_reg &lt;= '1';
2486       1/1                              set_idle_i &lt;= '1';
2487       1/1                              set_err_active_i &lt;= '1';
2488       1/1                              load_init_vect_i &lt;= '1';
2489                                    end if;
2490                    
2491                                ---------------------------------------------------------------------------------------
2492                                -- Active error flag.
2493                                ---------------------------------------------------------------------------------------
2494                                when s_pc_act_err_flag =&gt;
2495       1/1                          ctrl_ctr_ena &lt;= '1';
2496       1/1                          pc_dbg.is_err &lt;= '1';
2497       1/1                          tx_dominant &lt;= '1';
2498       1/1                          err_pos &lt;= ERC_POS_ERR;
2499                    
2500       1/1                          if (ctrl_ctr_zero = '1') then
2501       1/1                              tick_state_reg &lt;= '1';
2502       1/1                              ctrl_ctr_pload_i &lt;= '1';
2503       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2504       1/1                              first_err_delim_d &lt;= '1';
2505                                    end if;
2506                    
2507                                ---------------------------------------------------------------------------------------
2508                                -- Passive error flag.
2509                                ---------------------------------------------------------------------------------------
2510                                when s_pc_pas_err_flag =&gt;
2511       1/1                          ctrl_ctr_ena &lt;= '1';
2512       1/1                          pc_dbg.is_err &lt;= '1';
2513       1/1                          err_pos &lt;= ERC_POS_ERR;
2514                    
2515                                    -- Node sending Passive error flag may receive RECESSIVE or DOMINANT, and DOMINANT
2516                                    -- shall not be treated as bit error!
2517       1/1                          bit_err_disable &lt;= '1';
2518                    
2519                                    -- Reseting control counter if different bit that previous is detected. Passive
2520                                    -- error flag must be completed after 6 bits of equal polarity!
2521       1/1                          if (rx_data_nbs_prev /= rx_data_nbs) then
2522       1/1                              ctrl_ctr_pload_i   &lt;= '1';
2523       1/1                              ctrl_ctr_pload_val &lt;= C_SHORTENED_ERR_FLG_DURATION;
2524                                    elsif (ctrl_ctr_zero = '1') then
2525       1/1                              tick_state_reg &lt;= '1';
2526       1/1                              ctrl_ctr_pload_i &lt;= '1';
2527       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2528       1/1                              first_err_delim_d &lt;= '1';
2529                                    end if;
2530                    
2531                                    -- If dominant bit is detected, and previous error was ACK, then TEC shall be
2532                                    -- still incremented!
2533       1/1                          if (ack_err_flag = '1' and rx_data_nbs = DOMINANT and rx_trigger = '1') then
2534       1/1                              bit_err_after_ack_err &lt;= '1';
2535       1/1                              ack_err_flag_clr &lt;= '1';
2536                                    end if;
2537                    
2538                                ---------------------------------------------------------------------------------------
2539                                -- Wait till Error delimiter (detection of recessive bit)
2540                                ---------------------------------------------------------------------------------------
2541                                when s_pc_err_delim_wait =&gt;
2542       1/1                          pc_dbg.is_err &lt;= '1';
2543       1/1                          err_pos &lt;= ERC_POS_ERR;
2544       1/1                          ack_err_flag_clr &lt;= '1';
2545                    
2546                                    -- When waiting for RECESSIVE bit after Error flag, unit may receive DOMINANT and
2547                                    -- not interpret this as Bit error!
2548       1/1                          bit_err_disable &lt;= '1';
2549                    
2550       1/1                          if (ctrl_ctr_zero = '0') then
2551       1/1                              ctrl_ctr_ena &lt;= '1';
2552                                    else
2553       1/1                              tick_state_reg &lt;= '1';
2554                                    end if;
2555                    
2556       1/1                          if (rx_data_nbs = RECESSIVE) then
2557       1/1                              tick_state_reg &lt;= '1';
2558       1/1                              ctrl_ctr_pload_i &lt;= '1';
2559       1/1                              ctrl_ctr_pload_val &lt;= C_ERR_DELIM_DURATION;
2560                                    end if;
2561                    
2562                                    -- Node received dominant bit as first bit after Error flag! This shall be treated
2563                                    -- as primary error
2564       1/1                          if (rx_data_nbs = DOMINANT and first_err_delim_q = '1') then
2565       1/1                              primary_err_i &lt;= '1';
2566       1/1                              first_err_delim_d &lt;= '0';
2567                                    end if;
2568                    
2569                                ---------------------------------------------------------------------------------------
2570                                -- 13 dominant bits (6 error flag + 7 error delimiter) has been detected (active error
2571                                -- flag), or 7 has been detected (passive error flag).
2572                                ---------------------------------------------------------------------------------------
2573                                when s_pc_err_flag_too_long =&gt;
2574       1/1                          pc_dbg.is_err &lt;= '1';
2575       1/1                          err_pos &lt;= ERC_POS_ERR;
2576       1/1                          bit_err_disable &lt;= '1';
2577       1/1                          ctrl_ctr_ena &lt;= '1';
2578                    
2579       1/1                          if (rx_data_nbs = RECESSIVE) then
2580       1/1                              tick_state_reg &lt;= '1';
2581       1/1                              ctrl_ctr_pload_i &lt;= '1';
2582       1/1                              ctrl_ctr_pload_val &lt;= C_ERR_DELIM_DURATION;
2583                    
2584                                    -- This indicates that either 14th dominant bit was detected, or each next
2585                                    -- consecutive 8 DOMINANT bits were detected!
2586                                    elsif (ctrl_ctr_zero = '1') then
2587       1/1                              tick_state_reg &lt;= '1';
2588       1/1                              ctrl_ctr_pload_i &lt;= '1';
2589       1/1                              ctrl_ctr_pload_val &lt;= C_DOMINANT_REPEAT_DURATION;
2590       1/1                              err_delim_late_i &lt;= '1';
2591                                    end if;
2592                    
2593                                ---------------------------------------------------------------------------------------
2594                                -- 13 dominant bits (6 overload flag + 7 overload delimiter) has been detected.
2595                                ---------------------------------------------------------------------------------------
2596                                when s_pc_ovr_flag_too_long =&gt;
2597       1/1                          pc_dbg.is_overload &lt;= '1';
2598       1/1                          err_pos &lt;= ERC_POS_OVRL;
2599       1/1                          bit_err_disable &lt;= '1';
2600       1/1                          ctrl_ctr_ena &lt;= '1';
2601                    
2602       1/1                          if (rx_data_nbs = RECESSIVE) then
2603       1/1                              tick_state_reg &lt;= '1';
2604       1/1                              ctrl_ctr_pload_i &lt;= '1';
2605       1/1                              ctrl_ctr_pload_val &lt;= C_OVR_DELIM_DURATION;
2606                    
2607                                    -- This indicates that either 14th dominant bit was detected, or each next
2608                                    -- consecutive 8 DOMINANT bits were detected!
2609                                    elsif (ctrl_ctr_zero = '1') then
2610       1/1                              tick_state_reg &lt;= '1';
2611       1/1                              ctrl_ctr_pload_i &lt;= '1';
2612       1/1                              ctrl_ctr_pload_val &lt;= C_DOMINANT_REPEAT_DURATION;
2613       1/1                              err_delim_late_i &lt;= '1';
2614                                    end if;
2615                    
2616                                ---------------------------------------------------------------------------------------
2617                                -- Error delimiter
2618                                ---------------------------------------------------------------------------------------
2619                                when s_pc_err_delim =&gt;
2620       1/1                          pc_dbg.is_err &lt;= '1';
2621       1/1                          ctrl_ctr_ena &lt;= '1';
2622       1/1                          err_pos &lt;= ERC_POS_ERR;
2623       1/1                          bit_err_disable &lt;= '1';
2624                    
2625       1/1                          if (ctrl_ctr_zero = '1') then
2626       1/1                              tick_state_reg &lt;= '1';
2627       1/1                              ctrl_ctr_pload_i &lt;= '1';
2628                    
2629       1/1                              if (rx_data_nbs = DOMINANT) then
2630       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2631                                        else
2632       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2633                                        end if;
2634                                    elsif (rx_data_nbs = DOMINANT) then
2635       1/1                              form_err_i &lt;= '1';
2636                                    end if;
2637                    
2638                                ---------------------------------------------------------------------------------------
2639                                -- Overload flag
2640                                ---------------------------------------------------------------------------------------
2641                                when s_pc_ovr_flag =&gt;
2642       1/1                          pc_dbg.is_overload &lt;= '1';
2643       1/1                          ctrl_ctr_ena &lt;= '1';
2644       1/1                          tx_dominant &lt;= '1';
2645       1/1                          err_pos &lt;= ERC_POS_OVRL;
2646                    
2647       1/1                          if (ctrl_ctr_zero = '1') then
2648       1/1                              tick_state_reg &lt;= '1';
2649       1/1                              ctrl_ctr_pload_i &lt;= '1';
2650       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2651                                    end if;
2652                    
2653                                ---------------------------------------------------------------------------------------
2654                                -- Wait till overload delimiter.
2655                                ---------------------------------------------------------------------------------------
2656                                when s_pc_ovr_delim_wait =&gt;
2657       1/1                          pc_dbg.is_overload &lt;= '1';
2658       1/1                          err_pos &lt;= ERC_POS_OVRL;
2659                    
2660       1/1                          if (ctrl_ctr_zero = '0') then
2661       1/1                              ctrl_ctr_ena &lt;= '1';
2662                                    else
2663       1/1                              tick_state_reg &lt;= '1';
2664                                    end if;
2665                    
2666                                    -- When waiting for RECESSIVE bit after Overload flag, unit may receive DOMINANT
2667                                    -- and not interpret this as Bit error!
2668       1/1                          bit_err_disable &lt;= '1';
2669                    
2670       1/1                          if (rx_data_nbs = RECESSIVE) then
2671       1/1                              tick_state_reg &lt;= '1';
2672       1/1                              ctrl_ctr_pload_i &lt;= '1';
2673       1/1                              ctrl_ctr_pload_val &lt;= C_OVR_DELIM_DURATION;
2674                                    end if;
2675                    
2676                                ---------------------------------------------------------------------------------------
2677                                -- Overload delimiter
2678                                ---------------------------------------------------------------------------------------
2679                                when s_pc_ovr_delim  =&gt;
2680       1/1                          ctrl_ctr_ena &lt;= '1';
2681       1/1                          pc_dbg.is_overload &lt;= '1';
2682       1/1                          err_pos &lt;= ERC_POS_OVRL;
2683       1/1                          bit_err_disable &lt;= '1';
2684                    
2685       1/1                          if (ctrl_ctr_zero = '1') then
2686       1/1                              tick_state_reg &lt;= '1';
2687       1/1                              ctrl_ctr_pload_i &lt;= '1';
2688                    
2689       1/1                              if (rx_data_nbs = DOMINANT) then
2690       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2691                                        else
2692       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2693                                        end if;
2694                                    elsif (rx_data_nbs = DOMINANT) then
2695       1/1                              form_err_i &lt;= '1';
2696                                    end if;
2697                    
2698                                end case;
2699                            end if;
2700                    
2701                        end process;
2702                    
2703                        -----------------------------------------------------------------------------------------------
2704                        -- FSM State register
2705                        -----------------------------------------------------------------------------------------------
2706                        state_reg_ce &lt;= '1' when (tick_state_reg = '1' and ctrl_signal_upd = '1')
2707                                            else
2708                                        '0';
2709                    
2710                        fsm_state_reg_proc : process(clk_sys, res_n)
2711                        begin
2712       1/1                  if (res_n = '0') then
2713       1/1                      curr_state &lt;= s_pc_off;
2714                            elsif (rising_edge(clk_sys)) then
2715       1/1                      if (state_reg_ce = '1') then
2716       1/1                          curr_state &lt;= next_state;
2717                                end if;
2718                            end if;
2719                        end process;
2720                    
2721                        -----------------------------------------------------------------------------------------------
2722                        -- Control counter is preloaded:
2723                        --  1. When core is off and becomes non-off
2724                        --  2. When preloaded by any state and RX trigger is active. This saves gating with RX Trigger
2725                        --     in each FSM state!
2726                        --  3. When counter is reset during integration due to synchronisation edge. This can be
2727                        --     anytime, not just in sample point!
2728                        -----------------------------------------------------------------------------------------------
2729                        ctrl_ctr_pload &lt;= ctrl_ctr_pload_i when (curr_state = s_pc_off) else
2730                                          ctrl_ctr_pload_i when (ctrl_signal_upd = '1') else
2731                                          '1' when (ctrl_ctr_pload_unaliged = '1') else
2732                                          '0';
2733                    
2734                        -----------------------------------------------------------------------------------------------
2735                        -- Registering control commands to RX Buffer due to following reasons
2736                        --  1. In last bit of DLC, DLC is not yet sampled in RX Shift register, thus we need to delay
2737                        --     storing of metadata word by one clock cycle!
2738                        --  2. Break possible long combinational paths between RX Buffer and Protocol control FSM!
2739                        -----------------------------------------------------------------------------------------------
2740                        rx_buf_cmds_proc : process(clk_sys, res_n)
2741                        begin
2742       1/1                  if (res_n = '0') then
2743       1/1                      store_metadata     &lt;= '0';
2744       1/1                      store_data         &lt;= '0';
2745       1/1                      rec_valid          &lt;= '0';
2746       1/1                      rec_abort          &lt;= '0';
2747                            elsif (rising_edge(clk_sys)) then
2748                    
2749                                -- Frame is stored to RX Buffer when unit is either receiver or loopback mode is
2750                                -- enabled. Each command is active only for one clock cycle!
2751       1/1                      if ((is_receiver = '1' or mr_settings_ilbp = '1') and
2752                                    ((rx_trigger = '1') or (err_frm_req = '1')))
2753                                then
2754       1/1                          store_metadata     &lt;= store_metadata_d;
2755       1/1                          store_data         &lt;= store_data_d;
2756       1/1                          rec_valid          &lt;= rec_valid_d;
2757       1/1                          rec_abort          &lt;= rec_abort_d;
2758                                else
2759       1/1                          store_metadata     &lt;= '0';
2760       1/1                          store_data         &lt;= '0';
2761       1/1                          rec_valid          &lt;= '0';
2762       1/1                          rec_abort          &lt;= '0';
2763                                end if;
2764                            end if;
2765                        end process;
2766                    
2767                        ctrl_signal_upd &lt;= '1' when (rx_trigger = '1' or err_frm_req = '1')
2768                                               else
2769                                           '0';
2770                    
2771                        -----------------------------------------------------------------------------------------------
2772                        -- TXT Buffer HW commands pipeline
2773                        -----------------------------------------------------------------------------------------------
2774                        txtb_hw_cmd_proc : process(clk_sys, res_n)
2775                        begin
2776       1/1                  if (res_n = '0') then
2777       1/1                      txtb_hw_cmd_q.lock    &lt;= '0';
2778       1/1                      txtb_hw_cmd_q.unlock  &lt;= '0';
2779       1/1                      txtb_hw_cmd_q.valid   &lt;= '0';
2780       1/1                      txtb_hw_cmd_q.err     &lt;= '0';
2781       1/1                      txtb_hw_cmd_q.arbl    &lt;= '0';
2782       1/1                      txtb_hw_cmd_q.failed  &lt;= '0';
2783                            elsif (rising_edge(clk_sys)) then
2784       1/1                      if (ctrl_signal_upd = '1') then
2785       1/1                          txtb_hw_cmd_q &lt;= txtb_hw_cmd_d;
2786                                else
2787       1/1                          txtb_hw_cmd_q &lt;= ('0', '0', '0', '0', '0', '0');
2788                                end if;
2789                            end if;
2790                        end process;
2791                    
2792                        -----------------------------------------------------------------------------------------------
2793                        -- RX Shift register commands gating. Each command can be active only in sample point
2794                        -- (rx_trigger = '1')!
2795                        -----------------------------------------------------------------------------------------------
2796                        rx_store_base_id &lt;= rx_store_base_id_i and rx_trigger;
2797                        rx_store_ext_id &lt;= rx_store_ext_id_i and rx_trigger;
2798                        rx_store_ide &lt;= rx_store_ide_i and rx_trigger;
2799                        rx_store_rtr &lt;= rx_store_rtr_i and rx_trigger;
2800                        rx_store_edl &lt;= rx_store_edl_i and rx_trigger;
2801                        rx_store_dlc &lt;= rx_store_dlc_i and rx_trigger;
2802                        rx_store_esi &lt;= rx_store_esi_i and rx_trigger;
2803                        rx_store_brs &lt;= rx_store_brs_i and rx_trigger;
2804                        rx_store_stuff_count &lt;= rx_store_stuff_count_i and rx_trigger;
2805                    
2806                        -----------------------------------------------------------------------------------------------
2807                        -- TX Shift register commands gating. Each command can be active only in sample point
2808                        -- (rx_trigger = '1')!
2809                        -----------------------------------------------------------------------------------------------
2810                        tx_load_base_id &lt;= tx_load_base_id_i and rx_trigger;
2811                        tx_load_ext_id &lt;= tx_load_ext_id_i and rx_trigger;
2812                        tx_load_dlc &lt;= tx_load_dlc_i and rx_trigger;
2813                        tx_load_data_word &lt;= tx_load_data_word_i and rx_trigger;
2814                        tx_load_stuff_count &lt;= tx_load_stuff_count_i and rx_trigger;
2815                        tx_load_crc &lt;= tx_load_crc_i and rx_trigger;
2816                    
2817                        -----------------------------------------------------------------------------------------------
2818                        -- TX Shift register is enabled only when the unit is transmitter!
2819                        -----------------------------------------------------------------------------------------------
2820                        tx_shift_ena &lt;= '1' when (tx_shift_ena_i = '1' and is_transmitter = '1')
2821                                            else
2822                                        '0';
2823                    
2824                        -----------------------------------------------------------------------------------------------
2825                        -- Error signalling gating. Each command can be active only in sample point (rx_trigger = '1')!
2826                        -----------------------------------------------------------------------------------------------
2827                        form_err &lt;= form_err_i and rx_trigger;
2828                        ack_err &lt;= ack_err_i and rx_trigger;
2829                        crc_err &lt;= crc_err_i and rx_trigger;
2830                        bit_err_arb &lt;= bit_err_arb_i and rx_trigger;
2831                        decrement_rec &lt;= decrement_rec_i and rx_trigger;
2832                    
2833                        -----------------------------------------------------------------------------------------------
2834                        -- Switching of Bit-rate
2835                        -----------------------------------------------------------------------------------------------
2836                        switch_to_ssp &lt;= '1' when (sp_control_switch_data = '1' and is_transmitter = '1' and
2837                                                   mr_ssp_cfg_ssp_src /= SSP_SRC_NO_SSP)
2838                                             else
2839                                         '0';
2840                    
2841                        sp_control_d &lt;=   NOMINAL_SAMPLE when (sp_control_switch_nominal = '1')
2842                                                         else
2843                                        SECONDARY_SAMPLE when (switch_to_ssp = '1')
2844                                                         else
2845                                             DATA_SAMPLE when (sp_control_switch_data = '1')
2846                                                         else
2847                                            sp_control_q_i;
2848                    
2849                        sp_control_ce &lt;= '1' when (sp_control_switch_nominal = '1') else
2850                                         '1' when (sp_control_switch_data = '1') else
2851                                         '0';
2852                    
2853                        sp_control_reg_proc : process(clk_sys, res_n)
2854                        begin
2855       1/1                  if (res_n = '0') then
2856       1/1                      sp_control_q_i &lt;= NOMINAL_SAMPLE;
2857                            elsif (rising_edge(clk_sys)) then
2858       1/1                      if (sp_control_ce = '1') then
2859       1/1                          sp_control_q_i &lt;= sp_control_d;
2860                                end if;
2861                            end if;
2862                        end process;
2863                    
2864                        sp_control &lt;= sp_control_d when (br_shifted_i = '1') else
2865                                      sp_control_q_i;
2866                    
2867                        -----------------------------------------------------------------------------------------------
2868                        -- Indicates that Active Error or Overload flag is being transmitted! Can't be part of current
2869                        -- state, since it must be valid also during error condition to distiguish error during error
2870                        -- flag!
2871                        -----------------------------------------------------------------------------------------------
2872                        act_err_ovr_flag &lt;= '1' when (curr_state = s_pc_act_err_flag) else
2873                                            '1' when (curr_state = s_pc_ovr_flag) else
2874                                            '0';
2875                    
2876                        first_err_delim_flag_reg : process(clk_sys, res_n)
2877                        begin
2878       1/1                  if (res_n = '0') then
2879       1/1                      first_err_delim_q &lt;= '0';
2880                            elsif (rising_edge(clk_sys)) then
2881       1/1                      if (rx_trigger = '1') then
2882       1/1                          first_err_delim_q &lt;= first_err_delim_d;
2883                                end if;
2884                            end if;
2885                        end process;
2886                    
2887                        -----------------------------------------------------------------------------------------------
2888                        -- Detection of primary error and late error delimiter must be active only for one clock cycle
2889                        -- in Sample point (rx_trigger)!
2890                        -----------------------------------------------------------------------------------------------
2891                        primary_err &lt;= '1' when (primary_err_i = '1' and rx_trigger = '1')
2892                                           else
2893                                       '0';
2894                    
2895                        err_delim_late &lt;= '1' when (err_delim_late_i = '1' and rx_trigger = '1')
2896                                              else
2897                                          '0';
2898                    
2899                        set_err_active &lt;= '1' when (set_err_active_i = '1' and rx_trigger = '1')
2900                                              else
2901                                          '0';
2902                    
2903                        rx_clear &lt;= '1' when (rx_clear_i = '1' and rx_trigger = '1')
2904                                        else
2905                                    '0';
2906                    
2907                        -----------------------------------------------------------------------------------------------
2908                        -- Bit error is disabled:
2909                        --  1. In arbitration field, there it is detected extra since only transmitting dominant and
2910                        --     receiving recessive is trated as bit error.
2911                        --  2. For receiver during control, data, CRC fields!
2912                        -----------------------------------------------------------------------------------------------
2913                        bit_err_enable &lt;= '0' when (bit_err_disable = '1') else
2914                                          '0' when (bit_err_disable_receiver = '1' and is_receiver = '1') else
2915                                          '1';
2916                    
2917                        -----------------------------------------------------------------------------------------------
2918                        -- Retransmitt counter is incremented when error frame is detected, or when arbitration loss
2919                        -- occurs! Active only when:
2920                        --  1. Counter is not cleared (clear has priority)
2921                        --  2. Retransmitt limitation is enabled. Not counting when disabled.
2922                        --  3. Unit is reciever. Only transmitter counts re-transmissions!
2923                        -----------------------------------------------------------------------------------------------
2924                        retr_ctr_add_i &lt;= '0' when (retr_ctr_clear_i = '1' or mr_settings_rtrle = '0'
2925                                                     or is_receiver = '1' or retr_ctr_add_block = '1') else
2926                                          '1' when (arbitration_lost_i = '1' and rx_trigger = '1') else
2927                                          '1' when (err_frm_req = '1') else
2928                                          '0';
2929                    
2930                        -----------------------------------------------------------------------------------------------
2931                        -- Retransmitt counter is cleared when:
2932                        --  1. Transmission is valid.
2933                        --  2. Transmission failed (TXT Buffer is moving to TX Error)!
2934                        -----------------------------------------------------------------------------------------------
2935                        retr_ctr_clear_i &lt;= '1' when (txtb_hw_cmd_d.valid = '1' and rx_trigger = '1') else
2936                                            '1' when (txtb_hw_cmd_d.failed = '1') else
2937                                            '0';
2938                    
2939                        -----------------------------------------------------------------------------------------------
2940                        -- Retransmitt counter must be modified only once if multiple Error frames are requested during
2941                        -- single frame. This flag is set upon first Error frame, and it blocks increments upon next
2942                        -- error frames!
2943                        -----------------------------------------------------------------------------------------------
2944                        retr_ctr_add_block_proc : process(clk_sys, res_n)
2945                        begin
2946       1/1                  if (res_n = '0') then
2947       1/1                      retr_ctr_add_block &lt;= '0';
2948                            elsif (rising_edge(clk_sys)) then
2949       1/1                      if (retr_ctr_add_i = '1') then
2950       1/1                          retr_ctr_add_block &lt;= '1';
2951                                elsif (retr_ctr_add_block_clr = '1') then
2952       1/1                          retr_ctr_add_block &lt;= '0';
2953                                end if;
2954                            end if;
2955                        end process;
2956                    
2957                    
2958                        -- Start of frame pulse is active in Sample point of SOF only!
2959                        sof_pulse &lt;= '1' when (sof_pulse_i = '1' and rx_trigger = '1')
2960                                         else
2961                                     '0';
2962                    
2963                        -----------------------------------------------------------------------------------------------
2964                        -- Complementary counter counts only in Sample point once per bit time.
2965                        -----------------------------------------------------------------------------------------------
2966                        compl_ctr_ena &lt;= '1' when (compl_ctr_ena_i = '1' and rx_trigger = '1')
2967                                             else
2968                                         '0';
2969                    
2970                        -----------------------------------------------------------------------------------------------
2971                        -- Operation control commands active in Sample point only!
2972                        -----------------------------------------------------------------------------------------------
2973                        set_transmitter &lt;= '1' when (set_transmitter_i = '1' and rx_trigger = '1')
2974                                               else
2975                                           '0';
2976                    
2977                        set_receiver &lt;= '1' when (set_receiver_i = '1' and rx_trigger = '1')
2978                                            else
2979                                        '0';
2980                    
2981                        -----------------------------------------------------------------------------------------------
2982                        -- Idle must be un-gated also by Error frame request, since in ROM mode it is possible that
2983                        -- upon any kind of error, unit should go to integrating and therefore stop being transmitter
2984                        -- or receiver!
2985                        -----------------------------------------------------------------------------------------------
2986                        set_idle &lt;= '1' when (set_idle_i = '1' and (rx_trigger = '1' or err_frm_req = '1'))
2987                                        else
2988                                    '0';
2989                    
2990                        -----------------------------------------------------------------------------------------------
2991                        -- CRC select source for calculation:
2992                        --  1. When speculative enable is selected, always use RX Data. This is in idle/intermission/
2993                        --     suspend when dominant is sampled and cosidered as SOF.
2994                        --  2. When we are in arbitration, always use idle. This is to make sure that transmitting
2995                        --     recessive and receiving dominant (loosing arbitration) will calculate data from
2996                        --     DOMINANT value
2997                        --  3. In other cases Transmitter uses TX Data, Receiver uses RX Data.
2998                        -----------------------------------------------------------------------------------------------
2999                        crc_calc_from_rx &lt;= '1' when (crc_spec_enable_i = '1') else
3000                                            '1' when (is_arbitration_i = '1') else
3001                                            '1' when (is_receiver = '1') else
3002                                            '0';
3003                    
3004                        load_init_vect &lt;= '1' when (load_init_vect_i = '1' and rx_trigger = '1')
3005                                              else
3006                                          '0';
3007                    
3008                        -----------------------------------------------------------------------------------------------
3009                        -- Bit Stuffing enable
3010                        -----------------------------------------------------------------------------------------------
3011                        stuff_ena_reg_proc : process(clk_sys, res_n)
3012                        begin
3013       1/1                  if (res_n = '0') then
3014       1/1                      stuff_enable &lt;= '0';
3015                            elsif (rising_edge(clk_sys)) then
3016       1/1                      if (ctrl_signal_upd = '1') then
3017       1/1                          if (stuff_enable_set = '1') then
3018       1/1                             stuff_enable &lt;= '1';
3019                                    elsif (stuff_enable_clear = '1') then
3020       1/1                             stuff_enable &lt;= '0';
3021                                   end if;
3022                                end if;
3023                            end if;
3024                        end process;
3025                    
3026                        -----------------------------------------------------------------------------------------------
3027                        -- Bit DeStuffing enable, Stuff Error
3028                        -----------------------------------------------------------------------------------------------
3029                        destuff_ena_reg_proc : process(clk_sys, res_n)
3030                        begin
3031       1/1                  if (res_n = '0') then
3032       1/1                      destuff_enable &lt;= '0';
3033                            elsif (rising_edge(clk_sys)) then
3034       1/1                      if (ctrl_signal_upd = '1') then
3035       1/1                          if (destuff_enable_set = '1') then
3036       1/1                              destuff_enable &lt;= '1';
3037                                    elsif (destuff_enable_clear = '1') then
3038       1/1                              destuff_enable &lt;= '0';
3039                                    end if;
3040                                end if;
3041                            end if;
3042                        end process;
3043                    
3044                    
3045                        -----------------------------------------------------------------------------------------------
3046                        -- Synchronisation type
3047                        -----------------------------------------------------------------------------------------------
3048                        sync_control_d &lt;= NO_SYNC when ((sp_control_switch_data = '1' and is_transmitter = '1') or
3049                                                        sp_control_q_i = SECONDARY_SAMPLE or
3050                                                        (sp_control_q_i = DATA_SAMPLE and is_transmitter = '1'))
3051                                                  else
3052                                        HARD_SYNC when (perform_hsync = '1')
3053                                                  else
3054                                          RE_SYNC;
3055                    
3056                        sync_control_reg_proc : process(clk_sys, res_n)
3057                        begin
3058       1/1                  if (res_n = '0') then
3059       1/1                      sync_control_q &lt;= HARD_SYNC;
3060                            elsif (rising_edge(clk_sys)) then
3061       1/1                      sync_control_q &lt;= sync_control_d;
3062                            end if;
3063                        end process;
3064                    
3065                        -----------------------------------------------------------------------------------------------
3066                        -- TXT Buffer pointer registering
3067                        -----------------------------------------------------------------------------------------------
3068                        txtb_ptr_reg_proc : process(clk_sys, res_n)
3069                        begin
3070       1/1                  if (res_n = '0') then
3071       1/1                      txtb_ptr_q &lt;= 0;
3072                            elsif (rising_edge(clk_sys)) then
3073       1/1                      if (txtb_clk_en_d = '1') then
3074       1/1                          txtb_ptr_q &lt;= txtb_ptr_d;
3075                                end if;
3076                            end if;
3077                        end process;
3078                    
3079                        -- Enable memory only when pointer changes. This allows clocking the memory only when new read
3080                        -- data are to be read!
3081                        txtb_clk_en_d &lt;= '1' when (txtb_ptr_q /= txtb_ptr_d and txtb_gate_mem_read = '0')
3082                                             else
3083                                         '0';
3084                    
3085                        -----------------------------------------------------------------------------------------------
3086                        -- Register clock enable! Data need to be loaded from TXT Buffer RAM after address has changed!
3087                        -----------------------------------------------------------------------------------------------
3088                        txtb_ce_reg_proc : process(clk_sys, res_n)
3089                        begin
3090       1/1                  if (res_n = '0') then
3091       1/1                      txtb_clk_en_q &lt;= '0';
3092                            elsif (rising_edge(clk_sys)) then
3093       1/1                      txtb_clk_en_q &lt;= txtb_clk_en_d;
3094                            end if;
3095                        end process;
3096                    
3097                        -----------------------------------------------------------------------------------------------
3098                        -- Frame transmission (transmitter) started without SOF!
3099                        -----------------------------------------------------------------------------------------------
3100                        tx_frame_no_sof_proc : process(clk_sys, res_n)
3101                        begin
3102       1/1                  if (res_n = '0') then
3103       1/1                      tx_frame_no_sof_q &lt;= '0';
3104                            elsif (rising_edge(clk_sys)) then
3105       1/1                      if (rx_trigger = '1') then
3106       1/1                          tx_frame_no_sof_q &lt;= tx_frame_no_sof_d;
3107                                end if;
3108                            end if;
3109                        end process;
3110                    
3111                        -----------------------------------------------------------------------------------------------
3112                        -- Registering value from previous bit of CAN_RX signal
3113                        -----------------------------------------------------------------------------------------------
3114                        prev_rx_data_reg_proc : process(res_n, clk_sys)
3115                        begin
3116       1/1                  if (res_n = '0') then
3117       1/1                      rx_data_nbs_prev &lt;= RECESSIVE;
3118                            elsif (rising_edge(clk_sys)) then
3119       1/1                      if (rx_trigger = '1') then
3120       1/1                          rx_data_nbs_prev &lt;= rx_data_nbs;
3121                                end if;
3122                            end if;
3123                        end process;
3124                    
3125                        -----------------------------------------------------------------------------------------------
3126                        -- Remembering ACK error. Needed by transmitter sending passive error frame due to ACK error.
3127                        -----------------------------------------------------------------------------------------------
3128                        ack_err_flag_proc : process(clk_sys, res_n)
3129                        begin
3130       1/1                  if (res_n = '0') then
3131       1/1                      ack_err_flag &lt;= '0';
3132                            elsif (rising_edge(clk_sys)) then
3133       1/1                      if (ack_err_i = '1' and rx_trigger = '1') then
3134       1/1                          ack_err_flag &lt;= '1';
3135                                elsif (ack_err_flag_clr = '1') then
3136       1/1                          ack_err_flag &lt;= '0';
3137                                end if;
3138                            end if;
3139                        end process;
3140                    
3141                        -----------------------------------------------------------------------------------------------
3142                        -- Protocol exception status
3143                        -----------------------------------------------------------------------------------------------
3144                        pexs_proc : process(clk_sys, res_n)
3145                        begin
3146       1/1                  if (res_n = '0') then
3147       1/1                      mr_status_pexs &lt;= '0';
3148                            elsif (rising_edge(clk_sys)) then
3149       1/1                      if (pexs_set = '1') then
3150       1/1                          mr_status_pexs &lt;= '1';
3151                                elsif (mr_command_cpexs = '1') then
3152       1/1                          mr_status_pexs &lt;= '0';
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod85.html" >CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>649</td><td>622</td><td>95.84</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>649</td><td>622</td><td>95.84</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       744
 EXPRESSION ((TRAN_FRAME_VALID = '1') AND (MR_MODE_BMM = '0') AND (MR_MODE_ROM = '0'))
            -------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       744
 SUB-EXPRESSION ((TRAN_FRAME_VALID = '1') AND (MR_MODE_BMM = '0') AND (MR_MODE_ROM = '0'))
                 ------------1-----------     ---------2---------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       750
 EXPRESSION ((TRAN_FRAME_TYPE = '1') AND (MR_MODE_FDE = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       750
 SUB-EXPRESSION ((TRAN_FRAME_TYPE = '1') AND (MR_MODE_FDE = '1'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 EXPRESSION ((TRAN_DLC = &quot;0000&quot;) OR ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0')))
            --------------------------------------1-------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 SUB-EXPRESSION ((TRAN_DLC = &quot;0000&quot;) OR ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0')))
                 ---------1---------    -------------------------2-------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 SUB-EXPRESSION ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0'))
                 ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 EXPRESSION ((REC_IS_RTR = '1') OR (REC_DLC_D = &quot;0000&quot;))
            ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 SUB-EXPRESSION ((REC_IS_RTR = '1') OR (REC_DLC_D = &quot;0000&quot;))
                 ---------1--------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 EXPRESSION ((IS_TRANSMITTER = '1') AND (NO_DATA_TRANSMITTER = '1'))
            ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (NO_DATA_TRANSMITTER = '1'))
                 -----------1----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 EXPRESSION ((IS_RECEIVER = '1') AND (NO_DATA_RECEIVER = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (NO_DATA_RECEIVER = '1'))
                 ---------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 EXPRESSION ((IS_ERR_PASSIVE = '1') AND (IS_TRANSMITTER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 SUB-EXPRESSION ((IS_ERR_PASSIVE = '1') AND (IS_TRANSMITTER = '1'))
                 -----------1----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       773
 EXPRESSION ((TRAN_IDENT_TYPE = '1') OR (IS_RECEIVER = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       773
 SUB-EXPRESSION ((TRAN_IDENT_TYPE = '1') OR (IS_RECEIVER = '1'))
                 -----------1-----------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TX_DATA_WBS = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
            -----------------------------------------------1-----------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TX_DATA_WBS = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
                 -----------1----------     ---------2---------     ---------3---------     ---------4--------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION ((MR_SETTINGS_RTRLE = '1') AND (RETR_LIMIT_REACHED = '1'))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 SUB-EXPRESSION ((MR_SETTINGS_RTRLE = '1') AND (RETR_LIMIT_REACHED = '1'))
                 ------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1'))
            ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1'))
                 -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1'))
                 ---------1---------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       792
 EXPRESSION ((MR_SETTINGS_NISOFD = '0') AND (IS_FD_FRAME = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       792
 SUB-EXPRESSION ((MR_SETTINGS_NISOFD = '0') AND (IS_FD_FRAME = '1'))
                 -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 SUB-EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
                 -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION (RX_DATA_NBS = '0')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 EXPRESSION 
 Number  Term
      1  ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM_WAIT) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_FLAG) OR (CURR_STATE = S_PC_OVR_DELIM_WAIT) OR (CURR_STATE = S_PC_OVR_DELIM))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 SUB-EXPRESSION 
 Number  Term
      1  (CURR_STATE = S_PC_ACT_ERR_FLAG) OR 
      2  (CURR_STATE = S_PC_PAS_ERR_FLAG) OR 
      3  (CURR_STATE = S_PC_ERR_DELIM_WAIT) OR 
      4  (CURR_STATE = S_PC_ERR_DELIM) OR 
      5  (CURR_STATE = S_PC_OVR_FLAG) OR 
      6  (CURR_STATE = S_PC_OVR_DELIM_WAIT) OR 
      7  (CURR_STATE = S_PC_OVR_DELIM))
</pre>
<table class="noborder">
<col span="7" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>-7-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       814
 EXPRESSION ((MR_MODE_FDE = '0') AND (MR_SETTINGS_PEX = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       814
 SUB-EXPRESSION ((MR_MODE_FDE = '0') AND (MR_SETTINGS_PEX = '1'))
                 ---------1---------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 EXPRESSION ((MR_MODE_FDE = '1') AND (MR_SETTINGS_PEX = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 SUB-EXPRESSION ((MR_MODE_FDE = '1') AND (MR_SETTINGS_PEX = '1'))
                 ---------1---------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       841
 EXPRESSION (TXTB_PTR_D &gt; TXTB_NUM_WORDS_GATE)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (TO_INTEGER(UNSIGNED(TRAN_DATA_LENGTH)) &gt; 16))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (TO_INTEGER(UNSIGNED(TRAN_DATA_LENGTH)) &gt; 16))
                 -----------1----------     ------------2------------     ----------------------3----------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (TO_INTEGER(UNSIGNED(REC_DATA_LENGTH)) &gt; 16))
            ------------------------------------------------1------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (TO_INTEGER(UNSIGNED(REC_DATA_LENGTH)) &gt; 16))
                 ---------1---------     -----------2----------     ----------------------3---------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       856
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (CRC_USE_21 = '0'))
            --------------------------------------1--------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       856
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (CRC_USE_21 = '0'))
                 -----------1----------     ------------2------------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       859
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (CRC_USE_21 = '0'))
            -----------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       859
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (CRC_USE_21 = '0'))
                 ---------1---------     -----------2----------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       865
 EXPRESSION (CRC_USE_21 = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       866
 EXPRESSION (CRC_USE_17 = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       869
 EXPRESSION (CRC_SRC_I = C_CRC15_SRC)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       870
 EXPRESSION (CRC_SRC_I = C_CRC17_SRC)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       901
 EXPRESSION (IS_TRANSMITTER = '1')
            -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 EXPRESSION ((RX_TRIGGER = '1') AND (CLR_BUS_OFF_RST_FLG = '1'))
             ---------1--------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1038
 EXPRESSION ((RX_DATA_NBS = '1') AND (PEX_ON_RES_ENABLE = '1'))
             ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1234
 EXPRESSION ((REINTEG_CTR_EXPIRED = '1') AND (CTRL_CTR_ZERO = '1'))
             -------------1-------------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1499
 EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE))
             ---------------1--------------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1506
 EXPRESSION ((IS_TRANSMITTER = '1') AND (BLOCK_TXTB_UNLOCK = '0'))
             -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1551
 EXPRESSION ((RX_DATA_NBS = '0') OR (SYNC_EDGE = '1'))
             ---------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 EXPRESSION ((SYNC_EDGE = '1') AND ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) ))
             --------1--------     ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 SUB-EXPRESSION ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) )
                      ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 SUB-EXPRESSION ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1638
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1665
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_IDENT_TYPE = '0'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1666
 EXPRESSION ((TRAN_FRAME_TYPE_I = '1') OR (TRAN_IS_RTR = '0'))
             ------------1------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1671
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1690
 EXPRESSION ((IDE_IS_ARBITRATION = '1') AND (ARBITRATION_LOST_CONDITION = '1'))
             -------------1------------     -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1708
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1712
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_IDENT_TYPE = '0'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1751
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1786
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1810
 EXPRESSION ((RX_DATA_NBS = '1') AND (MR_MODE_FDE = '0'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1890
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '0'))
             -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1898
 EXPRESSION ((RX_DATA_NBS = '1') AND (MR_MODE_FDE = '0'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1924
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_BRS = '0'))
             -----------1----------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1928
 EXPRESSION ((RX_DATA_NBS = '1') AND (RX_TRIGGER = '1'))
             ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1948
 EXPRESSION ((IS_TRANSMITTER = '1') AND (IS_ERR_ACTIVE = '1'))
             -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2045
 EXPRESSION ((CTRL_COUNTED_BYTE = '1') AND (CTRL_COUNTED_BYTE_INDEX = &quot;11&quot;) AND (CTRL_CTR_ZERO = '0'))
             ------------1------------     ----------------2---------------     ----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2127
 EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE))
             ---------------1--------------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2142
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (MR_MODE_ACF = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2151
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (RX_DATA_NBS = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2155
 EXPRESSION ((IS_TRANSMITTER = '1') AND (MR_MODE_STM = '0') AND (RX_DATA_NBS = '1'))
             -----------1----------     ---------2---------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2168
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (MR_MODE_ACF = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2177
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (RX_DATA_NBS = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2194
 EXPRESSION ((IS_TRANSMITTER = '1') AND (MR_MODE_STM = '0') AND (RX_DATA_NBS = '1') AND (RX_DATA_NBS_PREV = '1'))
             -----------1----------     ---------2---------     ---------3---------     ------------4-----------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2215
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '0'))
             ---------1---------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2256
 EXPRESSION ((CTRL_CTR_ONE = '1') AND (RX_DATA_NBS = '1'))
             ----------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2286
 EXPRESSION ((CTRL_CTR_ZERO = '1') AND (IS_BUS_OFF = '0'))
             ----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2306
 EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
             -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2328
 EXPRESSION ((RX_DATA_NBS = '1') AND (TX_FRAME_READY = '0') AND (GO_TO_SUSPEND = '0'))
             ---------1---------     -----------2----------     ----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2335
 EXPRESSION ((RX_DATA_NBS = '0') AND (IS_BUS_OFF = '0'))
             ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2347
 EXPRESSION ((CTRL_CTR_ZERO = '1') OR (CTRL_CTR_ONE = '1'))
             ----------1----------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2458
 EXPRESSION ((RX_DATA_NBS = '0') OR (SYNC_EDGE = '1'))
             ---------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 EXPRESSION ((SYNC_EDGE = '1') AND ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) ))
             --------1--------     ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 SUB-EXPRESSION ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) )
                      ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 SUB-EXPRESSION ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2479
 EXPRESSION ((CTRL_CTR_ZERO = '1') AND (REINTEG_CTR_EXPIRED = '0'))
             ----------1----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2484
 EXPRESSION ((REINTEG_CTR_EXPIRED = '1') AND (CTRL_CTR_ZERO = '1') AND (RX_TRIGGER = '1'))
             -------------1-------------     ----------2----------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2533
 EXPRESSION ((ACK_ERR_FLAG = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
             ----------1---------     ---------2---------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2564
 EXPRESSION ((RX_DATA_NBS = '0') AND (FIRST_ERR_DELIM_Q = '1'))
             ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2706
 EXPRESSION ((TICK_STATE_REG = '1') AND (CTRL_SIGNAL_UPD = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2706
 SUB-EXPRESSION ((TICK_STATE_REG = '1') AND (CTRL_SIGNAL_UPD = '1'))
                 -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2729
 EXPRESSION (CURR_STATE = S_PC_OFF)
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2730
 EXPRESSION (CTRL_SIGNAL_UPD = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2731
 EXPRESSION (CTRL_CTR_PLOAD_UNALIGED = '1')
            ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 EXPRESSION (((IS_RECEIVER = '1') OR (MR_SETTINGS_ILBP = '1')) AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
             ------------------------1------------------------     ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 SUB-EXPRESSION ((IS_RECEIVER = '1') OR (MR_SETTINGS_ILBP = '1'))
                 ---------1---------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2767
 EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2767
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2796
 EXPRESSION (RX_STORE_BASE_ID_I AND RX_TRIGGER)
             ---------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2797
 EXPRESSION (RX_STORE_EXT_ID_I AND RX_TRIGGER)
             --------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2798
 EXPRESSION (RX_STORE_IDE_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2799
 EXPRESSION (RX_STORE_RTR_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2800
 EXPRESSION (RX_STORE_EDL_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2801
 EXPRESSION (RX_STORE_DLC_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2802
 EXPRESSION (RX_STORE_ESI_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2803
 EXPRESSION (RX_STORE_BRS_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2804
 EXPRESSION (RX_STORE_STUFF_COUNT_I AND RX_TRIGGER)
             -----------1----------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2810
 EXPRESSION (TX_LOAD_BASE_ID_I AND RX_TRIGGER)
             --------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2811
 EXPRESSION (TX_LOAD_EXT_ID_I AND RX_TRIGGER)
             --------1-------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2812
 EXPRESSION (TX_LOAD_DLC_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2813
 EXPRESSION (TX_LOAD_DATA_WORD_I AND RX_TRIGGER)
             ---------1---------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2814
 EXPRESSION (TX_LOAD_STUFF_COUNT_I AND RX_TRIGGER)
             ----------1----------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2815
 EXPRESSION (TX_LOAD_CRC_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2820
 EXPRESSION ((TX_SHIFT_ENA_I = '1') AND (IS_TRANSMITTER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2820
 SUB-EXPRESSION ((TX_SHIFT_ENA_I = '1') AND (IS_TRANSMITTER = '1'))
                 -----------1----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2827
 EXPRESSION (FORM_ERR_I AND RX_TRIGGER)
             -----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2828
 EXPRESSION (ACK_ERR_I AND RX_TRIGGER)
             ----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2829
 EXPRESSION (CRC_ERR_I AND RX_TRIGGER)
             ----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2830
 EXPRESSION (BIT_ERR_ARB_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2831
 EXPRESSION (DECREMENT_REC_I AND RX_TRIGGER)
             -------1-------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2836
 EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1') AND (MR_SSP_CFG_SSP_SRC /= SSP_SRC_NO_SSP))
            ---------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2836
 SUB-EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1') AND (MR_SSP_CFG_SSP_SRC /= SSP_SRC_NO_SSP))
                 ---------------1--------------     -----------2----------     -------------------3------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2841
 EXPRESSION (SP_CONTROL_SWITCH_NOMINAL = '1')
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2843
 EXPRESSION (SWITCH_TO_SSP = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2845
 EXPRESSION (SP_CONTROL_SWITCH_DATA = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2849
 EXPRESSION (SP_CONTROL_SWITCH_NOMINAL = '1')
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2850
 EXPRESSION (SP_CONTROL_SWITCH_DATA = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2864
 EXPRESSION (BR_SHIFTED_I = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2872
 EXPRESSION (CURR_STATE = S_PC_ACT_ERR_FLAG)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2873
 EXPRESSION (CURR_STATE = S_PC_OVR_FLAG)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2891
 EXPRESSION ((PRIMARY_ERR_I = '1') AND (RX_TRIGGER = '1'))
            -----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2891
 SUB-EXPRESSION ((PRIMARY_ERR_I = '1') AND (RX_TRIGGER = '1'))
                 ----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2895
 EXPRESSION ((ERR_DELIM_LATE_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2895
 SUB-EXPRESSION ((ERR_DELIM_LATE_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2899
 EXPRESSION ((SET_ERR_ACTIVE_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2899
 SUB-EXPRESSION ((SET_ERR_ACTIVE_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2903
 EXPRESSION ((RX_CLEAR_I = '1') AND (RX_TRIGGER = '1'))
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2903
 SUB-EXPRESSION ((RX_CLEAR_I = '1') AND (RX_TRIGGER = '1'))
                 ---------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2913
 EXPRESSION (BIT_ERR_DISABLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2914
 EXPRESSION ((BIT_ERR_DISABLE_RECEIVER = '1') AND (IS_RECEIVER = '1'))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2914
 SUB-EXPRESSION ((BIT_ERR_DISABLE_RECEIVER = '1') AND (IS_RECEIVER = '1'))
                 ----------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2924
 EXPRESSION ((RETR_CTR_CLEAR_I = '1') OR (MR_SETTINGS_RTRLE = '0') OR (IS_RECEIVER = '1') OR (RETR_CTR_ADD_BLOCK = '1'))
            ------------------------------------------------------1-----------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2924
 SUB-EXPRESSION ((RETR_CTR_CLEAR_I = '1') OR (MR_SETTINGS_RTRLE = '0') OR (IS_RECEIVER = '1') OR (RETR_CTR_ADD_BLOCK = '1'))
                 ------------1-----------    ------------2------------    ---------3---------    -------------4------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2926
 EXPRESSION ((ARBITRATION_LOST_I = '1') AND (RX_TRIGGER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2926
 SUB-EXPRESSION ((ARBITRATION_LOST_I = '1') AND (RX_TRIGGER = '1'))
                 -------------1------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2927
 EXPRESSION (ERR_FRM_REQ = '1')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2935
 EXPRESSION ((TXTB_HW_CMD_D.VALID = '1') AND (RX_TRIGGER = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2935
 SUB-EXPRESSION ((TXTB_HW_CMD_D.VALID = '1') AND (RX_TRIGGER = '1'))
                 -------------1-------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2936
 EXPRESSION (TXTB_HW_CMD_D.FAILED = '1')
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2959
 EXPRESSION ((SOF_PULSE_I = '1') AND (RX_TRIGGER = '1'))
            ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2959
 SUB-EXPRESSION ((SOF_PULSE_I = '1') AND (RX_TRIGGER = '1'))
                 ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2966
 EXPRESSION ((COMPL_CTR_ENA_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2966
 SUB-EXPRESSION ((COMPL_CTR_ENA_I = '1') AND (RX_TRIGGER = '1'))
                 -----------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2973
 EXPRESSION ((SET_TRANSMITTER_I = '1') AND (RX_TRIGGER = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2973
 SUB-EXPRESSION ((SET_TRANSMITTER_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2977
 EXPRESSION ((SET_RECEIVER_I = '1') AND (RX_TRIGGER = '1'))
            -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2977
 SUB-EXPRESSION ((SET_RECEIVER_I = '1') AND (RX_TRIGGER = '1'))
                 -----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 EXPRESSION ((SET_IDLE_I = '1') AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
            ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 SUB-EXPRESSION ((SET_IDLE_I = '1') AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
                 ---------1--------     ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2999
 EXPRESSION (CRC_SPEC_ENABLE_I = '1')
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3000
 EXPRESSION (IS_ARBITRATION_I = '1')
            ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3001
 EXPRESSION (IS_RECEIVER = '1')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3004
 EXPRESSION ((LOAD_INIT_VECT_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3004
 SUB-EXPRESSION ((LOAD_INIT_VECT_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 EXPRESSION 
 Number  Term
      1  (((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1')) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE) OR ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1')))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION 
 Number  Term
      1  ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1')) OR 
      2  (SP_CONTROL_Q_I = SECONDARY_SAMPLE) OR 
      3  ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1')))
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1'))
                 ---------------1--------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1'))
                 ---------------1--------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3052
 EXPRESSION (PERFORM_HSYNC = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3081
 EXPRESSION ((TXTB_PTR_Q /= TXTB_PTR_D) AND (TXTB_GATE_MEM_READ = '0'))
            -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3081
 SUB-EXPRESSION ((TXTB_PTR_Q /= TXTB_PTR_D) AND (TXTB_GATE_MEM_READ = '0'))
                 -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3133
 EXPRESSION ((ACK_ERR_I = '1') AND (RX_TRIGGER = '1'))
             --------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3186
 EXPRESSION ((CRC_USE_17 = '1') AND (CRC_USE_21 = '1'))
             ---------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3190
 EXPRESSION ((RX_TRIGGER = '1') AND (ERR_FRM_REQ = '1'))
             ---------1--------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3194
 EXPRESSION ((REC_IS_RTR = '1') AND (REC_FRAME_TYPE = '1'))
             ---------1--------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3205
 EXPRESSION 
 Number  Term
      1  (ERR_FRM_REQ = '1') AND 
      2  ((CURR_STATE = S_PC_OFF) OR (CURR_STATE = S_PC_INTEGRATING) OR (CURR_STATE = S_PC_IDLE) OR (CURR_STATE = S_PC_INTERMISSION) OR (CURR_STATE = S_PC_SUSPEND) OR (CURR_STATE = S_PC_REINTEGRATING)))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3205
 SUB-EXPRESSION 
 Number  Term
      1  (CURR_STATE = S_PC_OFF) OR 
      2  (CURR_STATE = S_PC_INTEGRATING) OR 
      3  (CURR_STATE = S_PC_IDLE) OR 
      4  (CURR_STATE = S_PC_INTERMISSION) OR 
      5  (CURR_STATE = S_PC_SUSPEND) OR 
      6  (CURR_STATE = S_PC_REINTEGRATING))
</pre>
<table class="noborder">
<col span="6" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3212
 EXPRESSION ((SP_CONTROL_Q_I = SECONDARY_SAMPLE) AND (IS_RECEIVER = '1'))
             -----------------1-----------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3216
 EXPRESSION ((CURR_STATE = S_PC_SOF) AND (IS_RECEIVER = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3222
 EXPRESSION 
 Number  Term
      1  ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_DELIM)) AND 
      2  (MR_MODE_ROM = '1'))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3222
 SUB-EXPRESSION ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_DELIM))
                 ----------------1---------------    ----------------2---------------    --------------3--------------    --------------4--------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3226
 EXPRESSION ((MR_MODE_ROM = '1') AND (IS_TRANSMITTER = '1'))
             ---------1---------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3230
 EXPRESSION (((STUFF_ENABLE = '1') OR (DESTUFF_ENABLE = '1')) AND (CURR_STATE = S_PC_EOF))
             ------------------------1-----------------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3230
 SUB-EXPRESSION ((STUFF_ENABLE = '1') OR (DESTUFF_ENABLE = '1'))
                 ----------1---------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3249
 EXPRESSION ((CURR_STATE = S_PC_BASE_ID) AND (ERR_FRM_REQ = '1'))
             -------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3252
 EXPRESSION ((CURR_STATE = S_PC_EXT_ID) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3255
 EXPRESSION ((CURR_STATE = S_PC_RTR_SRR_R1) AND (ERR_FRM_REQ = '1'))
             ---------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3258
 EXPRESSION ((CURR_STATE = S_PC_IDE) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3261
 EXPRESSION ((CURR_STATE = S_PC_RTR_R1) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3264
 EXPRESSION ((CURR_STATE = S_PC_EDL_R1) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3267
 EXPRESSION ((CURR_STATE = S_PC_R0_EXT) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3270
 EXPRESSION ((CURR_STATE = S_PC_R0_FD) AND (ERR_FRM_REQ = '1'))
             ------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3273
 EXPRESSION ((CURR_STATE = S_PC_EDL_R0) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3276
 EXPRESSION ((CURR_STATE = S_PC_ESI) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3279
 EXPRESSION ((CURR_STATE = S_PC_DLC) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3282
 EXPRESSION ((CURR_STATE = S_PC_DATA) AND (ERR_FRM_REQ = '1'))
             ------------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3285
 EXPRESSION ((CURR_STATE = S_PC_STUFF_COUNT) AND (ERR_FRM_REQ = '1'))
             ---------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3288
 EXPRESSION ((CURR_STATE = S_PC_CRC) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3291
 EXPRESSION ((CURR_STATE = S_PC_CRC_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3294
 EXPRESSION ((CURR_STATE = S_PC_ACK) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3297
 EXPRESSION ((CURR_STATE = S_PC_EOF) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3300
 EXPRESSION ((CURR_STATE = S_PC_ACT_ERR_FLAG) AND (ERR_FRM_REQ = '1'))
             ----------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3303
 EXPRESSION ((CURR_STATE = S_PC_OVR_FLAG) AND (ERR_FRM_REQ = '1'))
             --------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3306
 EXPRESSION ((CURR_STATE = S_PC_OVR_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3309
 EXPRESSION ((CURR_STATE = S_PC_ERR_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3315
 EXPRESSION ((CURR_STATE = S_PC_EOF) AND (NEXT_STATE = S_PC_OVR_FLAG))
             -----------1-----------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3318
 EXPRESSION ((CURR_STATE = S_PC_INTERMISSION) AND (NEXT_STATE = S_PC_OVR_FLAG))
             ----------------1---------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3321
 EXPRESSION ((CURR_STATE = S_PC_ERR_DELIM) AND (NEXT_STATE = S_PC_OVR_FLAG))
             --------------1--------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3324
 EXPRESSION ((CURR_STATE = S_PC_OVR_DELIM) AND (NEXT_STATE = S_PC_OVR_FLAG))
             --------------1--------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3330
 EXPRESSION ((PEX_ON_FDF_ENABLE = '1') AND (MR_STATUS_PEXS = '1'))
             ------------1------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3333
 EXPRESSION ((PEX_ON_RES_ENABLE = '1') AND (MR_STATUS_PEXS = '1'))
             ------------1------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3336
 EXPRESSION ((CURR_STATE = S_PC_R0_FD) AND (PEXS_SET = '1'))
             ------------1------------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3339
 EXPRESSION ((CURR_STATE = S_PC_EDL_R1) AND (PEXS_SET = '1'))
             -------------1------------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3345
 EXPRESSION ((CURR_STATE = S_PC_BASE_ID) AND (ARBITRATION_LOST_I = '1'))
             -------------1-------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3348
 EXPRESSION ((CURR_STATE = S_PC_RTR_SRR_R1) AND (ARBITRATION_LOST_I = '1'))
             ---------------1--------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3351
 EXPRESSION ((CURR_STATE = S_PC_IDE) AND (ARBITRATION_LOST_I = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3354
 EXPRESSION ((CURR_STATE = S_PC_EXT_ID) AND (ARBITRATION_LOST_I = '1'))
             -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3357
 EXPRESSION ((CURR_STATE = S_PC_RTR_R1) AND (ARBITRATION_LOST_I = '1'))
             -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod85.html" >CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">254</td>
<td class="rt">248</td>
<td class="rt">97.64 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">710</td>
<td class="rt">676</td>
<td class="rt">95.21 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">355</td>
<td class="rt">338</td>
<td class="rt">95.21 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">355</td>
<td class="rt">338</td>
<td class="rt">95.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">139</td>
<td class="rt">137</td>
<td class="rt">98.56 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">354</td>
<td class="rt">348</td>
<td class="rt">98.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">177</td>
<td class="rt">174</td>
<td class="rt">98.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">177</td>
<td class="rt">174</td>
<td class="rt">98.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">115</td>
<td class="rt">111</td>
<td class="rt">96.52 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">356</td>
<td class="rt">328</td>
<td class="rt">92.13 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">164</td>
<td class="rt">92.13 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">164</td>
<td class="rt">92.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_TRIGGER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ERR_FRM_REQ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_DATA_WBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_NBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_METADATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STORE_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_ABORT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SOF_PULSE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TX_LOAD_BASE_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_EXT_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_DLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_DATA_WORD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_SHIFT_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_DOMINANT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_BASE_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_EXT_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_IDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_EDL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_DLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_ESI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_SHIFT_ENA[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_SHIFT_IN_SEL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC_D[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC_Q[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_PLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_ZERO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_ONE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_COUNTED_BYTE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_COUNTED_BYTE_INDEX[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_MEM_INDEX[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>COMPL_CTR_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ARBITRATION_PART[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_EXPIRED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RETR_CTR_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RETR_CTR_ADD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RETR_LIMIT_REACHED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FORM_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACK_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CHECK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_MATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CRC_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CLEAR_MATCH_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DESTUFF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_LENGTH[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_LENGTH[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>FIXED_STUFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_FRAME_NO_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ARBITRATION_LOST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PRIMARY_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACT_ERR_OVR_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ERR_DELIM_LATE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DECREMENT_REC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_AFTER_ACK_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SP_CONTROL[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SP_CONTROL_Q[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NBT_CTRS_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DBT_CTRS_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SYNC_CONTROL[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SSP_RESET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DELAY_MEAS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_SPEC_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CALC_FROM_RX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LOAD_INIT_VECT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BR_SHIFTED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BTMC_RESET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DBT_MEASURE_START</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GEN_FIRST_SSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SYNC_EDGE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>STATE_REG_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_FIELD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_UNALIGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_USE_21</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_USE_17</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_SRC_I[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_LENGTH_I[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CRC_LENGTH_I[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_LENGTH_I[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TRAN_DATA_LENGTH[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_DATA_LENGTH[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_DATA_LENGTH_C[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_C[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_SHIFTED_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_SHIFTED_C[9:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_SUB_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_SUB_C[9:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_BITS_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_BITS_C[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_FD_FRAME</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_START</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_READY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IDE_IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ARBITRATION_LOST_CONDITION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ARBITRATION_LOST_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_METADATA_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_DATA_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_VALID_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_ABORT_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GO_TO_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GO_TO_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_BASE_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_EXT_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_IDE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_RTR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_EDL_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_DLC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_ESI_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_BRS_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_STUFF_COUNT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CLEAR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_BASE_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_EXT_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_DLC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_DATA_WORD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_STUFF_COUNT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_CRC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_SHIFT_ENA_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FORM_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_FLAG_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_ARB_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_SWITCH_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_SWITCH_NOMINAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SWITCH_TO_SSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_D[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_Q_I[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_RESET_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SYNC_CONTROL_D[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SYNC_CONTROL_Q[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PERFORM_HSYNC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PRIMARY_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ERR_DELIM_LATE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_ERR_ACTIVE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_TRANSMITTER_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_RECEIVER_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_IDLE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FIRST_ERR_DELIM_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FIRST_ERR_DELIM_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STUFF_ENABLE_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STUFF_ENABLE_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DESTUFF_ENABLE_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DESTUFF_ENABLE_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_DISABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_DISABLE_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOF_PULSE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMPL_CTR_ENA_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TICK_STATE_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BR_SHIFTED_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_ARBITRATION_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_SPEC_ENABLE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_INIT_VECT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_COMMAND_ERCRST_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_CLEAR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DECREMENT_REC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_BLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_BLOCK_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BLOCK_TXTB_UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_NO_SOF_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_NO_SOF_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_SIGNAL_UPD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLR_BUS_OFF_RST_FLG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEX_ON_FDF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEX_ON_RES_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_DATA_NBS_PREV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEXS_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_GATE_MEM_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod85.html" >CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CURR_STATE</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s5">
<td>Transitions</td>
<td class="rt">206</td>
<td class="rt">111</td>
<td class="rt">53.88 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CURR_STATE</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>S_PC_ACK</td>
<td class="rt">1122</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM</td>
<td class="rt">1129</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1</td>
<td class="rt">1120</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2</td>
<td class="rt">1135</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID</td>
<td class="rt">974</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS</td>
<td class="rt">1041</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC</td>
<td class="rt">1080</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM</td>
<td class="rt">1112</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA</td>
<td class="rt">1083</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC</td>
<td class="rt">1032</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0</td>
<td class="rt">995</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1</td>
<td class="rt">1012</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF</td>
<td class="rt">1147</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM</td>
<td class="rt">1259</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1243</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG</td>
<td class="rt">1261</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI</td>
<td class="rt">1063</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID</td>
<td class="rt">997</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE</td>
<td class="rt">988</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE</td>
<td class="rt">967</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION</td>
<td class="rt">1156</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM</td>
<td class="rt">1277</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT</td>
<td class="rt">1297</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG</td>
<td class="rt">1159</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG</td>
<td class="rt">1307</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT</td>
<td class="rt">1019</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD</td>
<td class="rt">1024</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING</td>
<td class="rt">1227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1171</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1</td>
<td class="rt">1005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1</td>
<td class="rt">981</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SOF</td>
<td class="rt">1180</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT</td>
<td class="rt">1078</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND</td>
<td class="rt">1178</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>S_PC_ACK->S_PC_ACK_DELIM</td>
<td class="rt">1129</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_EOF</td>
<td class="rt">1147</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1->S_PC_ACK_FD_2</td>
<td class="rt">1135</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2->S_PC_ACK_DELIM</td>
<td class="rt">1141</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_2->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_2->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_2->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1243</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_BASE_ID->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_RTR_SRR_R1</td>
<td class="rt">981</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS->S_PC_ESI</td>
<td class="rt">1063</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_BRS->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_BRS->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_BRS->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC->S_PC_CRC_DELIM</td>
<td class="rt">1112</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACK</td>
<td class="rt">1122</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACK_FD_1</td>
<td class="rt">1120</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_CRC</td>
<td class="rt">1095</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_DATA->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_DATA->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_STUFF_COUNT</td>
<td class="rt">1093</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_CRC</td>
<td class="rt">1080</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_DATA</td>
<td class="rt">1083</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_DLC->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_DLC->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_STUFF_COUNT</td>
<td class="rt">1078</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_DLC</td>
<td class="rt">1049</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EDL_R0->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EDL_R0->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_R0_FD</td>
<td class="rt">1055</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EDL_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_R0_EXT</td>
<td class="rt">1019</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_R0_FD</td>
<td class="rt">1024</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_INTERMISSION</td>
<td class="rt">1156</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EOF->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_OVR_FLAG</td>
<td class="rt">1159</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_INTERMISSION</td>
<td class="rt">1288</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_OVR_FLAG</td>
<td class="rt">1286</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ERR_DELIM</td>
<td class="rt">1259</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ERR_FLAG_TOO_LONG</td>
<td class="rt">1261</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_ERR_DELIM</td>
<td class="rt">1269</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI->S_PC_DLC</td>
<td class="rt">1069</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ESI->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ESI->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_ESI->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EXT_ID->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_EXT_ID->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_RTR_R1</td>
<td class="rt">1005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_EDL_R0</td>
<td class="rt">995</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_EXT_ID</td>
<td class="rt">997</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDE->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDE->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDLE->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_BASE_ID</td>
<td class="rt">1217</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDLE->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDLE->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1215</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_SOF</td>
<td class="rt">1219</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTEGRATING->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING->S_PC_IDLE</td>
<td class="rt">967</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTEGRATING->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTERMISSION->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_BASE_ID</td>
<td class="rt">1176</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_IDLE</td>
<td class="rt">1182</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_OVR_FLAG</td>
<td class="rt">1188</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTERMISSION->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1171</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_SOF</td>
<td class="rt">1180</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_SUSPEND</td>
<td class="rt">1178</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OFF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OFF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OFF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_INTERMISSION</td>
<td class="rt">1318</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_OVR_FLAG</td>
<td class="rt">1316</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OVR_DELIM</td>
<td class="rt">1305</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OVR_FLAG_TOO_LONG</td>
<td class="rt">1307</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_OVR_DELIM_WAIT</td>
<td class="rt">1297</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_OVR_DELIM</td>
<td class="rt">1277</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1251</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT->S_PC_DLC</td>
<td class="rt">1032</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_R0_EXT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_R0_EXT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_R0_EXT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_BRS</td>
<td class="rt">1041</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_R0_FD->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING->S_PC_IDLE</td>
<td class="rt">1235</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_REINTEGRATING</td>
<td class="rt">1227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_EDL_R1</td>
<td class="rt">1012</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_RTR_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_RTR_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_IDE</td>
<td class="rt">988</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SOF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SOF->S_PC_BASE_ID</td>
<td class="rt">974</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SOF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SOF->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SOF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_CRC</td>
<td class="rt">1104</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_STUFF_COUNT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_STUFF_COUNT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SUSPEND->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_BASE_ID</td>
<td class="rt">1199</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_IDLE</td>
<td class="rt">1206</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SUSPEND->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SUSPEND->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_PC_SUSPEND->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_SOF</td>
<td class="rt">1204</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod85.html" >CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">508</td>
<td class="rt">507</td>
<td class="rt">99.80 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">744</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">750</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">754</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">759</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">763</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">773</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">777</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">786</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">792</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">814</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">819</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">841</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">848</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">856</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">865</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">920</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">942</td>
<td class="rt">90</td>
<td class="rt">90</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">1484</td>
<td class="rt">236</td>
<td class="rt">235</td>
<td class="rt">99.58 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2706</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2712</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2729</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2742</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2767</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2776</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2836</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2841</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2849</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2872</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2878</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2891</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2895</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2899</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2913</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2925</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2946</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2959</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2966</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2973</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2986</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2999</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3004</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3013</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3031</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3049</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3058</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3070</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3102</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3116</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3130</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3146</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
744            tx_frame_ready <= '1' when (tran_frame_valid = '1' and
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
750            tran_frame_type_i <= FD_CAN when (tran_frame_type = FD_CAN and mr_mode_fde = '1')
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
754            no_data_transmitter <= '1' when (tran_dlc = "0000" or
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
759            no_data_receiver <= '1' when (rec_is_rtr = RTR_FRAME or rec_dlc_d = "0000")
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
763            no_data_field <= '1' when (is_transmitter = '1' and no_data_transmitter = '1')
                                    <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
764                                 else
765                             '1' when (is_receiver = '1' and no_data_receiver = '1')
                                    <font color = "green">-2-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
769            go_to_suspend <= '1' when (is_err_passive = '1' and is_transmitter = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
773            ide_is_arbitration <= '1' when (tran_ident_type = EXTENDED or is_receiver = '1')
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
777            arbitration_lost_condition <= '1' when (is_transmitter = '1' and tx_data_wbs = RECESSIVE and
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            tx_failed <= '1' when (mr_settings_rtrle = '1' and retr_limit_reached = '1')
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
786            is_fd_frame <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN)
                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
787                               else
788                           '1' when (is_receiver = '1' and rec_frame_type = FD_CAN)
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
792            go_to_stuff_count <= '1' when (mr_settings_nisofd = ISO_FD and is_fd_frame = '1')
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796            frame_start <= '1' when (tx_frame_ready = '1' and go_to_suspend = '0') else
                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
797                           '1' when (rx_data_nbs = DOMINANT) else
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804            block_txtb_unlock <= '1' when (curr_state = s_pc_act_err_flag or
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
814            pex_on_fdf_enable <= '1' when (mr_mode_fde = FDE_DISABLE and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
819            pex_on_res_enable <= '1' when (mr_mode_fde = FDE_ENABLE and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
841            txtb_gate_mem_read <= '1' when (txtb_ptr_d > txtb_num_words_gate)
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848            crc_use_21 <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN and
                                 <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
849                                    to_integer(unsigned(tran_data_length)) > 16)
850                              else
851                          '1' when (is_receiver = '1' and rec_frame_type = FD_CAN and
                                 <font color = "green">-2-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
856            crc_use_17 <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN and
                                 <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
857                                    crc_use_21 = '0')
858                              else
859                          '1' when (is_receiver = '1' and rec_frame_type = FD_CAN and
                                 <font color = "green">-2-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
865            crc_src_i <= C_CRC21_SRC when (crc_use_21 = '1') else
                                        <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
866                         C_CRC17_SRC when (crc_use_17 = '1') else
                                        <font color = "green">-2-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
869            crc_length_i <= C_CRC15_DURATION when (crc_src_i = C_CRC15_SRC) else
                                                <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
870                            C_CRC17_DURATION when (crc_src_i = C_CRC17_SRC) else
                                                <font color = "green">-2-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
901            data_length_c <= tran_data_length when (is_transmitter = '1') else
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
920                if (res_n = '0') then
                   <font color = "green">-1-</font>  
921                    mr_command_ercrst_q <= '0';
           <font color = "green">            ==></font>
922                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
923                    if (mr_command_ercrst = '1') then
                       <font color = "green">-3-</font>  
924                        mr_command_ercrst_q <= '1';
           <font color = "green">                ==></font>
925                    elsif (rx_trigger = '1' and clr_bus_off_rst_flg = '1') then
                          <font color = "green">-4-</font>  
926                        mr_command_ercrst_q <= '0';
           <font color = "green">                ==></font>
927                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
928                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
942                if (err_frm_req = '1') then
                   <font color = "green">-1-</font>  
943                    if (mr_mode_rom = ROM_DISABLED) then
                       <font color = "green">-2-</font>  
944                        if (is_err_active = '1') then
                           <font color = "green">-3-</font>  
945                            next_state <= s_pc_act_err_flag;
           <font color = "green">                    ==></font>
946                        else
947                            next_state <= s_pc_pas_err_flag;
           <font color = "green">                    ==></font>
948                        end if;
949                    else
950                        next_state <= s_pc_integrating;
           <font color = "green">                ==></font>
951                    end if;
952        
953                else
954                    case curr_state is
                       <font color = "green">-4-</font>  
955        
956                    ---------------------------------------------------------------------------------------
957                    -- Unit is Off
958                    ---------------------------------------------------------------------------------------
959                    when s_pc_off =>
960                        next_state <= s_pc_integrating;
           <font color = "green">                ==></font>
961        
962                    ---------------------------------------------------------------------------------------
963                    -- Unit is integrating (first integration after enabling)
964                    ---------------------------------------------------------------------------------------
965                    when s_pc_integrating =>
966                        if (ctrl_ctr_zero = '1') then
                           <font color = "green">-5-</font>  
967                            next_state <= s_pc_idle;
           <font color = "green">                    ==></font>
968                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
969        
970                    ---------------------------------------------------------------------------------------
971                    -- Start of frame
972                    ---------------------------------------------------------------------------------------
973                    when s_pc_sof =>
974                        next_state <= s_pc_base_id;
           <font color = "green">                ==></font>
975        
976                    ---------------------------------------------------------------------------------------
977                    -- Base identifier
978                    ---------------------------------------------------------------------------------------
979                    when s_pc_base_id =>
980                        if (ctrl_ctr_zero = '1') then
                           <font color = "green">-6-</font>  
981                            next_state <= s_pc_rtr_srr_r1;
           <font color = "green">                    ==></font>
982                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
983        
984                    ---------------------------------------------------------------------------------------
985                    -- RTR/SRR/R1 bit. First bit after Base identifier.
986                    ---------------------------------------------------------------------------------------
987                    when s_pc_rtr_srr_r1 =>
988                        next_state <= s_pc_ide;
           <font color = "green">                ==></font>
989        
990                    ---------------------------------------------------------------------------------------
991                    -- IDE bit
992                    ---------------------------------------------------------------------------------------
993                    when s_pc_ide =>
994                        if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-7-</font>  
995                           next_state <= s_pc_edl_r0;
           <font color = "green">                   ==></font>
996                        else
997                           next_state <= s_pc_ext_id;
           <font color = "green">                   ==></font>
998                        end if;
999        
1000                   ---------------------------------------------------------------------------------------
1001                   -- Extended identifier
1002                   ---------------------------------------------------------------------------------------
1003                   when s_pc_ext_id =>
1004                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-8-</font>  
1005                           next_state <= s_pc_rtr_r1;
           <font color = "green">                    ==></font>
1006                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1007       
1008                   ---------------------------------------------------------------------------------------
1009                   -- RTR/R1 bit after the Extended identifier
1010                   ---------------------------------------------------------------------------------------
1011                   when s_pc_rtr_r1 =>
1012                       next_state <= s_pc_edl_r1;
           <font color = "green">                ==></font>
1013       
1014                   ---------------------------------------------------------------------------------------
1015                   -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1016                   ---------------------------------------------------------------------------------------
1017                   when s_pc_edl_r1 =>
1018                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-9-</font>  
1019                           next_state <= s_pc_r0_ext;
           <font color = "green">                    ==></font>
1020                       else
1021                           if (pex_on_fdf_enable = '1') then
                               <font color = "green">-10-</font>  
1022                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1023                           else
1024                               next_state <= s_pc_r0_fd;
           <font color = "green">                        ==></font>
1025                           end if;
1026                       end if;
1027       
1028                   ---------------------------------------------------------------------------------------
1029                   -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1030                   ---------------------------------------------------------------------------------------
1031                   when s_pc_r0_ext =>
1032                       next_state <= s_pc_dlc;
           <font color = "green">                ==></font>
1033       
1034                   ---------------------------------------------------------------------------------------
1035                   -- r0(res) bit in CAN FD Frames (both Base and Extended identifier)
1036                   ---------------------------------------------------------------------------------------
1037                   when s_pc_r0_fd =>
1038                       if (rx_data_nbs = RECESSIVE and pex_on_res_enable = '1') then
                           <font color = "green">-11-</font>  
1039                           next_state <= s_pc_integrating;
           <font color = "green">                    ==></font>
1040                       else
1041                           next_state <= s_pc_brs;
           <font color = "green">                    ==></font>
1042                       end if;
1043       
1044                   ---------------------------------------------------------------------------------------
1045                   -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1046                   ---------------------------------------------------------------------------------------
1047                   when s_pc_edl_r0 =>
1048                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-12-</font>  
1049                           next_state <= s_pc_dlc;
           <font color = "green">                    ==></font>
1050                       else
1051                           -- Protocol exception on recessive FDF/EDL in "Classical CAN" configuration
1052                           if (pex_on_fdf_enable = '1') then
                               <font color = "green">-13-</font>  
1053                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1054                           else
1055                               next_state <= s_pc_r0_fd;
           <font color = "green">                        ==></font>
1056                           end if;
1057                       end if;
1058       
1059                   ---------------------------------------------------------------------------------------
1060                   -- BRS (Bit rate shift) Bit
1061                   ---------------------------------------------------------------------------------------
1062                   when s_pc_brs =>
1063                       next_state <= s_pc_esi;
           <font color = "green">                ==></font>
1064       
1065                   ---------------------------------------------------------------------------------------
1066                   -- ESI (Error State Indicator) Bit
1067                   ---------------------------------------------------------------------------------------
1068                   when s_pc_esi =>
1069                       next_state <= s_pc_dlc;
           <font color = "green">                ==></font>
1070       
1071                   ---------------------------------------------------------------------------------------
1072                   -- DLC (Data length code)
1073                   ---------------------------------------------------------------------------------------
1074                   when s_pc_dlc =>
1075                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-14-</font>  
1076                           if (no_data_field = '1') then
                               <font color = "green">-15-</font>  
1077                               if (go_to_stuff_count = '1') then
                                   <font color = "green">-16-</font>  
1078                                   next_state <= s_pc_stuff_count;
           <font color = "green">                            ==></font>
1079                               else
1080                                   next_state <= s_pc_crc;
           <font color = "green">                            ==></font>
1081                               end if;
1082                           else
1083                               next_state <= s_pc_data;
           <font color = "green">                        ==></font>
1084                           end if;
1085                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1086       
1087                   ---------------------------------------------------------------------------------------
1088                   -- Data field
1089                   ---------------------------------------------------------------------------------------
1090                   when s_pc_data =>
1091                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-17-</font>  
1092                           if (go_to_stuff_count = '1') then
                               <font color = "green">-18-</font>  
1093                               next_state <= s_pc_stuff_count;
           <font color = "green">                        ==></font>
1094                           else
1095                               next_state <= s_pc_crc;
           <font color = "green">                        ==></font>
1096                           end if;
1097                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1098       
1099                   ---------------------------------------------------------------------------------------
1100                   -- Stuff count + Stuff parity field
1101                   ---------------------------------------------------------------------------------------
1102                   when s_pc_stuff_count =>
1103                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-19-</font>  
1104                           next_state <= s_pc_crc;
           <font color = "green">                    ==></font>
1105                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1106       
1107                   ---------------------------------------------------------------------------------------
1108                   -- CRC field
1109                   ---------------------------------------------------------------------------------------
1110                   when s_pc_crc =>
1111                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-20-</font>  
1112                           next_state <= s_pc_crc_delim;
           <font color = "green">                    ==></font>
1113                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1114       
1115                   ---------------------------------------------------------------------------------------
1116                   -- CRC Delimiter
1117                   ---------------------------------------------------------------------------------------
1118                   when s_pc_crc_delim =>
1119                       if (is_fd_frame = '1') then
                           <font color = "green">-21-</font>  
1120                           next_state <= s_pc_ack_fd_1;
           <font color = "green">                    ==></font>
1121                       else
1122                           next_state <= s_pc_ack;
           <font color = "green">                    ==></font>
1123                       end if;
1124       
1125                   ---------------------------------------------------------------------------------------
1126                   -- ACK Slot of CAN 2.0 frame
1127                   ---------------------------------------------------------------------------------------
1128                   when s_pc_ack =>
1129                       next_state <= s_pc_ack_delim;
           <font color = "green">                ==></font>
1130       
1131                   ---------------------------------------------------------------------------------------
1132                   -- First bit of CAN FD Frame ACK
1133                   ---------------------------------------------------------------------------------------
1134                   when s_pc_ack_fd_1 =>
1135                       next_state <= s_pc_ack_fd_2;
           <font color = "green">                ==></font>
1136       
1137                   ---------------------------------------------------------------------------------------
1138                   -- Second bit of CAN FD Frame ACK
1139                   ---------------------------------------------------------------------------------------
1140                   when s_pc_ack_fd_2 =>
1141                       next_state <= s_pc_ack_delim;
           <font color = "green">                ==></font>
1142       
1143                   ---------------------------------------------------------------------------------------
1144                   -- ACK Delimiter
1145                   ---------------------------------------------------------------------------------------
1146                   when s_pc_ack_delim =>
1147                       next_state <= s_pc_eof;
           <font color = "green">                ==></font>
1148       
1149                   ---------------------------------------------------------------------------------------
1150                   -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as
1151                   -- Overload flag.
1152                   ---------------------------------------------------------------------------------------
1153                   when s_pc_eof =>
1154                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-22-</font>  
1155                           if (rx_data_nbs = RECESSIVE) then
                               <font color = "green">-23-</font>  
1156                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1157                           elsif (is_receiver = '1') then
                                  <font color = "green">-24-</font>  
1158                               if (mr_mode_rom = ROM_DISABLED) then
                                   <font color = "green">-25-</font>  
1159                                   next_state <= s_pc_ovr_flag;
           <font color = "green">                            ==></font>
1160                               else
1161                                   next_state <= s_pc_integrating;
           <font color = "green">                            ==></font>
1162                               end if;
1163                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1164                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1165       
1166                   ---------------------------------------------------------------------------------------
1167                   -- Intermission field
1168                   ---------------------------------------------------------------------------------------
1169                   when s_pc_intermission =>
1170                       if (is_bus_off = '1') then
                           <font color = "green">-26-</font>  
1171                           next_state <= s_pc_reintegrating_wait;
           <font color = "green">                    ==></font>
1172       
1173                       -- Last bit of intermission!
1174                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-27-</font>  
1175                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-28-</font>  
1176                               next_state <= s_pc_base_id;
           <font color = "green">                        ==></font>
1177                           elsif (go_to_suspend = '1') then
                                  <font color = "green">-29-</font>  
1178                               next_state <= s_pc_suspend;
           <font color = "green">                        ==></font>
1179                           elsif (tx_frame_ready = '1') then
                                  <font color = "green">-30-</font>  
1180                               next_state <= s_pc_sof;
           <font color = "green">                        ==></font>
1181                           else
1182                               next_state <= s_pc_idle;
           <font color = "green">                        ==></font>
1183                           end if;
1184       
1185                       -- First or second bit of intermission!
1186                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-31-</font>  
1187                           if (mr_mode_rom = ROM_DISABLED) then
                               <font color = "green">-32-</font>  
1188                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1189                           else
1190                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1191                           end if;
1192                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1193       
1194                   ---------------------------------------------------------------------------------------
1195                   -- Suspend transmission
1196                   ---------------------------------------------------------------------------------------
1197                   when s_pc_suspend =>
1198                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-33-</font>  
1199                           next_state <= s_pc_base_id;
           <font color = "green">                    ==></font>
1200                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-34-</font>  
1201                           -- Start transmission after suspend if we have what to
1202                           -- transmitt!
1203                           if (tx_frame_ready = '1') then
                               <font color = "green">-35-</font>  
1204                               next_state <= s_pc_sof;
           <font color = "green">                        ==></font>
1205                           else
1206                               next_state <= s_pc_idle;
           <font color = "green">                        ==></font>
1207                           end if;
1208                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1209       
1210                   ---------------------------------------------------------------------------------------
1211                   -- Unit is in Bus idle period.
1212                   ---------------------------------------------------------------------------------------
1213                   when s_pc_idle =>
1214                      if (is_bus_off = '1') then
                          <font color = "green">-36-</font>  
1215                          next_state <= s_pc_reintegrating_wait;
           <font color = "green">                   ==></font>
1216                      elsif (rx_data_nbs = DOMINANT) then
                             <font color = "green">-37-</font>  
1217                          next_state <= s_pc_base_id;
           <font color = "green">                   ==></font>
1218                      elsif (tx_frame_ready = '1') then
                             <font color = "green">-38-</font>  
1219                          next_state <= s_pc_sof;
           <font color = "green">                   ==></font>
1220                      end if;
                          MISSING_ELSE
           <font color = "green">               ==></font>
1221       
1222                   ---------------------------------------------------------------------------------------
1223                   -- Wait till command from User to start re-integration!
1224                   ---------------------------------------------------------------------------------------
1225                   when s_pc_reintegrating_wait =>
1226                       if (mr_command_ercrst_q = '1') then
                           <font color = "green">-39-</font>  
1227                           next_state <= s_pc_reintegrating;
           <font color = "green">                    ==></font>
1228                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1229       
1230                   ---------------------------------------------------------------------------------------
1231                   -- Unit is re-integrating, waiting till re-integration counter expires!
1232                   ---------------------------------------------------------------------------------------
1233                   when s_pc_reintegrating =>
1234                       if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1') then
                           <font color = "green">-40-</font>  
1235                           next_state <= s_pc_idle;
           <font color = "green">                    ==></font>
1236                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1237       
1238                   ---------------------------------------------------------------------------------------
1239                   -- Active error flag.
1240                   ---------------------------------------------------------------------------------------
1241                   when s_pc_act_err_flag =>
1242                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-41-</font>  
1243                           next_state <= s_pc_err_delim_wait;
           <font color = "green">                    ==></font>
1244                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1245       
1246                   ---------------------------------------------------------------------------------------
1247                   -- Passive error flag.
1248                   ---------------------------------------------------------------------------------------
1249                   when s_pc_pas_err_flag =>
1250                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-42-</font>  
1251                           next_state <= s_pc_err_delim_wait;
           <font color = "green">                    ==></font>
1252                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1253       
1254                   ---------------------------------------------------------------------------------------
1255                   -- Wait till Error delimiter (detection of recessive bit)
1256                   ---------------------------------------------------------------------------------------
1257                   when s_pc_err_delim_wait =>
1258                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-43-</font>  
1259                           next_state <= s_pc_err_delim;
           <font color = "green">                    ==></font>
1260                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-44-</font>  
1261                           next_state <= s_pc_err_flag_too_long;
           <font color = "green">                    ==></font>
1262                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1263       
1264                   ---------------------------------------------------------------------------------------
1265                   -- 13 dominant bits (6 Error flag + 7 Error delimiter) has been detected.
1266                   ---------------------------------------------------------------------------------------
1267                   when s_pc_err_flag_too_long =>
1268                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-45-</font>  
1269                           next_state <= s_pc_err_delim;
           <font color = "green">                    ==></font>
1270                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1271       
1272                   ---------------------------------------------------------------------------------------
1273                   -- 13 dominant bits (6 Overload flag + 7 Overload delimiter) has been detected.
1274                   ---------------------------------------------------------------------------------------
1275                   when s_pc_ovr_flag_too_long =>
1276                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-46-</font>  
1277                           next_state <= s_pc_ovr_delim;
           <font color = "green">                    ==></font>
1278                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1279       
1280                   ---------------------------------------------------------------------------------------
1281                   -- Error delimiter
1282                   ---------------------------------------------------------------------------------------
1283                   when s_pc_err_delim =>
1284                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-47-</font>  
1285                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-48-</font>  
1286                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1287                           else
1288                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1289                           end if;
1290                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1291       
1292                   ---------------------------------------------------------------------------------------
1293                   -- Overload flag
1294                   ---------------------------------------------------------------------------------------
1295                   when s_pc_ovr_flag =>
1296                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-49-</font>  
1297                           next_state <= s_pc_ovr_delim_wait;
           <font color = "green">                    ==></font>
1298                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1299       
1300                   ---------------------------------------------------------------------------------------
1301                   -- Wait till overload delimiter.
1302                   ---------------------------------------------------------------------------------------
1303                   when s_pc_ovr_delim_wait =>
1304                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-50-</font>  
1305                           next_state <= s_pc_ovr_delim;
           <font color = "green">                    ==></font>
1306                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-51-</font>  
1307                           next_state <= s_pc_ovr_flag_too_long;
           <font color = "green">                    ==></font>
1308                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1309       
1310                   ---------------------------------------------------------------------------------------
1311                   -- Overload delimiter
1312                   ---------------------------------------------------------------------------------------
1313                   when s_pc_ovr_delim  =>
1314                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-52-</font>  
1315                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-53-</font>  
1316                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1317                           else
1318                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1319                           end if;
1320                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td nowrap>(1)->(2)->(3)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(2)->(!3)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!2)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OFF)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTEGRATING)->(5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTEGRATING)->(!5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SOF)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BASE_ID)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BASE_ID)->(!6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_RTR_SRR_R1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDE)->(7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDE)->(!7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EXT_ID)->(8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EXT_ID)->(!8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_RTR_R1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(!9)->(!10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_EXT)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_FD)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_FD)->(!11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(!12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(!12)->(!13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BRS)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ESI)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(15)->(!16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(!15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(!14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(17)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(17)->(!18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(!17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_STUFF_COUNT)->(19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_STUFF_COUNT)->(!19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC)->(!20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC_DELIM)->(21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC_DELIM)->(!21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_FD_1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_FD_2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_DELIM)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(24)->(25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(24)->(!25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(!24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(!22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(!29)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(!29)->(!30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(31)->(!32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(!31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(34)->(35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(34)->(!35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(!34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(!37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(!37)->(!38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING_WAIT)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING_WAIT)->(!39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING)->(!40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACT_ERR_FLAG)->(41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACT_ERR_FLAG)->(!41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_PAS_ERR_FLAG)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_PAS_ERR_FLAG)->(!42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(!43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(!43)->(!44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_FLAG_TOO_LONG)->(45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_FLAG_TOO_LONG)->(!45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG_TOO_LONG)->(46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG_TOO_LONG)->(!46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(47)->(!48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(!47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG)->(!49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(!50)->(51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(!50)->(!51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(52)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(52)->(!53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(!52)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1484               if (err_frm_req = '1') then
                   <font color = "green">-1-</font>  
1485                   tick_state_reg <= '1';
1486                   ctrl_ctr_pload_i   <= '1';
1487                   if (mr_mode_rom = ROM_DISABLED) then
                       <font color = "green">-2-</font>  
1488                       ctrl_ctr_pload_val <= C_ERR_FLG_DURATION;
           <font color = "green">                ==></font>
1489                   else
1490                       ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                ==></font>
1491                       set_idle_i <= '1';
1492                   end if;
1493                   rec_abort_d <= '1';
1494       
1495                   crc_clear_match_flag <= '1';
1496                   destuff_enable_clear <= '1';
1497                   stuff_enable_clear <= '1';
1498       
1499                   if (sp_control_q_i = DATA_SAMPLE or
                       <font color = "green">-3-</font>  
1500                       sp_control_q_i = SECONDARY_SAMPLE)
1501                   then
1502                       sp_control_switch_nominal <= '1';
           <font color = "green">                ==></font>
1503                       br_shifted_i <= '1';
1504                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
1505       
1506                   if (is_transmitter = '1' and block_txtb_unlock = '0') then
                       <font color = "green">-4-</font>  
1507                       txtb_hw_cmd_d.unlock <= '1';
1508                       if (tx_failed = '1') then
                           <font color = "green">-5-</font>  
1509                           txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                    ==></font>
1510                       else
1511                           txtb_hw_cmd_d.err     <= '1';
           <font color = "green">                    ==></font>
1512                       end if;
1513                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
1514       
1515                   -- Keep both counters enabled to make sure that Error frame starts at proper time when
1516                   -- error occurred in Data Bit-rate.
1517                   dbt_ctrs_en <= '1';
1518       
1519               else
1520                   case curr_state is
                       <font color = "green">-6-</font>  
1521       
1522                   ---------------------------------------------------------------------------------------
1523                   -- Unit is Off
1524                   ---------------------------------------------------------------------------------------
1525                   when s_pc_off =>
1526                       if (mr_settings_ena = CTU_CAN_ENABLED) then
                           <font color = "green">-7-</font>  
1527                           nbt_ctrs_en <= '1';
1528                           tick_state_reg <= '1';
1529                           ctrl_ctr_pload_i <= '1';
1530                           bit_err_disable <= '1';
1531       
1532                           -- If we receive recessive, then set reintegration counter only to 10 (already
1533                           -- one bit was measured)! During this state, whole TSEG1 already elapsed!
1534                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-8-</font>  
1535                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
1536                           else
1537                               ctrl_ctr_pload_val <= C_FIRST_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
1538                           end if;
1539                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1540       
1541                   ---------------------------------------------------------------------------------------
1542                   -- Unit is integrating (first integration after enabling)
1543                   ---------------------------------------------------------------------------------------
1544                   when s_pc_integrating =>
1545                       bit_err_disable <= '1';
1546                       ctrl_ctr_ena <= '1';
1547                       perform_hsync <= '1';
1548       
1549                       -- Restart integration upon reception of DOMINANT bit or upon synchronization edge
1550                       -- detected!
1551                       if (rx_data_nbs = DOMINANT or sync_edge = '1') then
                           <font color = "green">-9-</font>  
1552                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                    ==></font>
1553                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1554       
1555                       -- When preloaded due to synchronisation edge, this is outside of sample point!
1556                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-10-</font>  
1557                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1558                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1559       
1560                       if (sync_edge = '1' and
                           <font color = "green">-11-</font>  
1561                          -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
1562                          -- CAN FD enabled!
1563                          (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
1564                       then
1565                           ctrl_ctr_pload_unaliged <= '1';
           <font color = "green">                    ==></font>
1566                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1567       
1568                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-12-</font>  
1569                           tick_state_reg <= '1';
1570                           set_idle_i <= '1';
1571       
1572                           -- Device can be integrating right after start or after protocol exception.
1573                           -- Only after start, it is bus off, then it shall be set to error active and
1574                           -- error counters shall be cleared. Otherwise, error counters shall retain
1575                           -- their value!
1576                           if (is_bus_off = '1') then
                               <font color = "green">-13-</font>  
1577                               set_err_active_i <= '1';
           <font color = "green">                        ==></font>
1578                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1579                           load_init_vect_i <= '1';
1580                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1581       
1582                   ---------------------------------------------------------------------------------------
1583                   -- Start of frame
1584                   ---------------------------------------------------------------------------------------
1585                   when s_pc_sof =>
1586                       tick_state_reg <= '1';
1587                       bit_err_disable <= '1';
1588                       ctrl_ctr_pload_i <= '1';
1589                       ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
1590                       tx_load_base_id_i <= '1';
1591                       sof_pulse_i <= '1';
1592                       tx_dominant <= '1';
1593                       err_pos <= ERC_POS_SOF;
1594                       crc_enable <= '1';
1595                       pc_dbg.is_sof <= '1';
1596       
1597                       -- If we have transmission pending, FSM goes to SOF in sample point of third bit of
1598                       -- intermission or in idle. But till the end of bit, it is still Intermission/Idle
1599                       -- from bus perspective, so we must allow hard-synchronization! Then, even during
1600                       -- TSEG1 of SOF bit, we can keep hard-sync enabled, because it should be disabled
1601                       -- due to no_pos_resync. since DUT sends dominant bit, and sync edge during TSEG1
1602                       -- means positive phase error! Therefore any sync_edge will be ignored by prescaler!
1603                       perform_hsync <= '1';
1604       
1605                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-14-</font>  
1606                           form_err_i <= '1';
           <font color = "green">                    ==></font>
1607                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1608       
1609                   ---------------------------------------------------------------------------------------
1610                   -- Base identifier
1611                   ---------------------------------------------------------------------------------------
1612                   when s_pc_base_id =>
1613                       bit_err_disable <= '1';
1614                       ctrl_ctr_ena <= '1';
1615                       rx_shift_ena <= "1111";
1616                       is_arbitration_i <= '1';
1617                       tx_shift_ena_i <= '1';
1618                       err_pos <= ERC_POS_ARB;
1619                       crc_enable <= '1';
1620                       arbitration_part <= ALC_BASE_ID;
1621       
1622                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-15-</font>  
1623                           txtb_hw_cmd_d.unlock <= '1';
1624                           arbitration_lost_i <= '1';
1625                           stuff_enable_clear <= '1';
1626                           if (tx_failed = '1') then
                               <font color = "green">-16-</font>  
1627                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1628                           else
1629                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1630                           end if;
1631                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1632       
1633                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-17-</font>  
1634                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
1635                           rx_store_base_id_i <= '1';
1636                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1637       
1638                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-18-</font>  
1639                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1640                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1641       
1642                   ---------------------------------------------------------------------------------------
1643                   -- RTR/SRR/R1 bit. First bit after Base identifier.
1644                   ---------------------------------------------------------------------------------------
1645                   when s_pc_rtr_srr_r1 =>
1646                       tick_state_reg <= '1';
1647                       is_arbitration_i <= '1';
1648                       bit_err_disable <= '1';
1649                       crc_enable <= '1';
1650                       rx_store_rtr_i <= '1';
1651                       err_pos <= ERC_POS_ARB;
1652                       arbitration_part <= ALC_SRR_RTR;
1653       
1654                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-19-</font>  
1655                           txtb_hw_cmd_d.unlock <= '1';
1656                           arbitration_lost_i <= '1';
1657                           stuff_enable_clear <= '1';
1658                           if (tx_failed = '1') then
                               <font color = "green">-20-</font>  
1659                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1660                           else
1661                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1662                           end if;
1663                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1664       
1665                       if (is_transmitter = '1' and tran_ident_type = BASE) then
                           <font color = "green">-21-</font>  
1666                           if (tran_frame_type_i = FD_CAN or tran_is_rtr = NO_RTR_FRAME) then
                               <font color = "green">-22-</font>  
1667                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1668                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1669                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1670       
1671                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-23-</font>  
1672                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1673                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1674       
1675                   ---------------------------------------------------------------------------------------
1676                   -- IDE bit
1677                   ---------------------------------------------------------------------------------------
1678                   when s_pc_ide =>
1679                       tick_state_reg <= '1';
1680                       rx_store_ide_i <= '1';
1681                       crc_enable <= '1';
1682                       arbitration_part <= ALC_IDE;
1683       
1684                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-24-</font>  
1685                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1686                           ctrl_ctr_pload_val <= C_EXT_ID_DURATION;
1687                           tx_load_ext_id_i <= '1';
1688                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1689       
1690                       if (ide_is_arbitration = '1' and arbitration_lost_condition = '1') then
                           <font color = "green">-25-</font>  
1691                           txtb_hw_cmd_d.unlock <= '1';
1692                           arbitration_lost_i <= '1';
1693                           stuff_enable_clear <= '1';
1694                           if (tx_failed = '1') then
                               <font color = "green">-26-</font>  
1695                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1696                           else
1697                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1698                           end if;
1699                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1700       
1701                       if (ide_is_arbitration = '1') then
                           <font color = "green">-27-</font>  
1702                           is_arbitration_i <= '1';
           <font color = "green">                    ==></font>
1703                           bit_err_disable <= '1';
1704                       else
1705                           pc_dbg.is_control <= '1';
           <font color = "green">                    ==></font>
1706                       end if;
1707       
1708                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-28-</font>  
1709                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1710                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1711       
1712                       if (is_transmitter = '1' and tran_ident_type = BASE) then
                           <font color = "green">-29-</font>  
1713                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1714                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1715       
1716                       if (ide_is_arbitration = '1') then
                           <font color = "green">-30-</font>  
1717                           err_pos <= ERC_POS_ARB;
           <font color = "green">                    ==></font>
1718                       else
1719                           err_pos <= ERC_POS_CTRL;
           <font color = "green">                    ==></font>
1720                       end if;
1721       
1722                   ---------------------------------------------------------------------------------------
1723                   -- Extended identifier
1724                   ---------------------------------------------------------------------------------------
1725                   when s_pc_ext_id =>
1726                       ctrl_ctr_ena <= '1';
1727                       rx_shift_ena <= "1111";
1728                       is_arbitration_i <= '1';
1729                       tx_shift_ena_i  <= '1';
1730                       err_pos <= ERC_POS_ARB;
1731                       bit_err_disable <= '1';
1732                       crc_enable <= '1';
1733                       arbitration_part <= ALC_EXTENSION;
1734       
1735                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-31-</font>  
1736                           txtb_hw_cmd_d.unlock <= '1';
1737                           arbitration_lost_i <= '1';
1738                           stuff_enable_clear <= '1';
1739                           if (tx_failed = '1') then
                               <font color = "green">-32-</font>  
1740                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1741                           else
1742                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1743                           end if;
1744                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1745       
1746                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-33-</font>  
1747                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
1748                           rx_store_ext_id_i         <= '1';
1749                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1750       
1751                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-34-</font>  
1752                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1753                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1754       
1755                   ---------------------------------------------------------------------------------------
1756                   -- RTR/R1 bit after the Extended identifier
1757                   ---------------------------------------------------------------------------------------
1758                   when s_pc_rtr_r1 =>
1759                       tick_state_reg <= '1';
1760                       is_arbitration_i <= '1';
1761                       bit_err_disable <= '1';
1762                       crc_enable <= '1';
1763                       rx_store_rtr_i <= '1';
1764                       err_pos <= ERC_POS_ARB;
1765                       arbitration_part <= ALC_RTR;
1766       
1767                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-35-</font>  
1768                           txtb_hw_cmd_d.unlock <= '1';
1769                           arbitration_lost_i <= '1';
1770                           stuff_enable_clear <= '1';
1771                           if (tx_failed = '1') then
                               <font color = "green">-36-</font>  
1772                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1773                           else
1774                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1775                           end if;
1776                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1777       
1778                       if (is_transmitter = '1') then
                           <font color = "green">-37-</font>  
1779                           if (tran_frame_type_i = FD_CAN) then
                               <font color = "green">-38-</font>  
1780                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1781                           elsif (tran_is_rtr = NO_RTR_FRAME) then
                                  <font color = "green">-39-</font>  
1782                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1783                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1784                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1785       
1786                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-40-</font>  
1787                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1788                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1789       
1790                   ---------------------------------------------------------------------------------------
1791                   -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1792                   ---------------------------------------------------------------------------------------
1793                   when s_pc_edl_r1 =>
1794                       tick_state_reg <= '1';
1795                       rx_store_edl_i <= '1';
1796                       err_pos <= ERC_POS_CTRL;
1797                       crc_enable <= '1';
1798                       pc_dbg.is_control <= '1';
1799                       bit_err_disable_receiver <= '1';
1800       
1801                       if (is_transmitter = '1') then
                           <font color = "green">-41-</font>  
1802                           if (tran_frame_type_i = NORMAL_CAN) then
                               <font color = "green">-42-</font>  
1803                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1804                           else
1805                               ssp_reset_i <= '1';
           <font color = "green">                        ==></font>
1806                           end if;
1807                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1808       
1809                       -- Sample recessive but CAN FD is disabled -> Form error or protocol exception!
1810                       if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE)
                           <font color = "green">-43-</font>  
1811                       then
1812                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-44-</font>  
1813                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1814       
1815                           -- Detect protocol exception. Disable bit stuffing.
1816                           else
1817                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1818                               ctrl_ctr_pload_i <= '1';
1819                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1820                               pexs_set <= '1';
1821                           end if;
1822                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1823       
1824                   ---------------------------------------------------------------------------------------
1825                   -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1826                   ---------------------------------------------------------------------------------------
1827                   when s_pc_r0_ext =>
1828                       tick_state_reg <= '1';
1829                       ctrl_ctr_pload_i <= '1';
1830                       ctrl_ctr_pload_val <= C_DLC_DURATION;
1831                       tx_load_dlc_i <= '1';
1832                       err_pos <= ERC_POS_CTRL;
1833                       tran_delay_meas <= '1';
1834                       crc_enable <= '1';
1835                       pc_dbg.is_control <= '1';
1836                       bit_err_disable_receiver <= '1';
1837       
1838                       if (is_transmitter = '1') then
                           <font color = "green">-45-</font>  
1839                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1840                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1841       
1842                   ---------------------------------------------------------------------------------------
1843                   -- r0 bit in CAN FD Frames (both Base and Extended identifier)
1844                   ---------------------------------------------------------------------------------------
1845                   when s_pc_r0_fd =>
1846                       tick_state_reg <= '1';
1847                       tran_delay_meas <= '1';
1848                       err_pos <= ERC_POS_CTRL;
1849                       perform_hsync <= '1';
1850                       crc_enable <= '1';
1851                       pc_dbg.is_control <= '1';
1852                       bit_err_disable_receiver <= '1';
1853       
1854                       if (is_transmitter = '1') then
                           <font color = "green">-46-</font>  
1855                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1856                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1857       
1858                       -- Here recessive would mean further extending beyond CAN FD protocol (CAN XL in
1859                       -- future). Now we don't have protocol exception, so we throw error here!
1860                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-47-</font>  
1861                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-48-</font>  
1862                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1863       
1864                           -- Detect protocol exception. Disable bit stuffing.
1865                           else
1866                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1867                               ctrl_ctr_pload_i <= '1';
1868                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1869                               pexs_set <= '1';
1870                           end if;
1871                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1872       
1873                   ---------------------------------------------------------------------------------------
1874                   -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1875                   ---------------------------------------------------------------------------------------
1876                   when s_pc_edl_r0 =>
1877                       tick_state_reg <= '1';
1878                       rx_store_edl_i <= '1';
1879                       err_pos <= ERC_POS_CTRL;
1880                       crc_enable <= '1';
1881                       pc_dbg.is_control <= '1';
1882                       bit_err_disable_receiver <= '1';
1883       
1884                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-49-</font>  
1885                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1886                           ctrl_ctr_pload_val <= C_DLC_DURATION;
1887                           tx_load_dlc_i <= '1';
1888                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1889       
1890                       if (is_transmitter = '1' and tran_frame_type_i = NORMAL_CAN) then
                           <font color = "green">-50-</font>  
1891                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1892                       else
1893                           ssp_reset_i <= '1';
           <font color = "green">                    ==></font>
1894                       end if;
1895       
1896                       -- Sample recessive but CAN FD is disabled -> Form error or
1897                       -- protocol exception!
1898                       if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE) then
                           <font color = "green">-51-</font>  
1899                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-52-</font>  
1900                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1901       
1902                           -- Detect protocol exception. Disable bit stuffing.
1903                           else
1904                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1905                               ctrl_ctr_pload_i <= '1';
1906                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1907                               pexs_set <= '1';
1908                           end if;
1909                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1910       
1911                   ---------------------------------------------------------------------------------------
1912                   -- BRS (Bit rate shift) Bit
1913                   ---------------------------------------------------------------------------------------
1914                   when s_pc_brs =>
1915                       tick_state_reg <= '1';
1916                       rx_store_brs_i <= '1';
1917                       err_pos <= ERC_POS_CTRL;
1918                       crc_enable <= '1';
1919                       pc_dbg.is_control <= '1';
1920                       bit_err_disable_receiver <= '1';
1921                       dbt_ctrs_en <= '1';
1922                       btmc_reset  <= '1';
1923       
1924                       if (is_transmitter = '1' and tran_brs = BR_NO_SHIFT) then
                           <font color = "green">-53-</font>                                                
1925                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1926                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1927       
1928                       if (rx_data_nbs = RECESSIVE and rx_trigger = '1') then
                           <font color = "green">-54-</font>  
1929                           sp_control_switch_data <= '1';
           <font color = "green">                    ==></font>
1930                           br_shifted_i <= '1';
1931                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1932       
1933                   ---------------------------------------------------------------------------------------
1934                   -- ESI (Error State Indicator) Bit
1935                   ---------------------------------------------------------------------------------------
1936                   when s_pc_esi =>
1937                       tick_state_reg <= '1';
1938                       ctrl_ctr_pload_i <= '1';
1939                       ctrl_ctr_pload_val <= C_DLC_DURATION;
1940                       tx_load_dlc_i <= '1';
1941                       rx_store_esi_i <= '1';
1942                       err_pos <= ERC_POS_CTRL;
1943                       crc_enable <= '1';
1944                       pc_dbg.is_control <= '1';
1945                       bit_err_disable_receiver <= '1';
1946                       dbt_ctrs_en <= '1';
1947       
1948                       if (is_transmitter = '1' and is_err_active = '1') then
                           <font color = "green">-55-</font>  
1949                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1950                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1951       
1952                       -- Transmitter transmitts via SSP
1953                       if (sp_control_q_i = SECONDARY_SAMPLE) then
                           <font color = "green">-56-</font>  
1954                           dbt_measure_start <= '1';
           <font color = "green">                    ==></font>
1955                           gen_first_ssp     <= '1';
1956                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1957       
1958                   ---------------------------------------------------------------------------------------
1959                   -- DLC (Data length code)
1960                   ---------------------------------------------------------------------------------------
1961                   when s_pc_dlc =>
1962                       ctrl_ctr_ena <= '1';
1963                       rx_shift_ena <= "1111";
1964                       tx_shift_ena_i  <= '1';
1965                       err_pos <= ERC_POS_CTRL;
1966                       crc_enable <= '1';
1967                       pc_dbg.is_control <= '1';
1968                       bit_err_disable_receiver <= '1';
1969       
1970                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-57-</font>  
1971                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
1972                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1973       
1974                       -- Address first Data Word in TXT Buffer RAM in advance to account for DFF delay
1975                       -- and RAM delay! Do it only when transmitting to avoid toggling of RAM signals
1976                       -- during reception (possible power consideration)
1977                       if (is_transmitter = '1') then
                           <font color = "green">-58-</font>  
1978                           txtb_ptr_d <= 4;
           <font color = "green">                    ==></font>
1979                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1980       
1981                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-59-</font>  
1982                           tick_state_reg <= '1';
1983                           ctrl_ctr_pload_i <= '1';
1984       
1985                           if (no_data_field = '1') then
                               <font color = "green">-60-</font>  
1986                               if (go_to_stuff_count = '1') then
                                   <font color = "green">-61-</font>  
1987                                   ctrl_ctr_pload_val <= C_STUFF_COUNT_DURATION;
           <font color = "green">                            ==></font>
1988                                   tx_load_stuff_count_i <= '1';
1989                               else
1990                                   ctrl_ctr_pload_val <= crc_length_i;
           <font color = "green">                            ==></font>
1991                                   tx_load_crc_i <= '1';
1992                               end if;
1993                           else
1994                               ctrl_ctr_pload_val <= data_length_bits_c;
           <font color = "green">                        ==></font>
1995                               tx_load_data_word_i <= '1';
1996                           end if;
1997       
1998                           store_metadata_d <= '1';
1999                           rx_store_dlc_i <= '1';
2000                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2001       
2002                   ---------------------------------------------------------------------------------------
2003                   -- Data field
2004                   ---------------------------------------------------------------------------------------
2005                   when s_pc_data =>
2006                       ctrl_ctr_ena <= '1';
2007                       rx_shift_ena(to_integer(unsigned(ctrl_counted_byte_index))) <= '1';
2008                       rx_shift_in_sel <= '1';
2009                       tx_shift_ena_i <= '1';
2010                       err_pos <= ERC_POS_DATA;
2011                       crc_enable <= '1';
2012                       pc_dbg.is_data <= '1';
2013                       compl_ctr_ena_i <= '1';
2014                       bit_err_disable_receiver <= '1';
2015       
2016                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-62-</font>  
2017                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2018                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2019       
2020                       -- Address next word (the one after actually transmitted one), so that when current
2021                       -- word ends, TXT Buffer RAM already provides data on its output! Counter is divided
2022                       -- by 32 since each memory word contains 32 bits!
2023                       if (is_transmitter = '1') then
                           <font color = "green">-63-</font>  
2024                           txtb_ptr_d <= to_integer(unsigned(ctrl_ctr_mem_index));
           <font color = "green">                    ==></font>
2025                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2026       
2027                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-64-</font>  
2028                           tick_state_reg <= '1';
2029                           ctrl_ctr_pload_i <= '1';
2030       
2031                           if (go_to_stuff_count = '1') then
                               <font color = "green">-65-</font>  
2032                               ctrl_ctr_pload_val <= C_STUFF_COUNT_DURATION;
           <font color = "green">                        ==></font>
2033                               tx_load_stuff_count_i <= '1';
2034                           else
2035                               ctrl_ctr_pload_val <= crc_length_i;
           <font color = "green">                        ==></font>
2036                               tx_load_crc_i <= '1';
2037                           end if;
2038       
2039                           -- Store data word at the end of data field.
2040                           store_data_d <= '1';
2041                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2042       
2043                       -- Store data word when multiple of 4 data bytes were counted! Avoid storing at the
2044                       -- end of Data field, because CRC must be preloaded then!
2045                       if (ctrl_counted_byte = '1' and
                           <font color = "green">-66-</font>  
2046                           ctrl_counted_byte_index = "11" and
2047                           ctrl_ctr_zero = '0')
2048                       then
2049                           store_data_d <= '1';
           <font color = "green">                    ==></font>
2050                           tx_load_data_word_i <= '1';
2051                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2052       
2053                   ---------------------------------------------------------------------------------------
2054                   -- Stuff count + Stuff parity field
2055                   ---------------------------------------------------------------------------------------
2056                   when s_pc_stuff_count =>
2057                       ctrl_ctr_ena <= '1';
2058                       rx_shift_ena <= "1111";
2059                       tx_shift_ena_i <= '1';
2060                       err_pos <= ERC_POS_CRC;
2061                       crc_enable <= '1';
2062                       pc_dbg.is_stuff_count <= '1';
2063                       bit_err_disable_receiver <= '1';
2064       
2065                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-67-</font>  
2066                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2067                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2068       
2069                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-68-</font>  
2070                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2071                           ctrl_ctr_pload_val <= crc_length_i;
2072                           ctrl_ctr_pload_i <= '1';
2073                           tx_load_crc_i <= '1';
2074                           rx_store_stuff_count_i <= '1';
2075                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2076       
2077                       if (is_fd_frame = '1') then
                           <font color = "red">-69-</font>  
2078                           stuff_length <= std_logic_vector(to_unsigned(4, 3));
           <font color = "green">                    ==></font>
2079                           fixed_stuff <= '1';
2080                       end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
2081       
2082                   ---------------------------------------------------------------------------------------
2083                   -- CRC field
2084                   ---------------------------------------------------------------------------------------
2085                   when s_pc_crc =>
2086                       ctrl_ctr_ena <= '1';
2087                       rx_shift_ena <= "1111";
2088                       tx_shift_ena_i <= '1';
2089                       err_pos <= ERC_POS_CRC;
2090                       pc_dbg.is_crc <= '1';
2091                       bit_err_disable_receiver <= '1';
2092       
2093                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-70-</font>  
2094                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2095                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2096       
2097                       if (is_fd_frame = '1') then
                           <font color = "green">-71-</font>  
2098                           stuff_length <= std_logic_vector(to_unsigned(4, 3));
           <font color = "green">                    ==></font>
2099                           fixed_stuff <= '1';
2100                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2101       
2102                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-72-</font>  
2103                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2104                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2105       
2106                   ---------------------------------------------------------------------------------------
2107                   -- CRC Delimiter
2108                   ---------------------------------------------------------------------------------------
2109                   when s_pc_crc_delim =>
2110                       tick_state_reg <= '1';
2111                       err_pos <= ERC_POS_ACK;
2112                       pc_dbg.is_crc_delim  <= '1';
2113                       dbt_ctrs_en <= '1';
2114                       bit_err_disable <= '1';
2115                       destuff_enable_clear <= '1';
2116                       stuff_enable_clear <= '1';
2117       
2118                       if (rx_trigger = '1') then
                           <font color = "green">-73-</font>  
2119                           if (is_receiver = '1') then
                               <font color = "green">-74-</font>  
2120                               crc_check <= '1';
           <font color = "green">                        ==></font>
2121                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2122       
2123                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-75-</font>  
2124                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2125                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2126       
2127                           if (sp_control_q_i = DATA_SAMPLE or sp_control_q_i = SECONDARY_SAMPLE) then
                               <font color = "green">-76-</font>  
2128                               sp_control_switch_nominal <= '1';
           <font color = "green">                        ==></font>
2129                               br_shifted_i <= '1';
2130                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2131                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2132       
2133                   ---------------------------------------------------------------------------------------
2134                   -- ACK Slot of CAN 2.0 frame
2135                   ---------------------------------------------------------------------------------------
2136                   when s_pc_ack =>
2137                       tick_state_reg <= '1';
2138                       err_pos <= ERC_POS_ACK;
2139                       pc_dbg.is_ack <= '1';
2140                       dbt_ctrs_en <= '1';
2141       
2142                       if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
                           <font color = "green">-77-</font>  
2143                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
2144       
2145                       -- Bit Error still shall be detected when unit sends dominant
2146                       -- (receiver) and receives recessive!
2147                       else
2148                           bit_err_disable <= '1';
           <font color = "green">                    ==></font>
2149                       end if;
2150       
2151                       if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
                           <font color = "green">-78-</font>  
2152                           decrement_rec_i <= '1';
           <font color = "green">                    ==></font>
2153                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2154       
2155                       if (is_transmitter = '1' and mr_mode_stm = '0' and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-79-</font>  
2156                           ack_err_i <= '1';
           <font color = "green">                    ==></font>
2157                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2158       
2159                   ---------------------------------------------------------------------------------------
2160                   -- First bit of CAN FD Frame ACK - Receiver sends ACK
2161                   ---------------------------------------------------------------------------------------
2162                   when s_pc_ack_fd_1 =>
2163                       tick_state_reg <= '1';
2164                       err_pos <= ERC_POS_ACK;
2165                       pc_dbg.is_ack <= '1';
2166                       dbt_ctrs_en <= '1';
2167       
2168                       if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
                           <font color = "green">-80-</font>  
2169                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
2170       
2171                       -- Bit Error still shall be detected when unit sends dominant
2172                       -- (receiver) and receives recessive!
2173                       else
2174                           bit_err_disable <= '1';
           <font color = "green">                    ==></font>
2175                       end if;
2176       
2177                       if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
                           <font color = "green">-81-</font>  
2178                           decrement_rec_i <= '1';
           <font color = "green">                    ==></font>
2179                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2180       
2181                   ---------------------------------------------------------------------------------------
2182                   -- Second bit of CAN FD Frame ACK
2183                   ---------------------------------------------------------------------------------------
2184                   when s_pc_ack_fd_2 =>
2185                       tick_state_reg <= '1';
2186                       err_pos <= ERC_POS_ACK;
2187                       pc_dbg.is_ack <= '1';
2188                       dbt_ctrs_en <= '1';
2189       
2190                       -- No ACK sent now, but dominant or recessive should be tolerated.
2191                       bit_err_disable <= '1';
2192       
2193                       -- Transmitter not detecting dominant bit now, nor at previous bit -> Ack Error
2194                       if (is_transmitter = '1' and mr_mode_stm = '0' and
                           <font color = "green">-82-</font>  
2195                           rx_data_nbs = RECESSIVE and rx_data_nbs_prev = RECESSIVE)
2196                       then
2197                           ack_err_i <= '1';
           <font color = "green">                    ==></font>
2198                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2199       
2200                   ---------------------------------------------------------------------------------------
2201                   -- ACK Delimiter
2202                   ---------------------------------------------------------------------------------------
2203                   when s_pc_ack_delim =>
2204                       tick_state_reg <= '1';
2205                       ctrl_ctr_pload_i <= '1';
2206                       ctrl_ctr_pload_val <= C_EOF_DURATION;
2207                       err_pos <= ERC_POS_ACK;
2208                       pc_dbg.is_ack_delim  <= '1';
2209                       bit_err_disable <= '1';
2210       
2211                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-83-</font>  
2212                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2213                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2214       
2215                       if (is_receiver = '1' and crc_match = '0') then
                           <font color = "green">-84-</font>  
2216                           crc_err_i <= '1';
           <font color = "green">                    ==></font>
2217                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2218       
2219                   ---------------------------------------------------------------------------------------
2220                   -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as Overload
2221                   -- flag!
2222                   ---------------------------------------------------------------------------------------
2223                   when s_pc_eof =>
2224                       ctrl_ctr_ena <= '1';
2225                       pc_dbg.is_eof <= '1';
2226                       err_pos <= ERC_POS_EOF;
2227                       bit_err_disable <= '1';
2228       
2229                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-85-</font>  
2230                           tick_state_reg <= '1';
2231                           ctrl_ctr_pload_i <= '1';
2232       
2233                           if (rx_data_nbs = RECESSIVE) then
                               <font color = "green">-86-</font>  
2234                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
2235       
2236                               -- No Error until the end of EOF means frame is valid for transmitter!
2237                               if (is_transmitter = '1') then
                                   <font color = "green">-87-</font>  
2238                                   txtb_hw_cmd_d.unlock <= '1';
           <font color = "green">                            ==></font>
2239                                   txtb_hw_cmd_d.valid  <= '1';
2240                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2241       
2242                           elsif (is_receiver = '1') then
                                  <font color = "green">-88-</font>  
2243                               if (mr_mode_rom = ROM_DISABLED) then
                                   <font color = "green">-89-</font>  
2244                                   ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                            ==></font>
2245                               else
2246                                   ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                            ==></font>
2247                                   set_idle_i <= '1';
2248                               end if;
2249                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2250       
2251                           crc_clear_match_flag <= '1';
2252                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2253       
2254                       -- If there is no error (RX Recessive) in one bit before end of EOF, signal valid
2255                       -- Frame reception!
2256                       if (ctrl_ctr_one = '1' and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-90-</font>  
2257                           rec_valid_d <= '1';
           <font color = "green">                    ==></font>
2258                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2259       
2260                       -- DOMINANT during EOF. All bits before last -> Form error! Last bit -> Receiver
2261                       -- treats it as overload condition, so no error frame will be transmitted.
2262                       -- Transmitter treats it as Form error!
2263                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-91-</font>  
2264                           if (ctrl_ctr_zero = '0') then
                               <font color = "green">-92-</font>  
2265                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2266                           elsif (is_transmitter = '1') then
                                  <font color = "green">-93-</font>  
2267                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2268                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2269                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2270       
2271                   ---------------------------------------------------------------------------------------
2272                   -- Intermission field
2273                   ---------------------------------------------------------------------------------------
2274                   when s_pc_intermission =>
2275                       ctrl_ctr_ena <= '1';
2276                       pc_dbg.is_intermission <= '1';
2277                       retr_ctr_add_block_clr <= '1';
2278                       bit_err_disable <= '1';
2279       
2280                       -- If we are bus-off, go to reintegration wait!
2281                       if (is_bus_off = '1') then
                           <font color = "green">-94-</font>  
2282                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2283                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2284       
2285                       -- Last (third) bit of intermission
2286                       if (ctrl_ctr_zero = '1' and is_bus_off = '0') then
                           <font color = "green">-95-</font>  
2287                           tick_state_reg <= '1';
2288                           ctrl_ctr_pload_i <= '1';
2289                           crc_spec_enable_i <= '1';
2290       
2291                           -- Goe to Base ID (sampling of DOMINANT in the third bit of intermission)!
2292                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-96-</font>  
2293                               ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
           <font color = "green">                        ==></font>
2294                               tx_load_base_id_i <= '1';
2295                               sof_pulse_i <= '1';
2296       
2297                           -- Goes to either IDLE, Suspend, or to SOF, when there is sth. to transmitt.
2298                           -- Preload SUSPEND length in any case, since other states don't care about
2299                           -- control counter.
2300                           else
2301                               ctrl_ctr_pload_val <= C_SUSPEND_DURATION;
           <font color = "green">                        ==></font>
2302                           end if;
2303       
2304                           -- Lock TXT Buffer when there is what to transmitt, and no suspend! Unit becomes
2305                           -- transmitter! If not, and DOMINANT is received, become receiver!
2306                           if (tx_frame_ready = '1' and go_to_suspend = '0') then
                               <font color = "green">-97-</font>  
2307                               txtb_hw_cmd_d.lock <= '1';
2308                               set_transmitter_i <= '1';
2309                               stuff_enable_set <= '1';
2310       
2311                               if (rx_data_nbs = DOMINANT) then
                                   <font color = "green">-98-</font>  
2312                                   tx_frame_no_sof_d <= '1';
           <font color = "green">                            ==></font>
2313                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2314       
2315                           elsif (rx_data_nbs = DOMINANT) then
                                  <font color = "green">-99-</font>  
2316                               set_receiver_i   <= '1';
           <font color = "green">                        ==></font>
2317                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2318       
2319                           -- Transmission/reception started -> Enable Bit stuffing! Clear RX Shift
2320                           -- Register!
2321                           if (frame_start = '1') then
                               <font color = "green">-100-</font>  
2322                               destuff_enable_set <= '1';
           <font color = "green">                        ==></font>
2323                               rx_clear_i <= '1';
2324                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2325       
2326                           -- If we dont sample dominant, nor we have sth ready for transmission, we go to
2327                           -- Idle! Don't become idle when we go to suspend!
2328                           if (rx_data_nbs = RECESSIVE and tx_frame_ready = '0' and
                               <font color = "green">-101-</font>  
2329                               go_to_suspend = '0')
2330                           then
2331                               set_idle_i <= '1';
           <font color = "green">                        ==></font>
2332                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2333       
2334                       -- First or second bit of intermission!
2335                       elsif (rx_data_nbs = DOMINANT and is_bus_off = '0') then
                              <font color = "green">-102-</font>  
2336                           tick_state_reg <= '1';
2337                           ctrl_ctr_pload_i <= '1';
2338                           if (mr_mode_rom = ROM_DISABLED) then
                               <font color = "green">-103-</font>  
2339                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2340                           else
2341                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
2342                               set_idle_i <= '1';
2343                           end if;
2344                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2345       
2346                       -- Second or third bit of intermission, Hard Synchronisation
2347                       if (ctrl_ctr_zero = '1' or ctrl_ctr_one = '1') then
                           <font color = "green">-104-</font>  
2348                           perform_hsync <= '1';
           <font color = "green">                    ==></font>
2349                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2350       
2351                       -- First or second bit of Intermission, pre-load CRC Init vector for next frame.
2352                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-105-</font>  
2353                           load_init_vect_i <= '1';
           <font color = "green">                    ==></font>
2354                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2355       
2356                   ---------------------------------------------------------------------------------------
2357                   -- Suspend transmission
2358                   ---------------------------------------------------------------------------------------
2359                   when s_pc_suspend =>
2360                       ctrl_ctr_ena <= '1';
2361                       perform_hsync <= '1';
2362                       crc_spec_enable_i <= '1';
2363                       bit_err_disable <= '1';
2364                       pc_dbg.is_suspend <= '1';
2365       
2366                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-106-</font>  
2367                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2368                           ctrl_ctr_pload_i <= '1';
2369                           ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
2370                           tx_load_base_id_i <= '1';
2371                           sof_pulse_i <= '1';
2372                           set_receiver_i <= '1';
2373                           destuff_enable_set <= '1';
2374                           rx_clear_i <= '1';
2375       
2376                       -- End of Suspend -> Unit goes to IDLE if there is nothing to transmitt, otherwise
2377                       -- it goes to SOF and transmitts
2378                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-107-</font>  
2379                           tick_state_reg <= '1';
2380                           if (tx_frame_ready = '1') then
                               <font color = "green">-108-</font>  
2381                               set_transmitter_i <= '1';
           <font color = "green">                        ==></font>
2382                               txtb_hw_cmd_d.lock <= '1';
2383                               rx_clear_i <= '1';
2384                               destuff_enable_set <= '1';
2385                               stuff_enable_set <= '1';
2386                           else
2387                               set_idle_i <= '1';
           <font color = "green">                        ==></font>
2388                           end if;
2389                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2390       
2391                   ---------------------------------------------------------------------------------------
2392                   -- Unit is in Bus idle period.
2393                   ---------------------------------------------------------------------------------------
2394                   when s_pc_idle =>
2395                       perform_hsync <= '1';
2396                       crc_spec_enable_i <= '1';
2397                       bit_err_disable <= '1';
2398       
2399                       if (is_bus_off = '0') then
                           <font color = "green">-109-</font>  
2400                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-110-</font>  
2401                               tick_state_reg <= '1';
           <font color = "green">                        ==></font>
2402                               ctrl_ctr_pload_i <= '1';
2403                               ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
2404                               sof_pulse_i <= '1';
2405                               crc_enable <= '1';
2406                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2407       
2408                           if (tx_frame_ready = '1') then
                               <font color = "green">-111-</font>  
2409                               tick_state_reg <= '1';
2410                               txtb_hw_cmd_d.lock <= '1';
2411                               set_transmitter_i <= '1';
2412                               tx_load_base_id_i <= '1';
2413                               stuff_enable_set <= '1';
2414       
2415                               if (rx_data_nbs = DOMINANT) then
                                   <font color = "green">-112-</font>  
2416                                   tx_frame_no_sof_d <= '1';
           <font color = "green">                            ==></font>
2417                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2418       
2419                           elsif (rx_data_nbs = DOMINANT) then
                                  <font color = "green">-113-</font>  
2420                               set_receiver_i <= '1';
           <font color = "green">                        ==></font>
2421                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2422       
2423                           -- Transmission/reception started -> Enable Bit de-stuffing! Clear RX Shift
2424                           -- register!
2425                           if (frame_start = '1') then
                               <font color = "green">-114-</font>  
2426                               destuff_enable_set <= '1';
           <font color = "green">                        ==></font>
2427                               rx_clear_i <= '1';
2428                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2429       
2430                       -- If we are bus-off we need to move to wait for reintegration command!
2431                       else
2432                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2433                       end if;
2434       
2435                   ---------------------------------------------------------------------------------------
2436                   -- Wait till command from User to start re-integration!
2437                   ---------------------------------------------------------------------------------------
2438                   when s_pc_reintegrating_wait =>
2439                       bit_err_disable <= '1';
2440       
2441                       if (mr_command_ercrst_q = '1') then
                           <font color = "green">-115-</font>  
2442                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2443                           ctrl_ctr_pload_i <= '1';
2444                           reinteg_ctr_clr <= '1';
2445                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
2446                           clr_bus_off_rst_flg <= '1';
2447                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2448       
2449                   ---------------------------------------------------------------------------------------
2450                   -- Unit is re-integrating, waiting till re-integration counter expires!
2451                   ---------------------------------------------------------------------------------------
2452                   when s_pc_reintegrating =>
2453                       ctrl_ctr_ena <= '1';
2454                       perform_hsync <= '1';
2455                       bit_err_disable <= '1';
2456       
2457                       -- Restart integration upon reception of DOMINANT bit or upon synchronization edge.
2458                       if (rx_data_nbs = DOMINANT or sync_edge = '1') then
                           <font color = "green">-116-</font>  
2459                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                    ==></font>
2460                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2461       
2462                       -- When preloaded due to synchronisation edge, this is outside of sample point!
2463                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-117-</font>  
2464                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
2465                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2466       
2467                       if (sync_edge = '1' and
                           <font color = "green">-118-</font>  
2468                          -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
2469                          -- CAN FD enabled!
2470                          (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
2471                       then
2472                           ctrl_ctr_pload_unaliged <= '1';
           <font color = "green">                    ==></font>
2473                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2474       
2475                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-119-</font>  
2476                           reinteg_ctr_enable <= '1';
           <font color = "green">                    ==></font>
2477                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2478       
2479                       if (ctrl_ctr_zero = '1' and reinteg_ctr_expired = '0') then
                           <font color = "green">-120-</font>  
2480                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
2481                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
2482                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2483       
2484                       if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1' and rx_trigger = '1') then
                           <font color = "green">-121-</font>  
2485                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2486                           set_idle_i <= '1';
2487                           set_err_active_i <= '1';
2488                           load_init_vect_i <= '1';
2489                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2490       
2491                   ---------------------------------------------------------------------------------------
2492                   -- Active error flag.
2493                   ---------------------------------------------------------------------------------------
2494                   when s_pc_act_err_flag =>
2495                       ctrl_ctr_ena <= '1';
2496                       pc_dbg.is_err <= '1';
2497                       tx_dominant <= '1';
2498                       err_pos <= ERC_POS_ERR;
2499       
2500                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-122-</font>  
2501                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2502                           ctrl_ctr_pload_i <= '1';
2503                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2504                           first_err_delim_d <= '1';
2505                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2506       
2507                   ---------------------------------------------------------------------------------------
2508                   -- Passive error flag.
2509                   ---------------------------------------------------------------------------------------
2510                   when s_pc_pas_err_flag =>
2511                       ctrl_ctr_ena <= '1';
2512                       pc_dbg.is_err <= '1';
2513                       err_pos <= ERC_POS_ERR;
2514       
2515                       -- Node sending Passive error flag may receive RECESSIVE or DOMINANT, and DOMINANT
2516                       -- shall not be treated as bit error!
2517                       bit_err_disable <= '1';
2518       
2519                       -- Reseting control counter if different bit that previous is detected. Passive
2520                       -- error flag must be completed after 6 bits of equal polarity!
2521                       if (rx_data_nbs_prev /= rx_data_nbs) then
                           <font color = "green">-123-</font>  
2522                           ctrl_ctr_pload_i   <= '1';
           <font color = "green">                    ==></font>
2523                           ctrl_ctr_pload_val <= C_SHORTENED_ERR_FLG_DURATION;
2524                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-124-</font>  
2525                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2526                           ctrl_ctr_pload_i <= '1';
2527                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2528                           first_err_delim_d <= '1';
2529                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2530       
2531                       -- If dominant bit is detected, and previous error was ACK, then TEC shall be
2532                       -- still incremented!
2533                       if (ack_err_flag = '1' and rx_data_nbs = DOMINANT and rx_trigger = '1') then
                           <font color = "green">-125-</font>  
2534                           bit_err_after_ack_err <= '1';
           <font color = "green">                    ==></font>
2535                           ack_err_flag_clr <= '1';
2536                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2537       
2538                   ---------------------------------------------------------------------------------------
2539                   -- Wait till Error delimiter (detection of recessive bit)
2540                   ---------------------------------------------------------------------------------------
2541                   when s_pc_err_delim_wait =>
2542                       pc_dbg.is_err <= '1';
2543                       err_pos <= ERC_POS_ERR;
2544                       ack_err_flag_clr <= '1';
2545       
2546                       -- When waiting for RECESSIVE bit after Error flag, unit may receive DOMINANT and
2547                       -- not interpret this as Bit error!
2548                       bit_err_disable <= '1';
2549       
2550                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-126-</font>  
2551                           ctrl_ctr_ena <= '1';
           <font color = "green">                    ==></font>
2552                       else
2553                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2554                       end if;
2555       
2556                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-127-</font>  
2557                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2558                           ctrl_ctr_pload_i <= '1';
2559                           ctrl_ctr_pload_val <= C_ERR_DELIM_DURATION;
2560                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2561       
2562                       -- Node received dominant bit as first bit after Error flag! This shall be treated
2563                       -- as primary error
2564                       if (rx_data_nbs = DOMINANT and first_err_delim_q = '1') then
                           <font color = "green">-128-</font>  
2565                           primary_err_i <= '1';
           <font color = "green">                    ==></font>
2566                           first_err_delim_d <= '0';
2567                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2568       
2569                   ---------------------------------------------------------------------------------------
2570                   -- 13 dominant bits (6 error flag + 7 error delimiter) has been detected (active error
2571                   -- flag), or 7 has been detected (passive error flag).
2572                   ---------------------------------------------------------------------------------------
2573                   when s_pc_err_flag_too_long =>
2574                       pc_dbg.is_err <= '1';
2575                       err_pos <= ERC_POS_ERR;
2576                       bit_err_disable <= '1';
2577                       ctrl_ctr_ena <= '1';
2578       
2579                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-129-</font>  
2580                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2581                           ctrl_ctr_pload_i <= '1';
2582                           ctrl_ctr_pload_val <= C_ERR_DELIM_DURATION;
2583       
2584                       -- This indicates that either 14th dominant bit was detected, or each next
2585                       -- consecutive 8 DOMINANT bits were detected!
2586                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-130-</font>  
2587                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2588                           ctrl_ctr_pload_i <= '1';
2589                           ctrl_ctr_pload_val <= C_DOMINANT_REPEAT_DURATION;
2590                           err_delim_late_i <= '1';
2591                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2592       
2593                   ---------------------------------------------------------------------------------------
2594                   -- 13 dominant bits (6 overload flag + 7 overload delimiter) has been detected.
2595                   ---------------------------------------------------------------------------------------
2596                   when s_pc_ovr_flag_too_long =>
2597                       pc_dbg.is_overload <= '1';
2598                       err_pos <= ERC_POS_OVRL;
2599                       bit_err_disable <= '1';
2600                       ctrl_ctr_ena <= '1';
2601       
2602                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-131-</font>  
2603                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2604                           ctrl_ctr_pload_i <= '1';
2605                           ctrl_ctr_pload_val <= C_OVR_DELIM_DURATION;
2606       
2607                       -- This indicates that either 14th dominant bit was detected, or each next
2608                       -- consecutive 8 DOMINANT bits were detected!
2609                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-132-</font>  
2610                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2611                           ctrl_ctr_pload_i <= '1';
2612                           ctrl_ctr_pload_val <= C_DOMINANT_REPEAT_DURATION;
2613                           err_delim_late_i <= '1';
2614                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2615       
2616                   ---------------------------------------------------------------------------------------
2617                   -- Error delimiter
2618                   ---------------------------------------------------------------------------------------
2619                   when s_pc_err_delim =>
2620                       pc_dbg.is_err <= '1';
2621                       ctrl_ctr_ena <= '1';
2622                       err_pos <= ERC_POS_ERR;
2623                       bit_err_disable <= '1';
2624       
2625                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-133-</font>  
2626                           tick_state_reg <= '1';
2627                           ctrl_ctr_pload_i <= '1';
2628       
2629                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-134-</font>  
2630                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2631                           else
2632                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
           <font color = "green">                        ==></font>
2633                           end if;
2634                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-135-</font>  
2635                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2636                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2637       
2638                   ---------------------------------------------------------------------------------------
2639                   -- Overload flag
2640                   ---------------------------------------------------------------------------------------
2641                   when s_pc_ovr_flag =>
2642                       pc_dbg.is_overload <= '1';
2643                       ctrl_ctr_ena <= '1';
2644                       tx_dominant <= '1';
2645                       err_pos <= ERC_POS_OVRL;
2646       
2647                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-136-</font>  
2648                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2649                           ctrl_ctr_pload_i <= '1';
2650                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2651                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2652       
2653                   ---------------------------------------------------------------------------------------
2654                   -- Wait till overload delimiter.
2655                   ---------------------------------------------------------------------------------------
2656                   when s_pc_ovr_delim_wait =>
2657                       pc_dbg.is_overload <= '1';
2658                       err_pos <= ERC_POS_OVRL;
2659       
2660                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-137-</font>  
2661                           ctrl_ctr_ena <= '1';
           <font color = "green">                    ==></font>
2662                       else
2663                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2664                       end if;
2665       
2666                       -- When waiting for RECESSIVE bit after Overload flag, unit may receive DOMINANT
2667                       -- and not interpret this as Bit error!
2668                       bit_err_disable <= '1';
2669       
2670                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-138-</font>  
2671                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2672                           ctrl_ctr_pload_i <= '1';
2673                           ctrl_ctr_pload_val <= C_OVR_DELIM_DURATION;
2674                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2675       
2676                   ---------------------------------------------------------------------------------------
2677                   -- Overload delimiter
2678                   ---------------------------------------------------------------------------------------
2679                   when s_pc_ovr_delim  =>
2680                       ctrl_ctr_ena <= '1';
2681                       pc_dbg.is_overload <= '1';
2682                       err_pos <= ERC_POS_OVRL;
2683                       bit_err_disable <= '1';
2684       
2685                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-139-</font>  
2686                           tick_state_reg <= '1';
2687                           ctrl_ctr_pload_i <= '1';
2688       
2689                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-140-</font>  
2690                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2691                           else
2692                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
           <font color = "green">                        ==></font>
2693                           end if;
2694                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-141-</font>  
2695                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2696                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td nowrap>(1)->(2)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!2)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(3)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!3)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(4)->(5)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(4)->(!5)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!4)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(7)->(8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(7)->(!8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(!7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(12)->(!13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SOF)->(14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SOF)->(!14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(15)->(!16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(19)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(19)->(!20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(21)->(22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(21)->(!22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(25)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(25)->(!26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(31)->(!32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(35)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(35)->(!36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(!38)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(!38)->(!39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(41)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(41)->(!42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(!41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(43)->(!44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(!43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_EXT)->(45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_EXT)->(!45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(!46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(47)->(!48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(!47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(51)->(52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(51)->(!52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(!53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(!54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(!55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(!56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(60)->(61)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(60)->(!61)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(!60)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!59)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(62)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!62)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(63)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!63)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(64)->(65)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(64)->(!65)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!64)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(66)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!66)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(67)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!67)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(68)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!68)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(69)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!69)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(70)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!70)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(71)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!71)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(72)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!72)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(74)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!74)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(75)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!75)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(76)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!76)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(!73)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(77)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!77)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(78)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!78)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(79)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!79)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(80)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(!80)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(81)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(!81)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_2)->(82)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_2)->(!82)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(83)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(!83)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(84)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(!84)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(86)->(87)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(86)->(!87)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(88)->(89)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(88)->(!89)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(!88)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!85)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(90)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!90)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(92)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(!92)->(93)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(!92)->(!93)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!91)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(94)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!94)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(96)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!96)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(97)->(98)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(97)->(!98)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!97)->(99)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!97)->(!99)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(100)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!100)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(101)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!101)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(102)->(103)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(102)->(!103)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(!102)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(104)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!104)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(105)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!105)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(106)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(107)->(108)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(107)->(!108)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(!107)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(110)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!110)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(111)->(112)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(111)->(!112)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!111)->(113)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!111)->(!113)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(114)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!114)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(!109)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING_WAIT)->(115)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING_WAIT)->(!115)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(116)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!116)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(117)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!117)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(118)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!118)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(119)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!119)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(120)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!120)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(121)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!121)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACT_ERR_FLAG)->(122)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACT_ERR_FLAG)->(!122)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(123)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!123)->(124)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!123)->(!124)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(125)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!125)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(126)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!126)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(127)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!127)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(128)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!128)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(129)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(!129)->(130)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(!129)->(!130)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(131)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(!131)->(132)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(!131)->(!132)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(133)->(134)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(133)->(!134)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(!133)->(135)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(!133)->(!135)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG)->(136)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG)->(!136)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(137)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(!137)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(138)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(!138)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(139)->(140)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(139)->(!140)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(!139)->(141)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(!139)->(!141)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2706           state_reg_ce <= '1' when (tick_state_reg = '1' and ctrl_signal_upd = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2712               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2713                   curr_state <= s_pc_off;
           <font color = "green">            ==></font>
2714               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2715                   if (state_reg_ce = '1') then
                       <font color = "green">-3-</font>  
2716                       curr_state <= next_state;
           <font color = "green">                ==></font>
2717                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2718               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2729           ctrl_ctr_pload <= ctrl_ctr_pload_i when (curr_state = s_pc_off) else
                                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2730                             ctrl_ctr_pload_i when (ctrl_signal_upd = '1') else
                                                  <font color = "green">-2-</font>  
           <font color = "green">                      ==></font>
2731                             '1' when (ctrl_ctr_pload_unaliged = '1') else
                                     <font color = "green">-3-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2742               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2743                   store_metadata     <= '0';
           <font color = "green">            ==></font>
2744                   store_data         <= '0';
2745                   rec_valid          <= '0';
2746                   rec_abort          <= '0';
2747               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2748       
2749                   -- Frame is stored to RX Buffer when unit is either receiver or loopback mode is
2750                   -- enabled. Each command is active only for one clock cycle!
2751                   if ((is_receiver = '1' or mr_settings_ilbp = '1') and
                       <font color = "green">-3-</font>  
2752                       ((rx_trigger = '1') or (err_frm_req = '1')))
2753                   then
2754                       store_metadata     <= store_metadata_d;
           <font color = "green">                ==></font>
2755                       store_data         <= store_data_d;
2756                       rec_valid          <= rec_valid_d;
2757                       rec_abort          <= rec_abort_d;
2758                   else
2759                       store_metadata     <= '0';
           <font color = "green">                ==></font>
2760                       store_data         <= '0';
2761                       rec_valid          <= '0';
2762                       rec_abort          <= '0';
2763                   end if;
2764               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2767           ctrl_signal_upd <= '1' when (rx_trigger = '1' or err_frm_req = '1')
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2776               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2777                   txtb_hw_cmd_q.lock    <= '0';
           <font color = "green">            ==></font>
2778                   txtb_hw_cmd_q.unlock  <= '0';
2779                   txtb_hw_cmd_q.valid   <= '0';
2780                   txtb_hw_cmd_q.err     <= '0';
2781                   txtb_hw_cmd_q.arbl    <= '0';
2782                   txtb_hw_cmd_q.failed  <= '0';
2783               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2784                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
2785                       txtb_hw_cmd_q <= txtb_hw_cmd_d;
           <font color = "green">                ==></font>
2786                   else
2787                       txtb_hw_cmd_q <= ('0', '0', '0', '0', '0', '0');
           <font color = "green">                ==></font>
2788                   end if;
2789               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2820           tx_shift_ena <= '1' when (tx_shift_ena_i = '1' and is_transmitter = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2836           switch_to_ssp <= '1' when (sp_control_switch_data = '1' and is_transmitter = '1' and
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2841           sp_control_d <=   NOMINAL_SAMPLE when (sp_control_switch_nominal = '1')
                                                <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2842                                            else
2843                           SECONDARY_SAMPLE when (switch_to_ssp = '1')
                                                <font color = "green">-2-</font>  
           <font color = "green">                    ==></font>
2844                                            else
2845                                DATA_SAMPLE when (sp_control_switch_data = '1')
                                                <font color = "green">-3-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2849           sp_control_ce <= '1' when (sp_control_switch_nominal = '1') else
                                    <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2850                            '1' when (sp_control_switch_data = '1') else
                                    <font color = "green">-2-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2856                   sp_control_q_i <= NOMINAL_SAMPLE;
           <font color = "green">            ==></font>
2857               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2858                   if (sp_control_ce = '1') then
                       <font color = "green">-3-</font>  
2859                       sp_control_q_i <= sp_control_d;
           <font color = "green">                ==></font>
2860                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2861               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2864           sp_control <= sp_control_d when (br_shifted_i = '1') else
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2872           act_err_ovr_flag <= '1' when (curr_state = s_pc_act_err_flag) else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2873                               '1' when (curr_state = s_pc_ovr_flag) else
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2878               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2879                   first_err_delim_q <= '0';
           <font color = "green">            ==></font>
2880               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2881                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
2882                       first_err_delim_q <= first_err_delim_d;
           <font color = "green">                ==></font>
2883                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2884               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2891           primary_err <= '1' when (primary_err_i = '1' and rx_trigger = '1')
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2895           err_delim_late <= '1' when (err_delim_late_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2899           set_err_active <= '1' when (set_err_active_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2903           rx_clear <= '1' when (rx_clear_i = '1' and rx_trigger = '1')
                               <font color = "green">-1-</font>  
                               <font color = "green">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2913           bit_err_enable <= '0' when (bit_err_disable = '1') else
                                     <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2914                             '0' when (bit_err_disable_receiver = '1' and is_receiver = '1') else
                                     <font color = "green">-2-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2925                                        or is_receiver = '1' or retr_ctr_add_block = '1') else
                                                                                                  
2926                             '1' when (arbitration_lost_i = '1' and rx_trigger = '1') else
                                     <font color = "green">-1-</font>  
2927                             '1' when (err_frm_req = '1') else
                                     <font color = "green">-2-</font>  
2928                             '0';
                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- ((ERR_FRM_REQ = '1')) ? ...;  
           </font>
           <font color = "green">                      ==></font>
           <font color = "green">                      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2935           retr_ctr_clear_i <= '1' when (txtb_hw_cmd_d.valid = '1' and rx_trigger = '1') else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2936                               '1' when (txtb_hw_cmd_d.failed = '1') else
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2946               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2947                   retr_ctr_add_block <= '0';
           <font color = "green">            ==></font>
2948               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2949                   if (retr_ctr_add_i = '1') then
                       <font color = "green">-3-</font>  
2950                       retr_ctr_add_block <= '1';
           <font color = "green">                ==></font>
2951                   elsif (retr_ctr_add_block_clr = '1') then
                          <font color = "green">-4-</font>  
2952                       retr_ctr_add_block <= '0';
           <font color = "green">                ==></font>
2953                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2954               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2959           sof_pulse <= '1' when (sof_pulse_i = '1' and rx_trigger = '1')
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2966           compl_ctr_ena <= '1' when (compl_ctr_ena_i = '1' and rx_trigger = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2973           set_transmitter <= '1' when (set_transmitter_i = '1' and rx_trigger = '1')
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2977           set_receiver <= '1' when (set_receiver_i = '1' and rx_trigger = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2986           set_idle <= '1' when (set_idle_i = '1' and (rx_trigger = '1' or err_frm_req = '1'))
                               <font color = "green">-1-</font>  
                               <font color = "green">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2999           crc_calc_from_rx <= '1' when (crc_spec_enable_i = '1') else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
3000                               '1' when (is_arbitration_i = '1') else
                                       <font color = "green">-2-</font>  
           <font color = "green">                        ==></font>
3001                               '1' when (is_receiver = '1') else
                                       <font color = "green">-3-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3004           load_init_vect <= '1' when (load_init_vect_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3013               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3014                   stuff_enable <= '0';
           <font color = "green">            ==></font>
3015               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3016                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
3017                       if (stuff_enable_set = '1') then
                           <font color = "green">-4-</font>  
3018                          stuff_enable <= '1';
           <font color = "green">                   ==></font>
3019                       elsif (stuff_enable_clear = '1') then
                              <font color = "green">-5-</font>  
3020                          stuff_enable <= '0';
           <font color = "green">                   ==></font>
3021                      end if;
                          MISSING_ELSE
           <font color = "green">               ==></font>
3022                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3023               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3031               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3032                   destuff_enable <= '0';
           <font color = "green">            ==></font>
3033               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3034                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
3035                       if (destuff_enable_set = '1') then
                           <font color = "green">-4-</font>  
3036                           destuff_enable <= '1';
           <font color = "green">                    ==></font>
3037                       elsif (destuff_enable_clear = '1') then
                              <font color = "green">-5-</font>  
3038                           destuff_enable <= '0';
           <font color = "green">                    ==></font>
3039                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
3040                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3041               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3049                                           sp_control_q_i = SECONDARY_SAMPLE or
                                                                                   
3050                                           (sp_control_q_i = DATA_SAMPLE and is_transmitter = '1'))
                                                                                                       
3051                                     else
                                             
3052                           HARD_SYNC when (perform_hsync = '1')
                                         <font color = "green">-1-</font>  
3053                                     else
                                             
3054                             RE_SYNC;
                                         
3055       
           
3056           sync_control_reg_proc : process(clk_sys, res_n)
                                                              
3057           begin
                    
3058               if (res_n = '0') then
                                        
3059                   sync_control_q <= HARD_SYNC;
                                                   
3060               elsif (rising_edge(clk_sys)) then
                                                    
3061                   sync_control_q <= sync_control_d;
                                                        
3062               end if;
                          
3063           end process;
                           
3064       
           
3065           -----------------------------------------------------------------------------------------------
                                                                                                              
3066           -- TXT Buffer pointer registering
                                                
3067           -----------------------------------------------------------------------------------------------
                                                                                                              
3068           txtb_ptr_reg_proc : process(clk_sys, res_n)
                                                          
3069           begin
                    
3070               if (res_n = '0') then
                                        
3071                   txtb_ptr_q <= 0;
                                       
3072               elsif (rising_edge(clk_sys)) then
                                                    
3073                   if (txtb_clk_en_d = '1') then
                                                    
3074                       txtb_ptr_q <= txtb_ptr_d;
                                                    
3075                   end if;
                              
3076               end if;
                          
3077           end process;
                           
3078       
           
3079           -- Enable memory only when pointer changes. This allows clocking the memory only when new read
                                     <font color = "green">-2-</font>                                                           
                                     <font color = "green">==></font>                                                           
                                     <font color = "green">==></font>                                                           
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3058               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3059                   sync_control_q <= HARD_SYNC;
           <font color = "green">            ==></font>
3060               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3061                   sync_control_q <= sync_control_d;
           <font color = "green">            ==></font>
3062               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3070               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3071                   txtb_ptr_q <= 0;
           <font color = "green">            ==></font>
3072               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3073                   if (txtb_clk_en_d = '1') then
                       <font color = "green">-3-</font>  
3074                       txtb_ptr_q <= txtb_ptr_d;
           <font color = "green">                ==></font>
3075                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3076               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3081           txtb_clk_en_d <= '1' when (txtb_ptr_q /= txtb_ptr_d and txtb_gate_mem_read = '0')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3090               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3091                   txtb_clk_en_q <= '0';
           <font color = "green">            ==></font>
3092               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3093                   txtb_clk_en_q <= txtb_clk_en_d;
           <font color = "green">            ==></font>
3094               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3102               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3103                   tx_frame_no_sof_q <= '0';
           <font color = "green">            ==></font>
3104               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3105                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3106                       tx_frame_no_sof_q <= tx_frame_no_sof_d;
           <font color = "green">                ==></font>
3107                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3108               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3116               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3117                   rx_data_nbs_prev <= RECESSIVE;
           <font color = "green">            ==></font>
3118               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3119                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3120                       rx_data_nbs_prev <= rx_data_nbs;
           <font color = "green">                ==></font>
3121                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3122               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3130               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3131                   ack_err_flag <= '0';
           <font color = "green">            ==></font>
3132               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3133                   if (ack_err_i = '1' and rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3134                       ack_err_flag <= '1';
           <font color = "green">                ==></font>
3135                   elsif (ack_err_flag_clr = '1') then
                          <font color = "green">-4-</font>  
3136                       ack_err_flag <= '0';
           <font color = "green">                ==></font>
3137                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3138               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3146               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3147                   mr_status_pexs <= '0';
           <font color = "green">            ==></font>
3148               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3149                   if (pexs_set = '1') then
                       <font color = "green">-3-</font>  
3150                       mr_status_pexs <= '1';
           <font color = "green">                ==></font>
3151                   elsif (mr_command_cpexs = '1') then
                          <font color = "green">-4-</font>  
3152                       mr_status_pexs <= '0';
           <font color = "green">                ==></font>
3153                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3154               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_217'>
<a name="inst_tag_217_Line"></a>
<b>Line Coverage for Instance : <a href="mod85.html#inst_tag_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>915</td><td>915</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>920</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>940</td><td>111</td><td>111</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>1344</td><td>718</td><td>718</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2712</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2742</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2776</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2855</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2878</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>2946</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3013</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3031</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3070</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3090</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3102</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3130</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>3146</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
919                         begin
920        1/1                  if (res_n = '0') then
921        1/1                      mr_command_ercrst_q &lt;= '0';
922                             elsif (rising_edge(clk_sys)) then
923        1/1                      if (mr_command_ercrst = '1') then
924        1/1                          mr_command_ercrst_q &lt;= '1';
925                                 elsif (rx_trigger = '1' and clr_bus_off_rst_flg = '1') then
926        1/1                          mr_command_ercrst_q &lt;= '0';
927                                 end if;
928                             end if;
929                         end process;
930                     
931                         -----------------------------------------------------------------------------------------------
932                         -- Next state process
933                         -----------------------------------------------------------------------------------------------
934                         next_state_proc : process(
935                             curr_state, err_frm_req, ctrl_ctr_zero, no_data_field, is_receiver, is_fd_frame,
936                             is_bus_off, go_to_suspend, tx_frame_ready, mr_command_ercrst_q, reinteg_ctr_expired,
937                             rx_data_nbs, is_err_active, go_to_stuff_count, pex_on_fdf_enable, pex_on_res_enable,
938                             mr_mode_rom)
939                         begin
940        1/1                  next_state &lt;= curr_state;
941                     
942        1/1                  if (err_frm_req = '1') then
943        1/1                      if (mr_mode_rom = ROM_DISABLED) then
944        1/1                          if (is_err_active = '1') then
945        1/1                              next_state &lt;= s_pc_act_err_flag;
946                                     else
947        1/1                              next_state &lt;= s_pc_pas_err_flag;
948                                     end if;
949                                 else
950        1/1                          next_state &lt;= s_pc_integrating;
951                                 end if;
952                     
953                             else
954        1/1                      case curr_state is
955                     
956                                 ---------------------------------------------------------------------------------------
957                                 -- Unit is Off
958                                 ---------------------------------------------------------------------------------------
959                                 when s_pc_off =&gt;
960        1/1                          next_state &lt;= s_pc_integrating;
961                     
962                                 ---------------------------------------------------------------------------------------
963                                 -- Unit is integrating (first integration after enabling)
964                                 ---------------------------------------------------------------------------------------
965                                 when s_pc_integrating =&gt;
966        1/1                          if (ctrl_ctr_zero = '1') then
967        1/1                              next_state &lt;= s_pc_idle;
968                                     end if;
969                     
970                                 ---------------------------------------------------------------------------------------
971                                 -- Start of frame
972                                 ---------------------------------------------------------------------------------------
973                                 when s_pc_sof =&gt;
974        1/1                          next_state &lt;= s_pc_base_id;
975                     
976                                 ---------------------------------------------------------------------------------------
977                                 -- Base identifier
978                                 ---------------------------------------------------------------------------------------
979                                 when s_pc_base_id =&gt;
980        1/1                          if (ctrl_ctr_zero = '1') then
981        1/1                              next_state &lt;= s_pc_rtr_srr_r1;
982                                     end if;
983                     
984                                 ---------------------------------------------------------------------------------------
985                                 -- RTR/SRR/R1 bit. First bit after Base identifier.
986                                 ---------------------------------------------------------------------------------------
987                                 when s_pc_rtr_srr_r1 =&gt;
988        1/1                          next_state &lt;= s_pc_ide;
989                     
990                                 ---------------------------------------------------------------------------------------
991                                 -- IDE bit
992                                 ---------------------------------------------------------------------------------------
993                                 when s_pc_ide =&gt;
994        1/1                          if (rx_data_nbs = DOMINANT) then
995        1/1                             next_state &lt;= s_pc_edl_r0;
996                                     else
997        1/1                             next_state &lt;= s_pc_ext_id;
998                                     end if;
999                     
1000                                ---------------------------------------------------------------------------------------
1001                                -- Extended identifier
1002                                ---------------------------------------------------------------------------------------
1003                                when s_pc_ext_id =&gt;
1004       1/1                          if (ctrl_ctr_zero = '1') then
1005       1/1                              next_state &lt;= s_pc_rtr_r1;
1006                                    end if;
1007                    
1008                                ---------------------------------------------------------------------------------------
1009                                -- RTR/R1 bit after the Extended identifier
1010                                ---------------------------------------------------------------------------------------
1011                                when s_pc_rtr_r1 =&gt;
1012       1/1                          next_state &lt;= s_pc_edl_r1;
1013                    
1014                                ---------------------------------------------------------------------------------------
1015                                -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1016                                ---------------------------------------------------------------------------------------
1017                                when s_pc_edl_r1 =&gt;
1018       1/1                          if (rx_data_nbs = DOMINANT) then
1019       1/1                              next_state &lt;= s_pc_r0_ext;
1020                                    else
1021       1/1                              if (pex_on_fdf_enable = '1') then
1022       1/1                                  next_state &lt;= s_pc_integrating;
1023                                        else
1024       1/1                                  next_state &lt;= s_pc_r0_fd;
1025                                        end if;
1026                                    end if;
1027                    
1028                                ---------------------------------------------------------------------------------------
1029                                -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1030                                ---------------------------------------------------------------------------------------
1031                                when s_pc_r0_ext =&gt;
1032       1/1                          next_state &lt;= s_pc_dlc;
1033                    
1034                                ---------------------------------------------------------------------------------------
1035                                -- r0(res) bit in CAN FD Frames (both Base and Extended identifier)
1036                                ---------------------------------------------------------------------------------------
1037                                when s_pc_r0_fd =&gt;
1038       1/1                          if (rx_data_nbs = RECESSIVE and pex_on_res_enable = '1') then
1039       1/1                              next_state &lt;= s_pc_integrating;
1040                                    else
1041       1/1                              next_state &lt;= s_pc_brs;
1042                                    end if;
1043                    
1044                                ---------------------------------------------------------------------------------------
1045                                -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1046                                ---------------------------------------------------------------------------------------
1047                                when s_pc_edl_r0 =&gt;
1048       1/1                          if (rx_data_nbs = DOMINANT) then
1049       1/1                              next_state &lt;= s_pc_dlc;
1050                                    else
1051                                        -- Protocol exception on recessive FDF/EDL in &quot;Classical CAN&quot; configuration
1052       1/1                              if (pex_on_fdf_enable = '1') then
1053       1/1                                  next_state &lt;= s_pc_integrating;
1054                                        else
1055       1/1                                  next_state &lt;= s_pc_r0_fd;
1056                                        end if;
1057                                    end if;
1058                    
1059                                ---------------------------------------------------------------------------------------
1060                                -- BRS (Bit rate shift) Bit
1061                                ---------------------------------------------------------------------------------------
1062                                when s_pc_brs =&gt;
1063       1/1                          next_state &lt;= s_pc_esi;
1064                    
1065                                ---------------------------------------------------------------------------------------
1066                                -- ESI (Error State Indicator) Bit
1067                                ---------------------------------------------------------------------------------------
1068                                when s_pc_esi =&gt;
1069       1/1                          next_state &lt;= s_pc_dlc;
1070                    
1071                                ---------------------------------------------------------------------------------------
1072                                -- DLC (Data length code)
1073                                ---------------------------------------------------------------------------------------
1074                                when s_pc_dlc =&gt;
1075       1/1                          if (ctrl_ctr_zero = '1') then
1076       1/1                              if (no_data_field = '1') then
1077       1/1                                  if (go_to_stuff_count = '1') then
1078       1/1                                      next_state &lt;= s_pc_stuff_count;
1079                                            else
1080       1/1                                      next_state &lt;= s_pc_crc;
1081                                            end if;
1082                                        else
1083       1/1                                  next_state &lt;= s_pc_data;
1084                                        end if;
1085                                    end if;
1086                    
1087                                ---------------------------------------------------------------------------------------
1088                                -- Data field
1089                                ---------------------------------------------------------------------------------------
1090                                when s_pc_data =&gt;
1091       1/1                          if (ctrl_ctr_zero = '1') then
1092       1/1                              if (go_to_stuff_count = '1') then
1093       1/1                                  next_state &lt;= s_pc_stuff_count;
1094                                        else
1095       1/1                                  next_state &lt;= s_pc_crc;
1096                                        end if;
1097                                    end if;
1098                    
1099                                ---------------------------------------------------------------------------------------
1100                                -- Stuff count + Stuff parity field
1101                                ---------------------------------------------------------------------------------------
1102                                when s_pc_stuff_count =&gt;
1103       1/1                          if (ctrl_ctr_zero = '1') then
1104       1/1                              next_state &lt;= s_pc_crc;
1105                                    end if;
1106                    
1107                                ---------------------------------------------------------------------------------------
1108                                -- CRC field
1109                                ---------------------------------------------------------------------------------------
1110                                when s_pc_crc =&gt;
1111       1/1                          if (ctrl_ctr_zero = '1') then
1112       1/1                              next_state &lt;= s_pc_crc_delim;
1113                                    end if;
1114                    
1115                                ---------------------------------------------------------------------------------------
1116                                -- CRC Delimiter
1117                                ---------------------------------------------------------------------------------------
1118                                when s_pc_crc_delim =&gt;
1119       1/1                          if (is_fd_frame = '1') then
1120       1/1                              next_state &lt;= s_pc_ack_fd_1;
1121                                    else
1122       1/1                              next_state &lt;= s_pc_ack;
1123                                    end if;
1124                    
1125                                ---------------------------------------------------------------------------------------
1126                                -- ACK Slot of CAN 2.0 frame
1127                                ---------------------------------------------------------------------------------------
1128                                when s_pc_ack =&gt;
1129       1/1                          next_state &lt;= s_pc_ack_delim;
1130                    
1131                                ---------------------------------------------------------------------------------------
1132                                -- First bit of CAN FD Frame ACK
1133                                ---------------------------------------------------------------------------------------
1134                                when s_pc_ack_fd_1 =&gt;
1135       1/1                          next_state &lt;= s_pc_ack_fd_2;
1136                    
1137                                ---------------------------------------------------------------------------------------
1138                                -- Second bit of CAN FD Frame ACK
1139                                ---------------------------------------------------------------------------------------
1140                                when s_pc_ack_fd_2 =&gt;
1141       1/1                          next_state &lt;= s_pc_ack_delim;
1142                    
1143                                ---------------------------------------------------------------------------------------
1144                                -- ACK Delimiter
1145                                ---------------------------------------------------------------------------------------
1146                                when s_pc_ack_delim =&gt;
1147       1/1                          next_state &lt;= s_pc_eof;
1148                    
1149                                ---------------------------------------------------------------------------------------
1150                                -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as
1151                                -- Overload flag.
1152                                ---------------------------------------------------------------------------------------
1153                                when s_pc_eof =&gt;
1154       1/1                          if (ctrl_ctr_zero = '1') then
1155       1/1                              if (rx_data_nbs = RECESSIVE) then
1156       1/1                                  next_state &lt;= s_pc_intermission;
1157                                        elsif (is_receiver = '1') then
1158       1/1                                  if (mr_mode_rom = ROM_DISABLED) then
1159       1/1                                      next_state &lt;= s_pc_ovr_flag;
1160                                            else
1161       1/1                                      next_state &lt;= s_pc_integrating;
1162                                            end if;
1163                                        end if;
1164                                    end if;
1165                    
1166                                ---------------------------------------------------------------------------------------
1167                                -- Intermission field
1168                                ---------------------------------------------------------------------------------------
1169                                when s_pc_intermission =&gt;
1170       1/1                          if (is_bus_off = '1') then
1171       1/1                              next_state &lt;= s_pc_reintegrating_wait;
1172                    
1173                                    -- Last bit of intermission!
1174                                    elsif (ctrl_ctr_zero = '1') then
1175       1/1                              if (rx_data_nbs = DOMINANT) then
1176       1/1                                  next_state &lt;= s_pc_base_id;
1177                                        elsif (go_to_suspend = '1') then
1178       1/1                                  next_state &lt;= s_pc_suspend;
1179                                        elsif (tx_frame_ready = '1') then
1180       1/1                                  next_state &lt;= s_pc_sof;
1181                                        else
1182       1/1                                  next_state &lt;= s_pc_idle;
1183                                        end if;
1184                    
1185                                    -- First or second bit of intermission!
1186                                    elsif (rx_data_nbs = DOMINANT) then
1187       1/1                              if (mr_mode_rom = ROM_DISABLED) then
1188       1/1                                  next_state &lt;= s_pc_ovr_flag;
1189                                        else
1190       1/1                                  next_state &lt;= s_pc_integrating;
1191                                        end if;
1192                                    end if;
1193                    
1194                                ---------------------------------------------------------------------------------------
1195                                -- Suspend transmission
1196                                ---------------------------------------------------------------------------------------
1197                                when s_pc_suspend =&gt;
1198       1/1                          if (rx_data_nbs = DOMINANT) then
1199       1/1                              next_state &lt;= s_pc_base_id;
1200                                    elsif (ctrl_ctr_zero = '1') then
1201                                        -- Start transmission after suspend if we have what to
1202                                        -- transmitt!
1203       1/1                              if (tx_frame_ready = '1') then
1204       1/1                                  next_state &lt;= s_pc_sof;
1205                                        else
1206       1/1                                  next_state &lt;= s_pc_idle;
1207                                        end if;
1208                                    end if;
1209                    
1210                                ---------------------------------------------------------------------------------------
1211                                -- Unit is in Bus idle period.
1212                                ---------------------------------------------------------------------------------------
1213                                when s_pc_idle =&gt;
1214       1/1                         if (is_bus_off = '1') then
1215       1/1                             next_state &lt;= s_pc_reintegrating_wait;
1216                                   elsif (rx_data_nbs = DOMINANT) then
1217       1/1                             next_state &lt;= s_pc_base_id;
1218                                   elsif (tx_frame_ready = '1') then
1219       1/1                             next_state &lt;= s_pc_sof;
1220                                   end if;
1221                    
1222                                ---------------------------------------------------------------------------------------
1223                                -- Wait till command from User to start re-integration!
1224                                ---------------------------------------------------------------------------------------
1225                                when s_pc_reintegrating_wait =&gt;
1226       1/1                          if (mr_command_ercrst_q = '1') then
1227       1/1                              next_state &lt;= s_pc_reintegrating;
1228                                    end if;
1229                    
1230                                ---------------------------------------------------------------------------------------
1231                                -- Unit is re-integrating, waiting till re-integration counter expires!
1232                                ---------------------------------------------------------------------------------------
1233                                when s_pc_reintegrating =&gt;
1234       1/1                          if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1') then
1235       1/1                              next_state &lt;= s_pc_idle;
1236                                    end if;
1237                    
1238                                ---------------------------------------------------------------------------------------
1239                                -- Active error flag.
1240                                ---------------------------------------------------------------------------------------
1241                                when s_pc_act_err_flag =&gt;
1242       1/1                          if (ctrl_ctr_zero = '1') then
1243       1/1                              next_state &lt;= s_pc_err_delim_wait;
1244                                    end if;
1245                    
1246                                ---------------------------------------------------------------------------------------
1247                                -- Passive error flag.
1248                                ---------------------------------------------------------------------------------------
1249                                when s_pc_pas_err_flag =&gt;
1250       1/1                          if (ctrl_ctr_zero = '1') then
1251       1/1                              next_state &lt;= s_pc_err_delim_wait;
1252                                    end if;
1253                    
1254                                ---------------------------------------------------------------------------------------
1255                                -- Wait till Error delimiter (detection of recessive bit)
1256                                ---------------------------------------------------------------------------------------
1257                                when s_pc_err_delim_wait =&gt;
1258       1/1                          if (rx_data_nbs = RECESSIVE) then
1259       1/1                              next_state &lt;= s_pc_err_delim;
1260                                    elsif (ctrl_ctr_zero = '1') then
1261       1/1                              next_state &lt;= s_pc_err_flag_too_long;
1262                                    end if;
1263                    
1264                                ---------------------------------------------------------------------------------------
1265                                -- 13 dominant bits (6 Error flag + 7 Error delimiter) has been detected.
1266                                ---------------------------------------------------------------------------------------
1267                                when s_pc_err_flag_too_long =&gt;
1268       1/1                          if (rx_data_nbs = RECESSIVE) then
1269       1/1                              next_state &lt;= s_pc_err_delim;
1270                                    end if;
1271                    
1272                                ---------------------------------------------------------------------------------------
1273                                -- 13 dominant bits (6 Overload flag + 7 Overload delimiter) has been detected.
1274                                ---------------------------------------------------------------------------------------
1275                                when s_pc_ovr_flag_too_long =&gt;
1276       1/1                          if (rx_data_nbs = RECESSIVE) then
1277       1/1                              next_state &lt;= s_pc_ovr_delim;
1278                                    end if;
1279                    
1280                                ---------------------------------------------------------------------------------------
1281                                -- Error delimiter
1282                                ---------------------------------------------------------------------------------------
1283                                when s_pc_err_delim =&gt;
1284       1/1                          if (ctrl_ctr_zero = '1') then
1285       1/1                              if (rx_data_nbs = DOMINANT) then
1286       1/1                                  next_state &lt;= s_pc_ovr_flag;
1287                                        else
1288       1/1                                  next_state &lt;= s_pc_intermission;
1289                                        end if;
1290                                    end if;
1291                    
1292                                ---------------------------------------------------------------------------------------
1293                                -- Overload flag
1294                                ---------------------------------------------------------------------------------------
1295                                when s_pc_ovr_flag =&gt;
1296       1/1                          if (ctrl_ctr_zero = '1') then
1297       1/1                              next_state &lt;= s_pc_ovr_delim_wait;
1298                                    end if;
1299                    
1300                                ---------------------------------------------------------------------------------------
1301                                -- Wait till overload delimiter.
1302                                ---------------------------------------------------------------------------------------
1303                                when s_pc_ovr_delim_wait =&gt;
1304       1/1                          if (rx_data_nbs = RECESSIVE) then
1305       1/1                              next_state &lt;= s_pc_ovr_delim;
1306                                    elsif (ctrl_ctr_zero = '1') then
1307       1/1                              next_state &lt;= s_pc_ovr_flag_too_long;
1308                                    end if;
1309                    
1310                                ---------------------------------------------------------------------------------------
1311                                -- Overload delimiter
1312                                ---------------------------------------------------------------------------------------
1313                                when s_pc_ovr_delim  =&gt;
1314       1/1                          if (ctrl_ctr_zero = '1') then
1315       1/1                              if (rx_data_nbs = DOMINANT) then
1316       1/1                                  next_state &lt;= s_pc_ovr_flag;
1317                                        else
1318       1/1                                  next_state &lt;= s_pc_intermission;
1319                                        end if;
1320                                    end if;
1321                                end case;
1322                            end if;
1323                        end process;
1324                    
1325                        -----------------------------------------------------------------------------------------------
1326                        -- Current state process
1327                        -----------------------------------------------------------------------------------------------
1328                        curr_state_proc : process(
1329                            curr_state, err_frm_req, sp_control_q_i, tx_failed, mr_settings_ena, rx_data_nbs,
1330                            ctrl_ctr_zero, arbitration_lost_condition, tx_data_wbs, is_transmitter, tran_ident_type,
1331                            tran_frame_type_i, tran_is_rtr, ide_is_arbitration, mr_mode_fde, tran_brs, rx_trigger,
1332                            is_err_active, no_data_field, ctrl_counted_byte, ctrl_counted_byte_index, is_fd_frame,
1333                            is_receiver, crc_match, mr_mode_acf, mr_mode_stm, tx_frame_ready, go_to_suspend, frame_start,
1334                            ctrl_ctr_one, mr_command_ercrst_q, reinteg_ctr_expired, first_err_delim_q, go_to_stuff_count,
1335                            ack_err_flag, crc_length_i, data_length_bits_c, ctrl_ctr_mem_index, is_bus_off,
1336                            block_txtb_unlock, mr_settings_pex, rx_data_nbs_prev, sync_edge, mr_mode_rom)
1337                        begin
1338                    
1339                            -------------------------------------------------------------------------------------------
1340                            -- Default values
1341                            -------------------------------------------------------------------------------------------
1342                    
1343                            -- Control counter
1344       1/1                  ctrl_ctr_pload_i        &lt;= '0';
1345       1/1                  ctrl_ctr_pload_val      &lt;= (others =&gt; '0');
1346       1/1                  ctrl_ctr_pload_unaliged &lt;= '0';
1347       1/1                  ctrl_ctr_ena            &lt;= '0';
1348       1/1                  compl_ctr_ena_i         &lt;= '0';
1349       1/1                  arbitration_part        &lt;= ALC_RSVD;
1350                    
1351                            -- RX Buffer storing protocol
1352       1/1                  store_metadata_d        &lt;= '0';
1353       1/1                  store_data_d            &lt;= '0';
1354       1/1                  rec_abort_d             &lt;= '0';
1355       1/1                  rec_valid_d             &lt;= '0';
1356                    
1357       1/1                  sof_pulse_i             &lt;= '0';
1358                    
1359                            -- TXT Buffer HW Commands
1360       1/1                  txtb_hw_cmd_d.lock      &lt;= '0';
1361       1/1                  txtb_hw_cmd_d.unlock    &lt;= '0';
1362       1/1                  txtb_hw_cmd_d.valid     &lt;= '0';
1363       1/1                  txtb_hw_cmd_d.err       &lt;= '0';
1364       1/1                  txtb_hw_cmd_d.arbl      &lt;= '0';
1365       1/1                  txtb_hw_cmd_d.failed    &lt;= '0';
1366                    
1367                            -- RX Shift register interface
1368       1/1                  rx_store_base_id_i      &lt;= '0';
1369       1/1                  rx_store_ext_id_i       &lt;= '0';
1370       1/1                  rx_store_ide_i          &lt;= '0';
1371       1/1                  rx_store_rtr_i          &lt;= '0';
1372       1/1                  rx_store_edl_i          &lt;= '0';
1373       1/1                  rx_store_dlc_i          &lt;= '0';
1374       1/1                  rx_store_esi_i          &lt;= '0';
1375       1/1                  rx_store_brs_i          &lt;= '0';
1376       1/1                  rx_store_stuff_count_i  &lt;= '0';
1377                    
1378       1/1                  rx_shift_ena            &lt;= &quot;0000&quot;;
1379       1/1                  rx_shift_in_sel         &lt;= '0';
1380       1/1                  rx_clear_i              &lt;= '0';
1381                    
1382                            -- TX Shift register interface
1383       1/1                  tx_load_base_id_i       &lt;= '0';
1384       1/1                  tx_load_ext_id_i        &lt;= '0';
1385       1/1                  tx_load_dlc_i           &lt;= '0';
1386       1/1                  tx_load_data_word_i     &lt;= '0';
1387       1/1                  tx_load_stuff_count_i   &lt;= '0';
1388       1/1                  tx_load_crc_i           &lt;= '0';
1389                    
1390       1/1                  tx_shift_ena_i          &lt;= '0';
1391       1/1                  tx_dominant             &lt;= '0';
1392                    
1393       1/1                  reinteg_ctr_clr         &lt;= '0';
1394       1/1                  reinteg_ctr_enable      &lt;= '0';
1395       1/1                  is_arbitration_i        &lt;= '0';
1396       1/1                  tx_dominant             &lt;= '0';
1397       1/1                  crc_check               &lt;= '0';
1398                    
1399                            -- Error signalling
1400       1/1                  form_err_i              &lt;= '0';
1401       1/1                  ack_err_i               &lt;= '0';
1402       1/1                  crc_err_i               &lt;= '0';
1403       1/1                  bit_err_arb_i           &lt;= '0';
1404       1/1                  bit_err_disable         &lt;= '0';
1405       1/1                  bit_err_disable_receiver&lt;= '0';
1406       1/1                  crc_clear_match_flag    &lt;= '0';
1407       1/1                  err_pos                 &lt;= ERC_POS_OTHER;
1408                    
1409       1/1                  arbitration_lost_i      &lt;= '0';
1410       1/1                  set_transmitter_i       &lt;= '0';
1411       1/1                  set_receiver_i          &lt;= '0';
1412       1/1                  set_idle_i              &lt;= '0';
1413                    
1414       1/1                  sp_control_switch_data      &lt;= '0';
1415       1/1                  sp_control_switch_nominal   &lt;= '0';
1416                    
1417                            -- Transceiver delay measurement
1418       1/1                  ssp_reset_i             &lt;= '0';
1419       1/1                  tran_delay_meas         &lt;= '0';
1420                    
1421                            -- Secondary sampling point control
1422       1/1                  btmc_reset              &lt;= '0';
1423       1/1                  dbt_measure_start       &lt;= '0';
1424       1/1                  gen_first_ssp           &lt;= '0';
1425                    
1426                            -- Fault confinement
1427       1/1                  primary_err_i           &lt;= '0';
1428       1/1                  err_delim_late_i        &lt;= '0';
1429       1/1                  first_err_delim_d       &lt;= '0';
1430       1/1                  set_err_active_i        &lt;= '0';
1431                    
1432       1/1                  br_shifted_i            &lt;= '0';
1433                    
1434                            -- Bit Stuffing/Destuffing control
1435       1/1                  stuff_length            &lt;= std_logic_vector(to_unsigned(5, 3));
1436       1/1                  fixed_stuff             &lt;= '0';
1437       1/1                  stuff_enable_set        &lt;= '0';
1438       1/1                  stuff_enable_clear      &lt;= '0';
1439       1/1                  destuff_enable_set      &lt;= '0';
1440       1/1                  destuff_enable_clear    &lt;= '0';
1441       1/1                  tx_frame_no_sof_d       &lt;= '0';
1442                    
1443                            -- Synchronisation control
1444       1/1                  perform_hsync           &lt;= '0';
1445                    
1446                            -- TXT Buffer pointer
1447       1/1                  txtb_ptr_d              &lt;= 0;
1448                    
1449                            -- CRC control
1450       1/1                  crc_enable              &lt;= '0';
1451       1/1                  crc_spec_enable_i       &lt;= '0';
1452       1/1                  load_init_vect_i        &lt;= '0';
1453                    
1454                            -- Bit time counters enabling
1455       1/1                  nbt_ctrs_en             &lt;= '1';
1456       1/1                  dbt_ctrs_en             &lt;= '0';
1457                    
1458                            -- Clear block register for retransmitt counter add signal.
1459       1/1                  retr_ctr_add_block_clr  &lt;= '0';
1460       1/1                  tick_state_reg          &lt;= '0';
1461                    
1462                            -- Status signals for debug
1463       1/1                  pc_dbg.is_control       &lt;= '0';
1464       1/1                  pc_dbg.is_data          &lt;= '0';
1465       1/1                  pc_dbg.is_stuff_count   &lt;= '0';
1466       1/1                  pc_dbg.is_crc           &lt;= '0';
1467       1/1                  pc_dbg.is_crc_delim     &lt;= '0';
1468       1/1                  pc_dbg.is_ack           &lt;= '0';
1469       1/1                  pc_dbg.is_ack_delim     &lt;= '0';
1470       1/1                  pc_dbg.is_eof           &lt;= '0';
1471       1/1                  pc_dbg.is_suspend       &lt;= '0';
1472       1/1                  pc_dbg.is_err           &lt;= '0';
1473       1/1                  pc_dbg.is_overload      &lt;= '0';
1474       1/1                  pc_dbg.is_intermission  &lt;= '0';
1475       1/1                  pc_dbg.is_sof           &lt;= '0';
1476                    
1477       1/1                  clr_bus_off_rst_flg     &lt;= '0';
1478       1/1                  decrement_rec_i         &lt;= '0';
1479       1/1                  ack_err_flag_clr        &lt;= '0';
1480       1/1                  bit_err_after_ack_err   &lt;= '0';
1481                    
1482       1/1                  pexs_set                &lt;= '0';
1483                    
1484       1/1                  if (err_frm_req = '1') then
1485       1/1                      tick_state_reg &lt;= '1';
1486       1/1                      ctrl_ctr_pload_i   &lt;= '1';
1487       1/1                      if (mr_mode_rom = ROM_DISABLED) then
1488       1/1                          ctrl_ctr_pload_val &lt;= C_ERR_FLG_DURATION;
1489                                else
1490       1/1                          ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1491       1/1                          set_idle_i &lt;= '1';
1492                                end if;
1493       1/1                      rec_abort_d &lt;= '1';
1494                    
1495       1/1                      crc_clear_match_flag &lt;= '1';
1496       1/1                      destuff_enable_clear &lt;= '1';
1497       1/1                      stuff_enable_clear &lt;= '1';
1498                    
1499       1/1                      if (sp_control_q_i = DATA_SAMPLE or
1500                                    sp_control_q_i = SECONDARY_SAMPLE)
1501                                then
1502       1/1                          sp_control_switch_nominal &lt;= '1';
1503       1/1                          br_shifted_i &lt;= '1';
1504                                end if;
1505                    
1506       1/1                      if (is_transmitter = '1' and block_txtb_unlock = '0') then
1507       1/1                          txtb_hw_cmd_d.unlock &lt;= '1';
1508       1/1                          if (tx_failed = '1') then
1509       1/1                              txtb_hw_cmd_d.failed  &lt;= '1';
1510                                    else
1511       1/1                              txtb_hw_cmd_d.err     &lt;= '1';
1512                                    end if;
1513                                end if;
1514                    
1515                                -- Keep both counters enabled to make sure that Error frame starts at proper time when
1516                                -- error occurred in Data Bit-rate.
1517       1/1                      dbt_ctrs_en &lt;= '1';
1518                    
1519                            else
1520       1/1                      case curr_state is
1521                    
1522                                ---------------------------------------------------------------------------------------
1523                                -- Unit is Off
1524                                ---------------------------------------------------------------------------------------
1525                                when s_pc_off =&gt;
1526       1/1                          if (mr_settings_ena = CTU_CAN_ENABLED) then
1527       1/1                              nbt_ctrs_en &lt;= '1';
1528       1/1                              tick_state_reg &lt;= '1';
1529       1/1                              ctrl_ctr_pload_i &lt;= '1';
1530       1/1                              bit_err_disable &lt;= '1';
1531                    
1532                                        -- If we receive recessive, then set reintegration counter only to 10 (already
1533                                        -- one bit was measured)! During this state, whole TSEG1 already elapsed!
1534       1/1                              if (rx_data_nbs = DOMINANT) then
1535       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1536                                        else
1537       1/1                                  ctrl_ctr_pload_val &lt;= C_FIRST_INTEGRATION_DURATION;
1538                                        end if;
1539                                    end if;
1540                    
1541                                ---------------------------------------------------------------------------------------
1542                                -- Unit is integrating (first integration after enabling)
1543                                ---------------------------------------------------------------------------------------
1544                                when s_pc_integrating =&gt;
1545       1/1                          bit_err_disable &lt;= '1';
1546       1/1                          ctrl_ctr_ena &lt;= '1';
1547       1/1                          perform_hsync &lt;= '1';
1548                    
1549                                    -- Restart integration upon reception of DOMINANT bit or upon synchronization edge
1550                                    -- detected!
1551       1/1                          if (rx_data_nbs = DOMINANT or sync_edge = '1') then
1552       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1553                                    end if;
1554                    
1555                                    -- When preloaded due to synchronisation edge, this is outside of sample point!
1556       1/1                          if (rx_data_nbs = DOMINANT) then
1557       1/1                              ctrl_ctr_pload_i &lt;= '1';
1558                                    end if;
1559                    
1560       1/1                          if (sync_edge = '1' and
1561                                       -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
1562                                       -- CAN FD enabled!
1563                                       (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
1564                                    then
1565       1/1                              ctrl_ctr_pload_unaliged &lt;= '1';
1566                                    end if;
1567                    
1568       1/1                          if (ctrl_ctr_zero = '1') then
1569       1/1                              tick_state_reg &lt;= '1';
1570       1/1                              set_idle_i &lt;= '1';
1571                    
1572                                        -- Device can be integrating right after start or after protocol exception.
1573                                        -- Only after start, it is bus off, then it shall be set to error active and
1574                                        -- error counters shall be cleared. Otherwise, error counters shall retain
1575                                        -- their value!
1576       1/1                              if (is_bus_off = '1') then
1577       1/1                                  set_err_active_i &lt;= '1';
1578                                        end if;
1579       1/1                              load_init_vect_i &lt;= '1';
1580                                    end if;
1581                    
1582                                ---------------------------------------------------------------------------------------
1583                                -- Start of frame
1584                                ---------------------------------------------------------------------------------------
1585                                when s_pc_sof =&gt;
1586       1/1                          tick_state_reg &lt;= '1';
1587       1/1                          bit_err_disable &lt;= '1';
1588       1/1                          ctrl_ctr_pload_i &lt;= '1';
1589       1/1                          ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
1590       1/1                          tx_load_base_id_i &lt;= '1';
1591       1/1                          sof_pulse_i &lt;= '1';
1592       1/1                          tx_dominant &lt;= '1';
1593       1/1                          err_pos &lt;= ERC_POS_SOF;
1594       1/1                          crc_enable &lt;= '1';
1595       1/1                          pc_dbg.is_sof &lt;= '1';
1596                    
1597                                    -- If we have transmission pending, FSM goes to SOF in sample point of third bit of
1598                                    -- intermission or in idle. But till the end of bit, it is still Intermission/Idle
1599                                    -- from bus perspective, so we must allow hard-synchronization! Then, even during
1600                                    -- TSEG1 of SOF bit, we can keep hard-sync enabled, because it should be disabled
1601                                    -- due to no_pos_resync. since DUT sends dominant bit, and sync edge during TSEG1
1602                                    -- means positive phase error! Therefore any sync_edge will be ignored by prescaler!
1603       1/1                          perform_hsync &lt;= '1';
1604                    
1605       1/1                          if (rx_data_nbs = RECESSIVE) then
1606       1/1                              form_err_i &lt;= '1';
1607                                    end if;
1608                    
1609                                ---------------------------------------------------------------------------------------
1610                                -- Base identifier
1611                                ---------------------------------------------------------------------------------------
1612                                when s_pc_base_id =&gt;
1613       1/1                          bit_err_disable &lt;= '1';
1614       1/1                          ctrl_ctr_ena &lt;= '1';
1615       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1616       1/1                          is_arbitration_i &lt;= '1';
1617       1/1                          tx_shift_ena_i &lt;= '1';
1618       1/1                          err_pos &lt;= ERC_POS_ARB;
1619       1/1                          crc_enable &lt;= '1';
1620       1/1                          arbitration_part &lt;= ALC_BASE_ID;
1621                    
1622       1/1                          if (arbitration_lost_condition = '1') then
1623       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1624       1/1                              arbitration_lost_i &lt;= '1';
1625       1/1                              stuff_enable_clear &lt;= '1';
1626       1/1                              if (tx_failed = '1') then
1627       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1628                                        else
1629       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1630                                        end if;
1631                                    end if;
1632                    
1633       1/1                          if (ctrl_ctr_zero = '1') then
1634       1/1                              tick_state_reg &lt;= '1';
1635       1/1                              rx_store_base_id_i &lt;= '1';
1636                                    end if;
1637                    
1638       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1639       1/1                              bit_err_arb_i &lt;= '1';
1640                                    end if;
1641                    
1642                                ---------------------------------------------------------------------------------------
1643                                -- RTR/SRR/R1 bit. First bit after Base identifier.
1644                                ---------------------------------------------------------------------------------------
1645                                when s_pc_rtr_srr_r1 =&gt;
1646       1/1                          tick_state_reg &lt;= '1';
1647       1/1                          is_arbitration_i &lt;= '1';
1648       1/1                          bit_err_disable &lt;= '1';
1649       1/1                          crc_enable &lt;= '1';
1650       1/1                          rx_store_rtr_i &lt;= '1';
1651       1/1                          err_pos &lt;= ERC_POS_ARB;
1652       1/1                          arbitration_part &lt;= ALC_SRR_RTR;
1653                    
1654       1/1                          if (arbitration_lost_condition = '1') then
1655       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1656       1/1                              arbitration_lost_i &lt;= '1';
1657       1/1                              stuff_enable_clear &lt;= '1';
1658       1/1                              if (tx_failed = '1') then
1659       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1660                                        else
1661       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1662                                        end if;
1663                                    end if;
1664                    
1665       1/1                          if (is_transmitter = '1' and tran_ident_type = BASE) then
1666       1/1                              if (tran_frame_type_i = FD_CAN or tran_is_rtr = NO_RTR_FRAME) then
1667       1/1                                  tx_dominant &lt;= '1';
1668                                        end if;
1669                                    end if;
1670                    
1671       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1672       1/1                              bit_err_arb_i &lt;= '1';
1673                                    end if;
1674                    
1675                                ---------------------------------------------------------------------------------------
1676                                -- IDE bit
1677                                ---------------------------------------------------------------------------------------
1678                                when s_pc_ide =&gt;
1679       1/1                          tick_state_reg &lt;= '1';
1680       1/1                          rx_store_ide_i &lt;= '1';
1681       1/1                          crc_enable &lt;= '1';
1682       1/1                          arbitration_part &lt;= ALC_IDE;
1683                    
1684       1/1                          if (rx_data_nbs = RECESSIVE) then
1685       1/1                              ctrl_ctr_pload_i &lt;= '1';
1686       1/1                              ctrl_ctr_pload_val &lt;= C_EXT_ID_DURATION;
1687       1/1                              tx_load_ext_id_i &lt;= '1';
1688                                    end if;
1689                    
1690       1/1                          if (ide_is_arbitration = '1' and arbitration_lost_condition = '1') then
1691       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1692       1/1                              arbitration_lost_i &lt;= '1';
1693       1/1                              stuff_enable_clear &lt;= '1';
1694       1/1                              if (tx_failed = '1') then
1695       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1696                                        else
1697       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1698                                        end if;
1699                                    end if;
1700                    
1701       1/1                          if (ide_is_arbitration = '1') then
1702       1/1                              is_arbitration_i &lt;= '1';
1703       1/1                              bit_err_disable &lt;= '1';
1704                                    else
1705       1/1                              pc_dbg.is_control &lt;= '1';
1706                                    end if;
1707                    
1708       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1709       1/1                              bit_err_arb_i &lt;= '1';
1710                                    end if;
1711                    
1712       1/1                          if (is_transmitter = '1' and tran_ident_type = BASE) then
1713       1/1                              tx_dominant &lt;= '1';
1714                                    end if;
1715                    
1716       1/1                          if (ide_is_arbitration = '1') then
1717       1/1                              err_pos &lt;= ERC_POS_ARB;
1718                                    else
1719       1/1                              err_pos &lt;= ERC_POS_CTRL;
1720                                    end if;
1721                    
1722                                ---------------------------------------------------------------------------------------
1723                                -- Extended identifier
1724                                ---------------------------------------------------------------------------------------
1725                                when s_pc_ext_id =&gt;
1726       1/1                          ctrl_ctr_ena &lt;= '1';
1727       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1728       1/1                          is_arbitration_i &lt;= '1';
1729       1/1                          tx_shift_ena_i  &lt;= '1';
1730       1/1                          err_pos &lt;= ERC_POS_ARB;
1731       1/1                          bit_err_disable &lt;= '1';
1732       1/1                          crc_enable &lt;= '1';
1733       1/1                          arbitration_part &lt;= ALC_EXTENSION;
1734                    
1735       1/1                          if (arbitration_lost_condition = '1') then
1736       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1737       1/1                              arbitration_lost_i &lt;= '1';
1738       1/1                              stuff_enable_clear &lt;= '1';
1739       1/1                              if (tx_failed = '1') then
1740       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1741                                        else
1742       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1743                                        end if;
1744                                    end if;
1745                    
1746       1/1                          if (ctrl_ctr_zero = '1') then
1747       1/1                              tick_state_reg &lt;= '1';
1748       1/1                              rx_store_ext_id_i         &lt;= '1';
1749                                    end if;
1750                    
1751       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1752       1/1                              bit_err_arb_i &lt;= '1';
1753                                    end if;
1754                    
1755                                ---------------------------------------------------------------------------------------
1756                                -- RTR/R1 bit after the Extended identifier
1757                                ---------------------------------------------------------------------------------------
1758                                when s_pc_rtr_r1 =&gt;
1759       1/1                          tick_state_reg &lt;= '1';
1760       1/1                          is_arbitration_i &lt;= '1';
1761       1/1                          bit_err_disable &lt;= '1';
1762       1/1                          crc_enable &lt;= '1';
1763       1/1                          rx_store_rtr_i &lt;= '1';
1764       1/1                          err_pos &lt;= ERC_POS_ARB;
1765       1/1                          arbitration_part &lt;= ALC_RTR;
1766                    
1767       1/1                          if (arbitration_lost_condition = '1') then
1768       1/1                              txtb_hw_cmd_d.unlock &lt;= '1';
1769       1/1                              arbitration_lost_i &lt;= '1';
1770       1/1                              stuff_enable_clear &lt;= '1';
1771       1/1                              if (tx_failed = '1') then
1772       1/1                                  txtb_hw_cmd_d.failed  &lt;= '1';
1773                                        else
1774       1/1                                  txtb_hw_cmd_d.arbl    &lt;= '1';
1775                                        end if;
1776                                    end if;
1777                    
1778       1/1                          if (is_transmitter = '1') then
1779       1/1                              if (tran_frame_type_i = FD_CAN) then
1780       1/1                                  tx_dominant &lt;= '1';
1781                                        elsif (tran_is_rtr = NO_RTR_FRAME) then
1782       1/1                                  tx_dominant &lt;= '1';
1783                                        end if;
1784                                    end if;
1785                    
1786       1/1                          if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
1787       1/1                              bit_err_arb_i &lt;= '1';
1788                                    end if;
1789                    
1790                                ---------------------------------------------------------------------------------------
1791                                -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1792                                ---------------------------------------------------------------------------------------
1793                                when s_pc_edl_r1 =&gt;
1794       1/1                          tick_state_reg &lt;= '1';
1795       1/1                          rx_store_edl_i &lt;= '1';
1796       1/1                          err_pos &lt;= ERC_POS_CTRL;
1797       1/1                          crc_enable &lt;= '1';
1798       1/1                          pc_dbg.is_control &lt;= '1';
1799       1/1                          bit_err_disable_receiver &lt;= '1';
1800                    
1801       1/1                          if (is_transmitter = '1') then
1802       1/1                              if (tran_frame_type_i = NORMAL_CAN) then
1803       1/1                                  tx_dominant &lt;= '1';
1804                                        else
1805       1/1                                  ssp_reset_i &lt;= '1';
1806                                        end if;
1807                                    end if;
1808                    
1809                                    -- Sample recessive but CAN FD is disabled -&gt; Form error or protocol exception!
1810       1/1                          if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE)
1811                                    then
1812       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1813       1/1                                  form_err_i &lt;= '1';
1814                    
1815                                        -- Detect protocol exception. Disable bit stuffing.
1816                                        else
1817       1/1                                  destuff_enable_clear &lt;= '1';
1818       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1819       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1820       1/1                                  pexs_set &lt;= '1';
1821                                        end if;
1822                                    end if;
1823                    
1824                                ---------------------------------------------------------------------------------------
1825                                -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1826                                ---------------------------------------------------------------------------------------
1827                                when s_pc_r0_ext =&gt;
1828       1/1                          tick_state_reg &lt;= '1';
1829       1/1                          ctrl_ctr_pload_i &lt;= '1';
1830       1/1                          ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1831       1/1                          tx_load_dlc_i &lt;= '1';
1832       1/1                          err_pos &lt;= ERC_POS_CTRL;
1833       1/1                          tran_delay_meas &lt;= '1';
1834       1/1                          crc_enable &lt;= '1';
1835       1/1                          pc_dbg.is_control &lt;= '1';
1836       1/1                          bit_err_disable_receiver &lt;= '1';
1837                    
1838       1/1                          if (is_transmitter = '1') then
1839       1/1                              tx_dominant &lt;= '1';
1840                                    end if;
1841                    
1842                                ---------------------------------------------------------------------------------------
1843                                -- r0 bit in CAN FD Frames (both Base and Extended identifier)
1844                                ---------------------------------------------------------------------------------------
1845                                when s_pc_r0_fd =&gt;
1846       1/1                          tick_state_reg &lt;= '1';
1847       1/1                          tran_delay_meas &lt;= '1';
1848       1/1                          err_pos &lt;= ERC_POS_CTRL;
1849       1/1                          perform_hsync &lt;= '1';
1850       1/1                          crc_enable &lt;= '1';
1851       1/1                          pc_dbg.is_control &lt;= '1';
1852       1/1                          bit_err_disable_receiver &lt;= '1';
1853                    
1854       1/1                          if (is_transmitter = '1') then
1855       1/1                              tx_dominant &lt;= '1';
1856                                    end if;
1857                    
1858                                    -- Here recessive would mean further extending beyond CAN FD protocol (CAN XL in
1859                                    -- future). Now we don't have protocol exception, so we throw error here!
1860       1/1                          if (rx_data_nbs = RECESSIVE) then
1861       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1862       1/1                                  form_err_i &lt;= '1';
1863                    
1864                                        -- Detect protocol exception. Disable bit stuffing.
1865                                        else
1866       1/1                                  destuff_enable_clear &lt;= '1';
1867       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1868       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1869       1/1                                  pexs_set &lt;= '1';
1870                                        end if;
1871                                    end if;
1872                    
1873                                ---------------------------------------------------------------------------------------
1874                                -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1875                                ---------------------------------------------------------------------------------------
1876                                when s_pc_edl_r0 =&gt;
1877       1/1                          tick_state_reg &lt;= '1';
1878       1/1                          rx_store_edl_i &lt;= '1';
1879       1/1                          err_pos &lt;= ERC_POS_CTRL;
1880       1/1                          crc_enable &lt;= '1';
1881       1/1                          pc_dbg.is_control &lt;= '1';
1882       1/1                          bit_err_disable_receiver &lt;= '1';
1883                    
1884       1/1                          if (rx_data_nbs = DOMINANT) then
1885       1/1                              ctrl_ctr_pload_i &lt;= '1';
1886       1/1                              ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1887       1/1                              tx_load_dlc_i &lt;= '1';
1888                                    end if;
1889                    
1890       1/1                          if (is_transmitter = '1' and tran_frame_type_i = NORMAL_CAN) then
1891       1/1                              tx_dominant &lt;= '1';
1892                                    else
1893       1/1                              ssp_reset_i &lt;= '1';
1894                                    end if;
1895                    
1896                                    -- Sample recessive but CAN FD is disabled -&gt; Form error or
1897                                    -- protocol exception!
1898       1/1                          if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE) then
1899       1/1                              if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
1900       1/1                                  form_err_i &lt;= '1';
1901                    
1902                                        -- Detect protocol exception. Disable bit stuffing.
1903                                        else
1904       1/1                                  destuff_enable_clear &lt;= '1';
1905       1/1                                  ctrl_ctr_pload_i &lt;= '1';
1906       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
1907       1/1                                  pexs_set &lt;= '1';
1908                                        end if;
1909                                    end if;
1910                    
1911                                ---------------------------------------------------------------------------------------
1912                                -- BRS (Bit rate shift) Bit
1913                                ---------------------------------------------------------------------------------------
1914                                when s_pc_brs =&gt;
1915       1/1                          tick_state_reg &lt;= '1';
1916       1/1                          rx_store_brs_i &lt;= '1';
1917       1/1                          err_pos &lt;= ERC_POS_CTRL;
1918       1/1                          crc_enable &lt;= '1';
1919       1/1                          pc_dbg.is_control &lt;= '1';
1920       1/1                          bit_err_disable_receiver &lt;= '1';
1921       1/1                          dbt_ctrs_en &lt;= '1';
1922       1/1                          btmc_reset  &lt;= '1';
1923                    
1924       1/1                          if (is_transmitter = '1' and tran_brs = BR_NO_SHIFT) then
1925       1/1                              tx_dominant &lt;= '1';
1926                                    end if;
1927                    
1928       1/1                          if (rx_data_nbs = RECESSIVE and rx_trigger = '1') then
1929       1/1                              sp_control_switch_data &lt;= '1';
1930       1/1                              br_shifted_i &lt;= '1';
1931                                    end if;
1932                    
1933                                ---------------------------------------------------------------------------------------
1934                                -- ESI (Error State Indicator) Bit
1935                                ---------------------------------------------------------------------------------------
1936                                when s_pc_esi =&gt;
1937       1/1                          tick_state_reg &lt;= '1';
1938       1/1                          ctrl_ctr_pload_i &lt;= '1';
1939       1/1                          ctrl_ctr_pload_val &lt;= C_DLC_DURATION;
1940       1/1                          tx_load_dlc_i &lt;= '1';
1941       1/1                          rx_store_esi_i &lt;= '1';
1942       1/1                          err_pos &lt;= ERC_POS_CTRL;
1943       1/1                          crc_enable &lt;= '1';
1944       1/1                          pc_dbg.is_control &lt;= '1';
1945       1/1                          bit_err_disable_receiver &lt;= '1';
1946       1/1                          dbt_ctrs_en &lt;= '1';
1947                    
1948       1/1                          if (is_transmitter = '1' and is_err_active = '1') then
1949       1/1                              tx_dominant &lt;= '1';
1950                                    end if;
1951                    
1952                                    -- Transmitter transmitts via SSP
1953       1/1                          if (sp_control_q_i = SECONDARY_SAMPLE) then
1954       1/1                              dbt_measure_start &lt;= '1';
1955       1/1                              gen_first_ssp     &lt;= '1';
1956                                    end if;
1957                    
1958                                ---------------------------------------------------------------------------------------
1959                                -- DLC (Data length code)
1960                                ---------------------------------------------------------------------------------------
1961                                when s_pc_dlc =&gt;
1962       1/1                          ctrl_ctr_ena &lt;= '1';
1963       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
1964       1/1                          tx_shift_ena_i  &lt;= '1';
1965       1/1                          err_pos &lt;= ERC_POS_CTRL;
1966       1/1                          crc_enable &lt;= '1';
1967       1/1                          pc_dbg.is_control &lt;= '1';
1968       1/1                          bit_err_disable_receiver &lt;= '1';
1969                    
1970       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
1971       1/1                              dbt_ctrs_en &lt;= '1';
1972                                    end if;
1973                    
1974                                    -- Address first Data Word in TXT Buffer RAM in advance to account for DFF delay
1975                                    -- and RAM delay! Do it only when transmitting to avoid toggling of RAM signals
1976                                    -- during reception (possible power consideration)
1977       1/1                          if (is_transmitter = '1') then
1978       1/1                              txtb_ptr_d &lt;= 4;
1979                                    end if;
1980                    
1981       1/1                          if (ctrl_ctr_zero = '1') then
1982       1/1                              tick_state_reg &lt;= '1';
1983       1/1                              ctrl_ctr_pload_i &lt;= '1';
1984                    
1985       1/1                              if (no_data_field = '1') then
1986       1/1                                  if (go_to_stuff_count = '1') then
1987       1/1                                      ctrl_ctr_pload_val &lt;= C_STUFF_COUNT_DURATION;
1988       1/1                                      tx_load_stuff_count_i &lt;= '1';
1989                                            else
1990       1/1                                      ctrl_ctr_pload_val &lt;= crc_length_i;
1991       1/1                                      tx_load_crc_i &lt;= '1';
1992                                            end if;
1993                                        else
1994       1/1                                  ctrl_ctr_pload_val &lt;= data_length_bits_c;
1995       1/1                                  tx_load_data_word_i &lt;= '1';
1996                                        end if;
1997                    
1998       1/1                              store_metadata_d &lt;= '1';
1999       1/1                              rx_store_dlc_i &lt;= '1';
2000                                    end if;
2001                    
2002                                ---------------------------------------------------------------------------------------
2003                                -- Data field
2004                                ---------------------------------------------------------------------------------------
2005                                when s_pc_data =&gt;
2006       1/1                          ctrl_ctr_ena &lt;= '1';
2007       1/1                          rx_shift_ena(to_integer(unsigned(ctrl_counted_byte_index))) &lt;= '1';
2008       1/1                          rx_shift_in_sel &lt;= '1';
2009       1/1                          tx_shift_ena_i &lt;= '1';
2010       1/1                          err_pos &lt;= ERC_POS_DATA;
2011       1/1                          crc_enable &lt;= '1';
2012       1/1                          pc_dbg.is_data &lt;= '1';
2013       1/1                          compl_ctr_ena_i &lt;= '1';
2014       1/1                          bit_err_disable_receiver &lt;= '1';
2015                    
2016       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2017       1/1                              dbt_ctrs_en &lt;= '1';
2018                                    end if;
2019                    
2020                                    -- Address next word (the one after actually transmitted one), so that when current
2021                                    -- word ends, TXT Buffer RAM already provides data on its output! Counter is divided
2022                                    -- by 32 since each memory word contains 32 bits!
2023       1/1                          if (is_transmitter = '1') then
2024       1/1                              txtb_ptr_d &lt;= to_integer(unsigned(ctrl_ctr_mem_index));
2025                                    end if;
2026                    
2027       1/1                          if (ctrl_ctr_zero = '1') then
2028       1/1                              tick_state_reg &lt;= '1';
2029       1/1                              ctrl_ctr_pload_i &lt;= '1';
2030                    
2031       1/1                              if (go_to_stuff_count = '1') then
2032       1/1                                  ctrl_ctr_pload_val &lt;= C_STUFF_COUNT_DURATION;
2033       1/1                                  tx_load_stuff_count_i &lt;= '1';
2034                                        else
2035       1/1                                  ctrl_ctr_pload_val &lt;= crc_length_i;
2036       1/1                                  tx_load_crc_i &lt;= '1';
2037                                        end if;
2038                    
2039                                        -- Store data word at the end of data field.
2040       1/1                              store_data_d &lt;= '1';
2041                                    end if;
2042                    
2043                                    -- Store data word when multiple of 4 data bytes were counted! Avoid storing at the
2044                                    -- end of Data field, because CRC must be preloaded then!
2045       1/1                          if (ctrl_counted_byte = '1' and
2046                                        ctrl_counted_byte_index = &quot;11&quot; and
2047                                        ctrl_ctr_zero = '0')
2048                                    then
2049       1/1                              store_data_d &lt;= '1';
2050       1/1                              tx_load_data_word_i &lt;= '1';
2051                                    end if;
2052                    
2053                                ---------------------------------------------------------------------------------------
2054                                -- Stuff count + Stuff parity field
2055                                ---------------------------------------------------------------------------------------
2056                                when s_pc_stuff_count =&gt;
2057       1/1                          ctrl_ctr_ena &lt;= '1';
2058       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
2059       1/1                          tx_shift_ena_i &lt;= '1';
2060       1/1                          err_pos &lt;= ERC_POS_CRC;
2061       1/1                          crc_enable &lt;= '1';
2062       1/1                          pc_dbg.is_stuff_count &lt;= '1';
2063       1/1                          bit_err_disable_receiver &lt;= '1';
2064                    
2065       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2066       1/1                              dbt_ctrs_en &lt;= '1';
2067                                    end if;
2068                    
2069       1/1                          if (ctrl_ctr_zero = '1') then
2070       1/1                              tick_state_reg &lt;= '1';
2071       1/1                              ctrl_ctr_pload_val &lt;= crc_length_i;
2072       1/1                              ctrl_ctr_pload_i &lt;= '1';
2073       1/1                              tx_load_crc_i &lt;= '1';
2074       1/1                              rx_store_stuff_count_i &lt;= '1';
2075                                    end if;
2076                    
2077       1/1                          if (is_fd_frame = '1') then
2078       1/1                              stuff_length &lt;= std_logic_vector(to_unsigned(4, 3));
2079       1/1                              fixed_stuff &lt;= '1';
2080                                    end if;
2081                    
2082                                ---------------------------------------------------------------------------------------
2083                                -- CRC field
2084                                ---------------------------------------------------------------------------------------
2085                                when s_pc_crc =&gt;
2086       1/1                          ctrl_ctr_ena &lt;= '1';
2087       1/1                          rx_shift_ena &lt;= &quot;1111&quot;;
2088       1/1                          tx_shift_ena_i &lt;= '1';
2089       1/1                          err_pos &lt;= ERC_POS_CRC;
2090       1/1                          pc_dbg.is_crc &lt;= '1';
2091       1/1                          bit_err_disable_receiver &lt;= '1';
2092                    
2093       1/1                          if (sp_control_q_i /= NOMINAL_SAMPLE) then
2094       1/1                              dbt_ctrs_en &lt;= '1';
2095                                    end if;
2096                    
2097       1/1                          if (is_fd_frame = '1') then
2098       1/1                              stuff_length &lt;= std_logic_vector(to_unsigned(4, 3));
2099       1/1                              fixed_stuff &lt;= '1';
2100                                    end if;
2101                    
2102       1/1                          if (ctrl_ctr_zero = '1') then
2103       1/1                              tick_state_reg &lt;= '1';
2104                                    end if;
2105                    
2106                                ---------------------------------------------------------------------------------------
2107                                -- CRC Delimiter
2108                                ---------------------------------------------------------------------------------------
2109                                when s_pc_crc_delim =&gt;
2110       1/1                          tick_state_reg &lt;= '1';
2111       1/1                          err_pos &lt;= ERC_POS_ACK;
2112       1/1                          pc_dbg.is_crc_delim  &lt;= '1';
2113       1/1                          dbt_ctrs_en &lt;= '1';
2114       1/1                          bit_err_disable &lt;= '1';
2115       1/1                          destuff_enable_clear &lt;= '1';
2116       1/1                          stuff_enable_clear &lt;= '1';
2117                    
2118       1/1                          if (rx_trigger = '1') then
2119       1/1                              if (is_receiver = '1') then
2120       1/1                                  crc_check &lt;= '1';
2121                                        end if;
2122                    
2123       1/1                              if (rx_data_nbs = DOMINANT) then
2124       1/1                                  form_err_i &lt;= '1';
2125                                        end if;
2126                    
2127       1/1                              if (sp_control_q_i = DATA_SAMPLE or sp_control_q_i = SECONDARY_SAMPLE) then
2128       1/1                                  sp_control_switch_nominal &lt;= '1';
2129       1/1                                  br_shifted_i &lt;= '1';
2130                                        end if;
2131                                    end if;
2132                    
2133                                ---------------------------------------------------------------------------------------
2134                                -- ACK Slot of CAN 2.0 frame
2135                                ---------------------------------------------------------------------------------------
2136                                when s_pc_ack =&gt;
2137       1/1                          tick_state_reg &lt;= '1';
2138       1/1                          err_pos &lt;= ERC_POS_ACK;
2139       1/1                          pc_dbg.is_ack &lt;= '1';
2140       1/1                          dbt_ctrs_en &lt;= '1';
2141                    
2142       1/1                          if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
2143       1/1                              tx_dominant &lt;= '1';
2144                    
2145                                    -- Bit Error still shall be detected when unit sends dominant
2146                                    -- (receiver) and receives recessive!
2147                                    else
2148       1/1                              bit_err_disable &lt;= '1';
2149                                    end if;
2150                    
2151       1/1                          if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
2152       1/1                              decrement_rec_i &lt;= '1';
2153                                    end if;
2154                    
2155       1/1                          if (is_transmitter = '1' and mr_mode_stm = '0' and rx_data_nbs = RECESSIVE) then
2156       1/1                              ack_err_i &lt;= '1';
2157                                    end if;
2158                    
2159                                ---------------------------------------------------------------------------------------
2160                                -- First bit of CAN FD Frame ACK - Receiver sends ACK
2161                                ---------------------------------------------------------------------------------------
2162                                when s_pc_ack_fd_1 =&gt;
2163       1/1                          tick_state_reg &lt;= '1';
2164       1/1                          err_pos &lt;= ERC_POS_ACK;
2165       1/1                          pc_dbg.is_ack &lt;= '1';
2166       1/1                          dbt_ctrs_en &lt;= '1';
2167                    
2168       1/1                          if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
2169       1/1                              tx_dominant &lt;= '1';
2170                    
2171                                    -- Bit Error still shall be detected when unit sends dominant
2172                                    -- (receiver) and receives recessive!
2173                                    else
2174       1/1                              bit_err_disable &lt;= '1';
2175                                    end if;
2176                    
2177       1/1                          if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
2178       1/1                              decrement_rec_i &lt;= '1';
2179                                    end if;
2180                    
2181                                ---------------------------------------------------------------------------------------
2182                                -- Second bit of CAN FD Frame ACK
2183                                ---------------------------------------------------------------------------------------
2184                                when s_pc_ack_fd_2 =&gt;
2185       1/1                          tick_state_reg &lt;= '1';
2186       1/1                          err_pos &lt;= ERC_POS_ACK;
2187       1/1                          pc_dbg.is_ack &lt;= '1';
2188       1/1                          dbt_ctrs_en &lt;= '1';
2189                    
2190                                    -- No ACK sent now, but dominant or recessive should be tolerated.
2191       1/1                          bit_err_disable &lt;= '1';
2192                    
2193                                    -- Transmitter not detecting dominant bit now, nor at previous bit -&gt; Ack Error
2194       1/1                          if (is_transmitter = '1' and mr_mode_stm = '0' and
2195                                        rx_data_nbs = RECESSIVE and rx_data_nbs_prev = RECESSIVE)
2196                                    then
2197       1/1                              ack_err_i &lt;= '1';
2198                                    end if;
2199                    
2200                                ---------------------------------------------------------------------------------------
2201                                -- ACK Delimiter
2202                                ---------------------------------------------------------------------------------------
2203                                when s_pc_ack_delim =&gt;
2204       1/1                          tick_state_reg &lt;= '1';
2205       1/1                          ctrl_ctr_pload_i &lt;= '1';
2206       1/1                          ctrl_ctr_pload_val &lt;= C_EOF_DURATION;
2207       1/1                          err_pos &lt;= ERC_POS_ACK;
2208       1/1                          pc_dbg.is_ack_delim  &lt;= '1';
2209       1/1                          bit_err_disable &lt;= '1';
2210                    
2211       1/1                          if (rx_data_nbs = DOMINANT) then
2212       1/1                              form_err_i &lt;= '1';
2213                                    end if;
2214                    
2215       1/1                          if (is_receiver = '1' and crc_match = '0') then
2216       1/1                              crc_err_i &lt;= '1';
2217                                    end if;
2218                    
2219                                ---------------------------------------------------------------------------------------
2220                                -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as Overload
2221                                -- flag!
2222                                ---------------------------------------------------------------------------------------
2223                                when s_pc_eof =&gt;
2224       1/1                          ctrl_ctr_ena &lt;= '1';
2225       1/1                          pc_dbg.is_eof &lt;= '1';
2226       1/1                          err_pos &lt;= ERC_POS_EOF;
2227       1/1                          bit_err_disable &lt;= '1';
2228                    
2229       1/1                          if (ctrl_ctr_zero = '1') then
2230       1/1                              tick_state_reg &lt;= '1';
2231       1/1                              ctrl_ctr_pload_i &lt;= '1';
2232                    
2233       1/1                              if (rx_data_nbs = RECESSIVE) then
2234       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2235                    
2236                                            -- No Error until the end of EOF means frame is valid for transmitter!
2237       1/1                                  if (is_transmitter = '1') then
2238       1/1                                      txtb_hw_cmd_d.unlock &lt;= '1';
2239       1/1                                      txtb_hw_cmd_d.valid  &lt;= '1';
2240                                            end if;
2241                    
2242                                        elsif (is_receiver = '1') then
2243       1/1                                  if (mr_mode_rom = ROM_DISABLED) then
2244       1/1                                      ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2245                                            else
2246       1/1                                      ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2247       1/1                                      set_idle_i &lt;= '1';
2248                                            end if;
2249                                        end if;
2250                    
2251       1/1                              crc_clear_match_flag &lt;= '1';
2252                                    end if;
2253                    
2254                                    -- If there is no error (RX Recessive) in one bit before end of EOF, signal valid
2255                                    -- Frame reception!
2256       1/1                          if (ctrl_ctr_one = '1' and rx_data_nbs = RECESSIVE) then
2257       1/1                              rec_valid_d &lt;= '1';
2258                                    end if;
2259                    
2260                                    -- DOMINANT during EOF. All bits before last -&gt; Form error! Last bit -&gt; Receiver
2261                                    -- treats it as overload condition, so no error frame will be transmitted.
2262                                    -- Transmitter treats it as Form error!
2263       1/1                          if (rx_data_nbs = DOMINANT) then
2264       1/1                              if (ctrl_ctr_zero = '0') then
2265       1/1                                  form_err_i &lt;= '1';
2266                                        elsif (is_transmitter = '1') then
2267       1/1                                  form_err_i &lt;= '1';
2268                                        end if;
2269                                    end if;
2270                    
2271                                ---------------------------------------------------------------------------------------
2272                                -- Intermission field
2273                                ---------------------------------------------------------------------------------------
2274                                when s_pc_intermission =&gt;
2275       1/1                          ctrl_ctr_ena &lt;= '1';
2276       1/1                          pc_dbg.is_intermission &lt;= '1';
2277       1/1                          retr_ctr_add_block_clr &lt;= '1';
2278       1/1                          bit_err_disable &lt;= '1';
2279                    
2280                                    -- If we are bus-off, go to reintegration wait!
2281       1/1                          if (is_bus_off = '1') then
2282       1/1                              tick_state_reg &lt;= '1';
2283                                    end if;
2284                    
2285                                    -- Last (third) bit of intermission
2286       1/1                          if (ctrl_ctr_zero = '1' and is_bus_off = '0') then
2287       1/1                              tick_state_reg &lt;= '1';
2288       1/1                              ctrl_ctr_pload_i &lt;= '1';
2289       1/1                              crc_spec_enable_i &lt;= '1';
2290                    
2291                                        -- Goe to Base ID (sampling of DOMINANT in the third bit of intermission)!
2292       1/1                              if (rx_data_nbs = DOMINANT) then
2293       1/1                                  ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2294       1/1                                  tx_load_base_id_i &lt;= '1';
2295       1/1                                  sof_pulse_i &lt;= '1';
2296                    
2297                                        -- Goes to either IDLE, Suspend, or to SOF, when there is sth. to transmitt.
2298                                        -- Preload SUSPEND length in any case, since other states don't care about
2299                                        -- control counter.
2300                                        else
2301       1/1                                  ctrl_ctr_pload_val &lt;= C_SUSPEND_DURATION;
2302                                        end if;
2303                    
2304                                        -- Lock TXT Buffer when there is what to transmitt, and no suspend! Unit becomes
2305                                        -- transmitter! If not, and DOMINANT is received, become receiver!
2306       1/1                              if (tx_frame_ready = '1' and go_to_suspend = '0') then
2307       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2308       1/1                                  set_transmitter_i &lt;= '1';
2309       1/1                                  stuff_enable_set &lt;= '1';
2310                    
2311       1/1                                  if (rx_data_nbs = DOMINANT) then
2312       1/1                                      tx_frame_no_sof_d &lt;= '1';
2313                                            end if;
2314                    
2315                                        elsif (rx_data_nbs = DOMINANT) then
2316       1/1                                  set_receiver_i   &lt;= '1';
2317                                        end if;
2318                    
2319                                        -- Transmission/reception started -&gt; Enable Bit stuffing! Clear RX Shift
2320                                        -- Register!
2321       1/1                              if (frame_start = '1') then
2322       1/1                                  destuff_enable_set &lt;= '1';
2323       1/1                                  rx_clear_i &lt;= '1';
2324                                        end if;
2325                    
2326                                        -- If we dont sample dominant, nor we have sth ready for transmission, we go to
2327                                        -- Idle! Don't become idle when we go to suspend!
2328       1/1                              if (rx_data_nbs = RECESSIVE and tx_frame_ready = '0' and
2329                                            go_to_suspend = '0')
2330                                        then
2331       1/1                                  set_idle_i &lt;= '1';
2332                                        end if;
2333                    
2334                                    -- First or second bit of intermission!
2335                                    elsif (rx_data_nbs = DOMINANT and is_bus_off = '0') then
2336       1/1                              tick_state_reg &lt;= '1';
2337       1/1                              ctrl_ctr_pload_i &lt;= '1';
2338       1/1                              if (mr_mode_rom = ROM_DISABLED) then
2339       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2340                                        else
2341       1/1                                  ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2342       1/1                                  set_idle_i &lt;= '1';
2343                                        end if;
2344                                    end if;
2345                    
2346                                    -- Second or third bit of intermission, Hard Synchronisation
2347       1/1                          if (ctrl_ctr_zero = '1' or ctrl_ctr_one = '1') then
2348       1/1                              perform_hsync &lt;= '1';
2349                                    end if;
2350                    
2351                                    -- First or second bit of Intermission, pre-load CRC Init vector for next frame.
2352       1/1                          if (ctrl_ctr_zero = '0') then
2353       1/1                              load_init_vect_i &lt;= '1';
2354                                    end if;
2355                    
2356                                ---------------------------------------------------------------------------------------
2357                                -- Suspend transmission
2358                                ---------------------------------------------------------------------------------------
2359                                when s_pc_suspend =&gt;
2360       1/1                          ctrl_ctr_ena &lt;= '1';
2361       1/1                          perform_hsync &lt;= '1';
2362       1/1                          crc_spec_enable_i &lt;= '1';
2363       1/1                          bit_err_disable &lt;= '1';
2364       1/1                          pc_dbg.is_suspend &lt;= '1';
2365                    
2366       1/1                          if (rx_data_nbs = DOMINANT) then
2367       1/1                              tick_state_reg &lt;= '1';
2368       1/1                              ctrl_ctr_pload_i &lt;= '1';
2369       1/1                              ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2370       1/1                              tx_load_base_id_i &lt;= '1';
2371       1/1                              sof_pulse_i &lt;= '1';
2372       1/1                              set_receiver_i &lt;= '1';
2373       1/1                              destuff_enable_set &lt;= '1';
2374       1/1                              rx_clear_i &lt;= '1';
2375                    
2376                                    -- End of Suspend -&gt; Unit goes to IDLE if there is nothing to transmitt, otherwise
2377                                    -- it goes to SOF and transmitts
2378                                    elsif (ctrl_ctr_zero = '1') then
2379       1/1                              tick_state_reg &lt;= '1';
2380       1/1                              if (tx_frame_ready = '1') then
2381       1/1                                  set_transmitter_i &lt;= '1';
2382       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2383       1/1                                  rx_clear_i &lt;= '1';
2384       1/1                                  destuff_enable_set &lt;= '1';
2385       1/1                                  stuff_enable_set &lt;= '1';
2386                                        else
2387       1/1                                  set_idle_i &lt;= '1';
2388                                        end if;
2389                                    end if;
2390                    
2391                                ---------------------------------------------------------------------------------------
2392                                -- Unit is in Bus idle period.
2393                                ---------------------------------------------------------------------------------------
2394                                when s_pc_idle =&gt;
2395       1/1                          perform_hsync &lt;= '1';
2396       1/1                          crc_spec_enable_i &lt;= '1';
2397       1/1                          bit_err_disable &lt;= '1';
2398                    
2399       1/1                          if (is_bus_off = '0') then
2400       1/1                              if (rx_data_nbs = DOMINANT) then
2401       1/1                                  tick_state_reg &lt;= '1';
2402       1/1                                  ctrl_ctr_pload_i &lt;= '1';
2403       1/1                                  ctrl_ctr_pload_val &lt;= C_BASE_ID_DURATION;
2404       1/1                                  sof_pulse_i &lt;= '1';
2405       1/1                                  crc_enable &lt;= '1';
2406                                        end if;
2407                    
2408       1/1                              if (tx_frame_ready = '1') then
2409       1/1                                  tick_state_reg &lt;= '1';
2410       1/1                                  txtb_hw_cmd_d.lock &lt;= '1';
2411       1/1                                  set_transmitter_i &lt;= '1';
2412       1/1                                  tx_load_base_id_i &lt;= '1';
2413       1/1                                  stuff_enable_set &lt;= '1';
2414                    
2415       1/1                                  if (rx_data_nbs = DOMINANT) then
2416       1/1                                      tx_frame_no_sof_d &lt;= '1';
2417                                            end if;
2418                    
2419                                        elsif (rx_data_nbs = DOMINANT) then
2420       1/1                                  set_receiver_i &lt;= '1';
2421                                        end if;
2422                    
2423                                        -- Transmission/reception started -&gt; Enable Bit de-stuffing! Clear RX Shift
2424                                        -- register!
2425       1/1                              if (frame_start = '1') then
2426       1/1                                  destuff_enable_set &lt;= '1';
2427       1/1                                  rx_clear_i &lt;= '1';
2428                                        end if;
2429                    
2430                                    -- If we are bus-off we need to move to wait for reintegration command!
2431                                    else
2432       1/1                              tick_state_reg &lt;= '1';
2433                                    end if;
2434                    
2435                                ---------------------------------------------------------------------------------------
2436                                -- Wait till command from User to start re-integration!
2437                                ---------------------------------------------------------------------------------------
2438                                when s_pc_reintegrating_wait =&gt;
2439       1/1                          bit_err_disable &lt;= '1';
2440                    
2441       1/1                          if (mr_command_ercrst_q = '1') then
2442       1/1                              tick_state_reg &lt;= '1';
2443       1/1                              ctrl_ctr_pload_i &lt;= '1';
2444       1/1                              reinteg_ctr_clr &lt;= '1';
2445       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2446       1/1                              clr_bus_off_rst_flg &lt;= '1';
2447                                    end if;
2448                    
2449                                ---------------------------------------------------------------------------------------
2450                                -- Unit is re-integrating, waiting till re-integration counter expires!
2451                                ---------------------------------------------------------------------------------------
2452                                when s_pc_reintegrating =&gt;
2453       1/1                          ctrl_ctr_ena &lt;= '1';
2454       1/1                          perform_hsync &lt;= '1';
2455       1/1                          bit_err_disable &lt;= '1';
2456                    
2457                                    -- Restart integration upon reception of DOMINANT bit or upon synchronization edge.
2458       1/1                          if (rx_data_nbs = DOMINANT or sync_edge = '1') then
2459       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2460                                    end if;
2461                    
2462                                    -- When preloaded due to synchronisation edge, this is outside of sample point!
2463       1/1                          if (rx_data_nbs = DOMINANT) then
2464       1/1                              ctrl_ctr_pload_i &lt;= '1';
2465                                    end if;
2466                    
2467       1/1                          if (sync_edge = '1' and
2468                                       -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
2469                                       -- CAN FD enabled!
2470                                       (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
2471                                    then
2472       1/1                              ctrl_ctr_pload_unaliged &lt;= '1';
2473                                    end if;
2474                    
2475       1/1                          if (ctrl_ctr_zero = '1') then
2476       1/1                              reinteg_ctr_enable &lt;= '1';
2477                                    end if;
2478                    
2479       1/1                          if (ctrl_ctr_zero = '1' and reinteg_ctr_expired = '0') then
2480       1/1                              ctrl_ctr_pload_i &lt;= '1';
2481       1/1                              ctrl_ctr_pload_val &lt;= C_INTEGRATION_DURATION;
2482                                    end if;
2483                    
2484       1/1                          if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1' and rx_trigger = '1') then
2485       1/1                              tick_state_reg &lt;= '1';
2486       1/1                              set_idle_i &lt;= '1';
2487       1/1                              set_err_active_i &lt;= '1';
2488       1/1                              load_init_vect_i &lt;= '1';
2489                                    end if;
2490                    
2491                                ---------------------------------------------------------------------------------------
2492                                -- Active error flag.
2493                                ---------------------------------------------------------------------------------------
2494                                when s_pc_act_err_flag =&gt;
2495       1/1                          ctrl_ctr_ena &lt;= '1';
2496       1/1                          pc_dbg.is_err &lt;= '1';
2497       1/1                          tx_dominant &lt;= '1';
2498       1/1                          err_pos &lt;= ERC_POS_ERR;
2499                    
2500       1/1                          if (ctrl_ctr_zero = '1') then
2501       1/1                              tick_state_reg &lt;= '1';
2502       1/1                              ctrl_ctr_pload_i &lt;= '1';
2503       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2504       1/1                              first_err_delim_d &lt;= '1';
2505                                    end if;
2506                    
2507                                ---------------------------------------------------------------------------------------
2508                                -- Passive error flag.
2509                                ---------------------------------------------------------------------------------------
2510                                when s_pc_pas_err_flag =&gt;
2511       1/1                          ctrl_ctr_ena &lt;= '1';
2512       1/1                          pc_dbg.is_err &lt;= '1';
2513       1/1                          err_pos &lt;= ERC_POS_ERR;
2514                    
2515                                    -- Node sending Passive error flag may receive RECESSIVE or DOMINANT, and DOMINANT
2516                                    -- shall not be treated as bit error!
2517       1/1                          bit_err_disable &lt;= '1';
2518                    
2519                                    -- Reseting control counter if different bit that previous is detected. Passive
2520                                    -- error flag must be completed after 6 bits of equal polarity!
2521       1/1                          if (rx_data_nbs_prev /= rx_data_nbs) then
2522       1/1                              ctrl_ctr_pload_i   &lt;= '1';
2523       1/1                              ctrl_ctr_pload_val &lt;= C_SHORTENED_ERR_FLG_DURATION;
2524                                    elsif (ctrl_ctr_zero = '1') then
2525       1/1                              tick_state_reg &lt;= '1';
2526       1/1                              ctrl_ctr_pload_i &lt;= '1';
2527       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2528       1/1                              first_err_delim_d &lt;= '1';
2529                                    end if;
2530                    
2531                                    -- If dominant bit is detected, and previous error was ACK, then TEC shall be
2532                                    -- still incremented!
2533       1/1                          if (ack_err_flag = '1' and rx_data_nbs = DOMINANT and rx_trigger = '1') then
2534       1/1                              bit_err_after_ack_err &lt;= '1';
2535       1/1                              ack_err_flag_clr &lt;= '1';
2536                                    end if;
2537                    
2538                                ---------------------------------------------------------------------------------------
2539                                -- Wait till Error delimiter (detection of recessive bit)
2540                                ---------------------------------------------------------------------------------------
2541                                when s_pc_err_delim_wait =&gt;
2542       1/1                          pc_dbg.is_err &lt;= '1';
2543       1/1                          err_pos &lt;= ERC_POS_ERR;
2544       1/1                          ack_err_flag_clr &lt;= '1';
2545                    
2546                                    -- When waiting for RECESSIVE bit after Error flag, unit may receive DOMINANT and
2547                                    -- not interpret this as Bit error!
2548       1/1                          bit_err_disable &lt;= '1';
2549                    
2550       1/1                          if (ctrl_ctr_zero = '0') then
2551       1/1                              ctrl_ctr_ena &lt;= '1';
2552                                    else
2553       1/1                              tick_state_reg &lt;= '1';
2554                                    end if;
2555                    
2556       1/1                          if (rx_data_nbs = RECESSIVE) then
2557       1/1                              tick_state_reg &lt;= '1';
2558       1/1                              ctrl_ctr_pload_i &lt;= '1';
2559       1/1                              ctrl_ctr_pload_val &lt;= C_ERR_DELIM_DURATION;
2560                                    end if;
2561                    
2562                                    -- Node received dominant bit as first bit after Error flag! This shall be treated
2563                                    -- as primary error
2564       1/1                          if (rx_data_nbs = DOMINANT and first_err_delim_q = '1') then
2565       1/1                              primary_err_i &lt;= '1';
2566       1/1                              first_err_delim_d &lt;= '0';
2567                                    end if;
2568                    
2569                                ---------------------------------------------------------------------------------------
2570                                -- 13 dominant bits (6 error flag + 7 error delimiter) has been detected (active error
2571                                -- flag), or 7 has been detected (passive error flag).
2572                                ---------------------------------------------------------------------------------------
2573                                when s_pc_err_flag_too_long =&gt;
2574       1/1                          pc_dbg.is_err &lt;= '1';
2575       1/1                          err_pos &lt;= ERC_POS_ERR;
2576       1/1                          bit_err_disable &lt;= '1';
2577       1/1                          ctrl_ctr_ena &lt;= '1';
2578                    
2579       1/1                          if (rx_data_nbs = RECESSIVE) then
2580       1/1                              tick_state_reg &lt;= '1';
2581       1/1                              ctrl_ctr_pload_i &lt;= '1';
2582       1/1                              ctrl_ctr_pload_val &lt;= C_ERR_DELIM_DURATION;
2583                    
2584                                    -- This indicates that either 14th dominant bit was detected, or each next
2585                                    -- consecutive 8 DOMINANT bits were detected!
2586                                    elsif (ctrl_ctr_zero = '1') then
2587       1/1                              tick_state_reg &lt;= '1';
2588       1/1                              ctrl_ctr_pload_i &lt;= '1';
2589       1/1                              ctrl_ctr_pload_val &lt;= C_DOMINANT_REPEAT_DURATION;
2590       1/1                              err_delim_late_i &lt;= '1';
2591                                    end if;
2592                    
2593                                ---------------------------------------------------------------------------------------
2594                                -- 13 dominant bits (6 overload flag + 7 overload delimiter) has been detected.
2595                                ---------------------------------------------------------------------------------------
2596                                when s_pc_ovr_flag_too_long =&gt;
2597       1/1                          pc_dbg.is_overload &lt;= '1';
2598       1/1                          err_pos &lt;= ERC_POS_OVRL;
2599       1/1                          bit_err_disable &lt;= '1';
2600       1/1                          ctrl_ctr_ena &lt;= '1';
2601                    
2602       1/1                          if (rx_data_nbs = RECESSIVE) then
2603       1/1                              tick_state_reg &lt;= '1';
2604       1/1                              ctrl_ctr_pload_i &lt;= '1';
2605       1/1                              ctrl_ctr_pload_val &lt;= C_OVR_DELIM_DURATION;
2606                    
2607                                    -- This indicates that either 14th dominant bit was detected, or each next
2608                                    -- consecutive 8 DOMINANT bits were detected!
2609                                    elsif (ctrl_ctr_zero = '1') then
2610       1/1                              tick_state_reg &lt;= '1';
2611       1/1                              ctrl_ctr_pload_i &lt;= '1';
2612       1/1                              ctrl_ctr_pload_val &lt;= C_DOMINANT_REPEAT_DURATION;
2613       1/1                              err_delim_late_i &lt;= '1';
2614                                    end if;
2615                    
2616                                ---------------------------------------------------------------------------------------
2617                                -- Error delimiter
2618                                ---------------------------------------------------------------------------------------
2619                                when s_pc_err_delim =&gt;
2620       1/1                          pc_dbg.is_err &lt;= '1';
2621       1/1                          ctrl_ctr_ena &lt;= '1';
2622       1/1                          err_pos &lt;= ERC_POS_ERR;
2623       1/1                          bit_err_disable &lt;= '1';
2624                    
2625       1/1                          if (ctrl_ctr_zero = '1') then
2626       1/1                              tick_state_reg &lt;= '1';
2627       1/1                              ctrl_ctr_pload_i &lt;= '1';
2628                    
2629       1/1                              if (rx_data_nbs = DOMINANT) then
2630       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2631                                        else
2632       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2633                                        end if;
2634                                    elsif (rx_data_nbs = DOMINANT) then
2635       1/1                              form_err_i &lt;= '1';
2636                                    end if;
2637                    
2638                                ---------------------------------------------------------------------------------------
2639                                -- Overload flag
2640                                ---------------------------------------------------------------------------------------
2641                                when s_pc_ovr_flag =&gt;
2642       1/1                          pc_dbg.is_overload &lt;= '1';
2643       1/1                          ctrl_ctr_ena &lt;= '1';
2644       1/1                          tx_dominant &lt;= '1';
2645       1/1                          err_pos &lt;= ERC_POS_OVRL;
2646                    
2647       1/1                          if (ctrl_ctr_zero = '1') then
2648       1/1                              tick_state_reg &lt;= '1';
2649       1/1                              ctrl_ctr_pload_i &lt;= '1';
2650       1/1                              ctrl_ctr_pload_val &lt;= C_DELIM_WAIT_DURATION;
2651                                    end if;
2652                    
2653                                ---------------------------------------------------------------------------------------
2654                                -- Wait till overload delimiter.
2655                                ---------------------------------------------------------------------------------------
2656                                when s_pc_ovr_delim_wait =&gt;
2657       1/1                          pc_dbg.is_overload &lt;= '1';
2658       1/1                          err_pos &lt;= ERC_POS_OVRL;
2659                    
2660       1/1                          if (ctrl_ctr_zero = '0') then
2661       1/1                              ctrl_ctr_ena &lt;= '1';
2662                                    else
2663       1/1                              tick_state_reg &lt;= '1';
2664                                    end if;
2665                    
2666                                    -- When waiting for RECESSIVE bit after Overload flag, unit may receive DOMINANT
2667                                    -- and not interpret this as Bit error!
2668       1/1                          bit_err_disable &lt;= '1';
2669                    
2670       1/1                          if (rx_data_nbs = RECESSIVE) then
2671       1/1                              tick_state_reg &lt;= '1';
2672       1/1                              ctrl_ctr_pload_i &lt;= '1';
2673       1/1                              ctrl_ctr_pload_val &lt;= C_OVR_DELIM_DURATION;
2674                                    end if;
2675                    
2676                                ---------------------------------------------------------------------------------------
2677                                -- Overload delimiter
2678                                ---------------------------------------------------------------------------------------
2679                                when s_pc_ovr_delim  =&gt;
2680       1/1                          ctrl_ctr_ena &lt;= '1';
2681       1/1                          pc_dbg.is_overload &lt;= '1';
2682       1/1                          err_pos &lt;= ERC_POS_OVRL;
2683       1/1                          bit_err_disable &lt;= '1';
2684                    
2685       1/1                          if (ctrl_ctr_zero = '1') then
2686       1/1                              tick_state_reg &lt;= '1';
2687       1/1                              ctrl_ctr_pload_i &lt;= '1';
2688                    
2689       1/1                              if (rx_data_nbs = DOMINANT) then
2690       1/1                                  ctrl_ctr_pload_val &lt;= C_OVR_FLG_DURATION;
2691                                        else
2692       1/1                                  ctrl_ctr_pload_val &lt;= C_INTERMISSION_DURATION;
2693                                        end if;
2694                                    elsif (rx_data_nbs = DOMINANT) then
2695       1/1                              form_err_i &lt;= '1';
2696                                    end if;
2697                    
2698                                end case;
2699                            end if;
2700                    
2701                        end process;
2702                    
2703                        -----------------------------------------------------------------------------------------------
2704                        -- FSM State register
2705                        -----------------------------------------------------------------------------------------------
2706                        state_reg_ce &lt;= '1' when (tick_state_reg = '1' and ctrl_signal_upd = '1')
2707                                            else
2708                                        '0';
2709                    
2710                        fsm_state_reg_proc : process(clk_sys, res_n)
2711                        begin
2712       1/1                  if (res_n = '0') then
2713       1/1                      curr_state &lt;= s_pc_off;
2714                            elsif (rising_edge(clk_sys)) then
2715       1/1                      if (state_reg_ce = '1') then
2716       1/1                          curr_state &lt;= next_state;
2717                                end if;
2718                            end if;
2719                        end process;
2720                    
2721                        -----------------------------------------------------------------------------------------------
2722                        -- Control counter is preloaded:
2723                        --  1. When core is off and becomes non-off
2724                        --  2. When preloaded by any state and RX trigger is active. This saves gating with RX Trigger
2725                        --     in each FSM state!
2726                        --  3. When counter is reset during integration due to synchronisation edge. This can be
2727                        --     anytime, not just in sample point!
2728                        -----------------------------------------------------------------------------------------------
2729                        ctrl_ctr_pload &lt;= ctrl_ctr_pload_i when (curr_state = s_pc_off) else
2730                                          ctrl_ctr_pload_i when (ctrl_signal_upd = '1') else
2731                                          '1' when (ctrl_ctr_pload_unaliged = '1') else
2732                                          '0';
2733                    
2734                        -----------------------------------------------------------------------------------------------
2735                        -- Registering control commands to RX Buffer due to following reasons
2736                        --  1. In last bit of DLC, DLC is not yet sampled in RX Shift register, thus we need to delay
2737                        --     storing of metadata word by one clock cycle!
2738                        --  2. Break possible long combinational paths between RX Buffer and Protocol control FSM!
2739                        -----------------------------------------------------------------------------------------------
2740                        rx_buf_cmds_proc : process(clk_sys, res_n)
2741                        begin
2742       1/1                  if (res_n = '0') then
2743       1/1                      store_metadata     &lt;= '0';
2744       1/1                      store_data         &lt;= '0';
2745       1/1                      rec_valid          &lt;= '0';
2746       1/1                      rec_abort          &lt;= '0';
2747                            elsif (rising_edge(clk_sys)) then
2748                    
2749                                -- Frame is stored to RX Buffer when unit is either receiver or loopback mode is
2750                                -- enabled. Each command is active only for one clock cycle!
2751       1/1                      if ((is_receiver = '1' or mr_settings_ilbp = '1') and
2752                                    ((rx_trigger = '1') or (err_frm_req = '1')))
2753                                then
2754       1/1                          store_metadata     &lt;= store_metadata_d;
2755       1/1                          store_data         &lt;= store_data_d;
2756       1/1                          rec_valid          &lt;= rec_valid_d;
2757       1/1                          rec_abort          &lt;= rec_abort_d;
2758                                else
2759       1/1                          store_metadata     &lt;= '0';
2760       1/1                          store_data         &lt;= '0';
2761       1/1                          rec_valid          &lt;= '0';
2762       1/1                          rec_abort          &lt;= '0';
2763                                end if;
2764                            end if;
2765                        end process;
2766                    
2767                        ctrl_signal_upd &lt;= '1' when (rx_trigger = '1' or err_frm_req = '1')
2768                                               else
2769                                           '0';
2770                    
2771                        -----------------------------------------------------------------------------------------------
2772                        -- TXT Buffer HW commands pipeline
2773                        -----------------------------------------------------------------------------------------------
2774                        txtb_hw_cmd_proc : process(clk_sys, res_n)
2775                        begin
2776       1/1                  if (res_n = '0') then
2777       1/1                      txtb_hw_cmd_q.lock    &lt;= '0';
2778       1/1                      txtb_hw_cmd_q.unlock  &lt;= '0';
2779       1/1                      txtb_hw_cmd_q.valid   &lt;= '0';
2780       1/1                      txtb_hw_cmd_q.err     &lt;= '0';
2781       1/1                      txtb_hw_cmd_q.arbl    &lt;= '0';
2782       1/1                      txtb_hw_cmd_q.failed  &lt;= '0';
2783                            elsif (rising_edge(clk_sys)) then
2784       1/1                      if (ctrl_signal_upd = '1') then
2785       1/1                          txtb_hw_cmd_q &lt;= txtb_hw_cmd_d;
2786                                else
2787       1/1                          txtb_hw_cmd_q &lt;= ('0', '0', '0', '0', '0', '0');
2788                                end if;
2789                            end if;
2790                        end process;
2791                    
2792                        -----------------------------------------------------------------------------------------------
2793                        -- RX Shift register commands gating. Each command can be active only in sample point
2794                        -- (rx_trigger = '1')!
2795                        -----------------------------------------------------------------------------------------------
2796                        rx_store_base_id &lt;= rx_store_base_id_i and rx_trigger;
2797                        rx_store_ext_id &lt;= rx_store_ext_id_i and rx_trigger;
2798                        rx_store_ide &lt;= rx_store_ide_i and rx_trigger;
2799                        rx_store_rtr &lt;= rx_store_rtr_i and rx_trigger;
2800                        rx_store_edl &lt;= rx_store_edl_i and rx_trigger;
2801                        rx_store_dlc &lt;= rx_store_dlc_i and rx_trigger;
2802                        rx_store_esi &lt;= rx_store_esi_i and rx_trigger;
2803                        rx_store_brs &lt;= rx_store_brs_i and rx_trigger;
2804                        rx_store_stuff_count &lt;= rx_store_stuff_count_i and rx_trigger;
2805                    
2806                        -----------------------------------------------------------------------------------------------
2807                        -- TX Shift register commands gating. Each command can be active only in sample point
2808                        -- (rx_trigger = '1')!
2809                        -----------------------------------------------------------------------------------------------
2810                        tx_load_base_id &lt;= tx_load_base_id_i and rx_trigger;
2811                        tx_load_ext_id &lt;= tx_load_ext_id_i and rx_trigger;
2812                        tx_load_dlc &lt;= tx_load_dlc_i and rx_trigger;
2813                        tx_load_data_word &lt;= tx_load_data_word_i and rx_trigger;
2814                        tx_load_stuff_count &lt;= tx_load_stuff_count_i and rx_trigger;
2815                        tx_load_crc &lt;= tx_load_crc_i and rx_trigger;
2816                    
2817                        -----------------------------------------------------------------------------------------------
2818                        -- TX Shift register is enabled only when the unit is transmitter!
2819                        -----------------------------------------------------------------------------------------------
2820                        tx_shift_ena &lt;= '1' when (tx_shift_ena_i = '1' and is_transmitter = '1')
2821                                            else
2822                                        '0';
2823                    
2824                        -----------------------------------------------------------------------------------------------
2825                        -- Error signalling gating. Each command can be active only in sample point (rx_trigger = '1')!
2826                        -----------------------------------------------------------------------------------------------
2827                        form_err &lt;= form_err_i and rx_trigger;
2828                        ack_err &lt;= ack_err_i and rx_trigger;
2829                        crc_err &lt;= crc_err_i and rx_trigger;
2830                        bit_err_arb &lt;= bit_err_arb_i and rx_trigger;
2831                        decrement_rec &lt;= decrement_rec_i and rx_trigger;
2832                    
2833                        -----------------------------------------------------------------------------------------------
2834                        -- Switching of Bit-rate
2835                        -----------------------------------------------------------------------------------------------
2836                        switch_to_ssp &lt;= '1' when (sp_control_switch_data = '1' and is_transmitter = '1' and
2837                                                   mr_ssp_cfg_ssp_src /= SSP_SRC_NO_SSP)
2838                                             else
2839                                         '0';
2840                    
2841                        sp_control_d &lt;=   NOMINAL_SAMPLE when (sp_control_switch_nominal = '1')
2842                                                         else
2843                                        SECONDARY_SAMPLE when (switch_to_ssp = '1')
2844                                                         else
2845                                             DATA_SAMPLE when (sp_control_switch_data = '1')
2846                                                         else
2847                                            sp_control_q_i;
2848                    
2849                        sp_control_ce &lt;= '1' when (sp_control_switch_nominal = '1') else
2850                                         '1' when (sp_control_switch_data = '1') else
2851                                         '0';
2852                    
2853                        sp_control_reg_proc : process(clk_sys, res_n)
2854                        begin
2855       1/1                  if (res_n = '0') then
2856       1/1                      sp_control_q_i &lt;= NOMINAL_SAMPLE;
2857                            elsif (rising_edge(clk_sys)) then
2858       1/1                      if (sp_control_ce = '1') then
2859       1/1                          sp_control_q_i &lt;= sp_control_d;
2860                                end if;
2861                            end if;
2862                        end process;
2863                    
2864                        sp_control &lt;= sp_control_d when (br_shifted_i = '1') else
2865                                      sp_control_q_i;
2866                    
2867                        -----------------------------------------------------------------------------------------------
2868                        -- Indicates that Active Error or Overload flag is being transmitted! Can't be part of current
2869                        -- state, since it must be valid also during error condition to distiguish error during error
2870                        -- flag!
2871                        -----------------------------------------------------------------------------------------------
2872                        act_err_ovr_flag &lt;= '1' when (curr_state = s_pc_act_err_flag) else
2873                                            '1' when (curr_state = s_pc_ovr_flag) else
2874                                            '0';
2875                    
2876                        first_err_delim_flag_reg : process(clk_sys, res_n)
2877                        begin
2878       1/1                  if (res_n = '0') then
2879       1/1                      first_err_delim_q &lt;= '0';
2880                            elsif (rising_edge(clk_sys)) then
2881       1/1                      if (rx_trigger = '1') then
2882       1/1                          first_err_delim_q &lt;= first_err_delim_d;
2883                                end if;
2884                            end if;
2885                        end process;
2886                    
2887                        -----------------------------------------------------------------------------------------------
2888                        -- Detection of primary error and late error delimiter must be active only for one clock cycle
2889                        -- in Sample point (rx_trigger)!
2890                        -----------------------------------------------------------------------------------------------
2891                        primary_err &lt;= '1' when (primary_err_i = '1' and rx_trigger = '1')
2892                                           else
2893                                       '0';
2894                    
2895                        err_delim_late &lt;= '1' when (err_delim_late_i = '1' and rx_trigger = '1')
2896                                              else
2897                                          '0';
2898                    
2899                        set_err_active &lt;= '1' when (set_err_active_i = '1' and rx_trigger = '1')
2900                                              else
2901                                          '0';
2902                    
2903                        rx_clear &lt;= '1' when (rx_clear_i = '1' and rx_trigger = '1')
2904                                        else
2905                                    '0';
2906                    
2907                        -----------------------------------------------------------------------------------------------
2908                        -- Bit error is disabled:
2909                        --  1. In arbitration field, there it is detected extra since only transmitting dominant and
2910                        --     receiving recessive is trated as bit error.
2911                        --  2. For receiver during control, data, CRC fields!
2912                        -----------------------------------------------------------------------------------------------
2913                        bit_err_enable &lt;= '0' when (bit_err_disable = '1') else
2914                                          '0' when (bit_err_disable_receiver = '1' and is_receiver = '1') else
2915                                          '1';
2916                    
2917                        -----------------------------------------------------------------------------------------------
2918                        -- Retransmitt counter is incremented when error frame is detected, or when arbitration loss
2919                        -- occurs! Active only when:
2920                        --  1. Counter is not cleared (clear has priority)
2921                        --  2. Retransmitt limitation is enabled. Not counting when disabled.
2922                        --  3. Unit is reciever. Only transmitter counts re-transmissions!
2923                        -----------------------------------------------------------------------------------------------
2924                        retr_ctr_add_i &lt;= '0' when (retr_ctr_clear_i = '1' or mr_settings_rtrle = '0'
2925                                                     or is_receiver = '1' or retr_ctr_add_block = '1') else
2926                                          '1' when (arbitration_lost_i = '1' and rx_trigger = '1') else
2927                                          '1' when (err_frm_req = '1') else
2928                                          '0';
2929                    
2930                        -----------------------------------------------------------------------------------------------
2931                        -- Retransmitt counter is cleared when:
2932                        --  1. Transmission is valid.
2933                        --  2. Transmission failed (TXT Buffer is moving to TX Error)!
2934                        -----------------------------------------------------------------------------------------------
2935                        retr_ctr_clear_i &lt;= '1' when (txtb_hw_cmd_d.valid = '1' and rx_trigger = '1') else
2936                                            '1' when (txtb_hw_cmd_d.failed = '1') else
2937                                            '0';
2938                    
2939                        -----------------------------------------------------------------------------------------------
2940                        -- Retransmitt counter must be modified only once if multiple Error frames are requested during
2941                        -- single frame. This flag is set upon first Error frame, and it blocks increments upon next
2942                        -- error frames!
2943                        -----------------------------------------------------------------------------------------------
2944                        retr_ctr_add_block_proc : process(clk_sys, res_n)
2945                        begin
2946       1/1                  if (res_n = '0') then
2947       1/1                      retr_ctr_add_block &lt;= '0';
2948                            elsif (rising_edge(clk_sys)) then
2949       1/1                      if (retr_ctr_add_i = '1') then
2950       1/1                          retr_ctr_add_block &lt;= '1';
2951                                elsif (retr_ctr_add_block_clr = '1') then
2952       1/1                          retr_ctr_add_block &lt;= '0';
2953                                end if;
2954                            end if;
2955                        end process;
2956                    
2957                    
2958                        -- Start of frame pulse is active in Sample point of SOF only!
2959                        sof_pulse &lt;= '1' when (sof_pulse_i = '1' and rx_trigger = '1')
2960                                         else
2961                                     '0';
2962                    
2963                        -----------------------------------------------------------------------------------------------
2964                        -- Complementary counter counts only in Sample point once per bit time.
2965                        -----------------------------------------------------------------------------------------------
2966                        compl_ctr_ena &lt;= '1' when (compl_ctr_ena_i = '1' and rx_trigger = '1')
2967                                             else
2968                                         '0';
2969                    
2970                        -----------------------------------------------------------------------------------------------
2971                        -- Operation control commands active in Sample point only!
2972                        -----------------------------------------------------------------------------------------------
2973                        set_transmitter &lt;= '1' when (set_transmitter_i = '1' and rx_trigger = '1')
2974                                               else
2975                                           '0';
2976                    
2977                        set_receiver &lt;= '1' when (set_receiver_i = '1' and rx_trigger = '1')
2978                                            else
2979                                        '0';
2980                    
2981                        -----------------------------------------------------------------------------------------------
2982                        -- Idle must be un-gated also by Error frame request, since in ROM mode it is possible that
2983                        -- upon any kind of error, unit should go to integrating and therefore stop being transmitter
2984                        -- or receiver!
2985                        -----------------------------------------------------------------------------------------------
2986                        set_idle &lt;= '1' when (set_idle_i = '1' and (rx_trigger = '1' or err_frm_req = '1'))
2987                                        else
2988                                    '0';
2989                    
2990                        -----------------------------------------------------------------------------------------------
2991                        -- CRC select source for calculation:
2992                        --  1. When speculative enable is selected, always use RX Data. This is in idle/intermission/
2993                        --     suspend when dominant is sampled and cosidered as SOF.
2994                        --  2. When we are in arbitration, always use idle. This is to make sure that transmitting
2995                        --     recessive and receiving dominant (loosing arbitration) will calculate data from
2996                        --     DOMINANT value
2997                        --  3. In other cases Transmitter uses TX Data, Receiver uses RX Data.
2998                        -----------------------------------------------------------------------------------------------
2999                        crc_calc_from_rx &lt;= '1' when (crc_spec_enable_i = '1') else
3000                                            '1' when (is_arbitration_i = '1') else
3001                                            '1' when (is_receiver = '1') else
3002                                            '0';
3003                    
3004                        load_init_vect &lt;= '1' when (load_init_vect_i = '1' and rx_trigger = '1')
3005                                              else
3006                                          '0';
3007                    
3008                        -----------------------------------------------------------------------------------------------
3009                        -- Bit Stuffing enable
3010                        -----------------------------------------------------------------------------------------------
3011                        stuff_ena_reg_proc : process(clk_sys, res_n)
3012                        begin
3013       1/1                  if (res_n = '0') then
3014       1/1                      stuff_enable &lt;= '0';
3015                            elsif (rising_edge(clk_sys)) then
3016       1/1                      if (ctrl_signal_upd = '1') then
3017       1/1                          if (stuff_enable_set = '1') then
3018       1/1                             stuff_enable &lt;= '1';
3019                                    elsif (stuff_enable_clear = '1') then
3020       1/1                             stuff_enable &lt;= '0';
3021                                   end if;
3022                                end if;
3023                            end if;
3024                        end process;
3025                    
3026                        -----------------------------------------------------------------------------------------------
3027                        -- Bit DeStuffing enable, Stuff Error
3028                        -----------------------------------------------------------------------------------------------
3029                        destuff_ena_reg_proc : process(clk_sys, res_n)
3030                        begin
3031       1/1                  if (res_n = '0') then
3032       1/1                      destuff_enable &lt;= '0';
3033                            elsif (rising_edge(clk_sys)) then
3034       1/1                      if (ctrl_signal_upd = '1') then
3035       1/1                          if (destuff_enable_set = '1') then
3036       1/1                              destuff_enable &lt;= '1';
3037                                    elsif (destuff_enable_clear = '1') then
3038       1/1                              destuff_enable &lt;= '0';
3039                                    end if;
3040                                end if;
3041                            end if;
3042                        end process;
3043                    
3044                    
3045                        -----------------------------------------------------------------------------------------------
3046                        -- Synchronisation type
3047                        -----------------------------------------------------------------------------------------------
3048                        sync_control_d &lt;= NO_SYNC when ((sp_control_switch_data = '1' and is_transmitter = '1') or
3049                                                        sp_control_q_i = SECONDARY_SAMPLE or
3050                                                        (sp_control_q_i = DATA_SAMPLE and is_transmitter = '1'))
3051                                                  else
3052                                        HARD_SYNC when (perform_hsync = '1')
3053                                                  else
3054                                          RE_SYNC;
3055                    
3056                        sync_control_reg_proc : process(clk_sys, res_n)
3057                        begin
3058       1/1                  if (res_n = '0') then
3059       1/1                      sync_control_q &lt;= HARD_SYNC;
3060                            elsif (rising_edge(clk_sys)) then
3061       1/1                      sync_control_q &lt;= sync_control_d;
3062                            end if;
3063                        end process;
3064                    
3065                        -----------------------------------------------------------------------------------------------
3066                        -- TXT Buffer pointer registering
3067                        -----------------------------------------------------------------------------------------------
3068                        txtb_ptr_reg_proc : process(clk_sys, res_n)
3069                        begin
3070       1/1                  if (res_n = '0') then
3071       1/1                      txtb_ptr_q &lt;= 0;
3072                            elsif (rising_edge(clk_sys)) then
3073       1/1                      if (txtb_clk_en_d = '1') then
3074       1/1                          txtb_ptr_q &lt;= txtb_ptr_d;
3075                                end if;
3076                            end if;
3077                        end process;
3078                    
3079                        -- Enable memory only when pointer changes. This allows clocking the memory only when new read
3080                        -- data are to be read!
3081                        txtb_clk_en_d &lt;= '1' when (txtb_ptr_q /= txtb_ptr_d and txtb_gate_mem_read = '0')
3082                                             else
3083                                         '0';
3084                    
3085                        -----------------------------------------------------------------------------------------------
3086                        -- Register clock enable! Data need to be loaded from TXT Buffer RAM after address has changed!
3087                        -----------------------------------------------------------------------------------------------
3088                        txtb_ce_reg_proc : process(clk_sys, res_n)
3089                        begin
3090       1/1                  if (res_n = '0') then
3091       1/1                      txtb_clk_en_q &lt;= '0';
3092                            elsif (rising_edge(clk_sys)) then
3093       1/1                      txtb_clk_en_q &lt;= txtb_clk_en_d;
3094                            end if;
3095                        end process;
3096                    
3097                        -----------------------------------------------------------------------------------------------
3098                        -- Frame transmission (transmitter) started without SOF!
3099                        -----------------------------------------------------------------------------------------------
3100                        tx_frame_no_sof_proc : process(clk_sys, res_n)
3101                        begin
3102       1/1                  if (res_n = '0') then
3103       1/1                      tx_frame_no_sof_q &lt;= '0';
3104                            elsif (rising_edge(clk_sys)) then
3105       1/1                      if (rx_trigger = '1') then
3106       1/1                          tx_frame_no_sof_q &lt;= tx_frame_no_sof_d;
3107                                end if;
3108                            end if;
3109                        end process;
3110                    
3111                        -----------------------------------------------------------------------------------------------
3112                        -- Registering value from previous bit of CAN_RX signal
3113                        -----------------------------------------------------------------------------------------------
3114                        prev_rx_data_reg_proc : process(res_n, clk_sys)
3115                        begin
3116       1/1                  if (res_n = '0') then
3117       1/1                      rx_data_nbs_prev &lt;= RECESSIVE;
3118                            elsif (rising_edge(clk_sys)) then
3119       1/1                      if (rx_trigger = '1') then
3120       1/1                          rx_data_nbs_prev &lt;= rx_data_nbs;
3121                                end if;
3122                            end if;
3123                        end process;
3124                    
3125                        -----------------------------------------------------------------------------------------------
3126                        -- Remembering ACK error. Needed by transmitter sending passive error frame due to ACK error.
3127                        -----------------------------------------------------------------------------------------------
3128                        ack_err_flag_proc : process(clk_sys, res_n)
3129                        begin
3130       1/1                  if (res_n = '0') then
3131       1/1                      ack_err_flag &lt;= '0';
3132                            elsif (rising_edge(clk_sys)) then
3133       1/1                      if (ack_err_i = '1' and rx_trigger = '1') then
3134       1/1                          ack_err_flag &lt;= '1';
3135                                elsif (ack_err_flag_clr = '1') then
3136       1/1                          ack_err_flag &lt;= '0';
3137                                end if;
3138                            end if;
3139                        end process;
3140                    
3141                        -----------------------------------------------------------------------------------------------
3142                        -- Protocol exception status
3143                        -----------------------------------------------------------------------------------------------
3144                        pexs_proc : process(clk_sys, res_n)
3145                        begin
3146       1/1                  if (res_n = '0') then
3147       1/1                      mr_status_pexs &lt;= '0';
3148                            elsif (rising_edge(clk_sys)) then
3149       1/1                      if (pexs_set = '1') then
3150       1/1                          mr_status_pexs &lt;= '1';
3151                                elsif (mr_command_cpexs = '1') then
3152       1/1                          mr_status_pexs &lt;= '0';
</pre>
<hr>
<a name="inst_tag_217_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod85.html#inst_tag_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>626</td><td>604</td><td>96.49</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>626</td><td>604</td><td>96.49</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       744
 EXPRESSION ((TRAN_FRAME_VALID = '1') AND (MR_MODE_BMM = '0') AND (MR_MODE_ROM = '0'))
            -------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       744
 SUB-EXPRESSION ((TRAN_FRAME_VALID = '1') AND (MR_MODE_BMM = '0') AND (MR_MODE_ROM = '0'))
                 ------------1-----------     ---------2---------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       750
 EXPRESSION ((TRAN_FRAME_TYPE = '1') AND (MR_MODE_FDE = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       750
 SUB-EXPRESSION ((TRAN_FRAME_TYPE = '1') AND (MR_MODE_FDE = '1'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 EXPRESSION ((TRAN_DLC = &quot;0000&quot;) OR ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0')))
            --------------------------------------1-------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 SUB-EXPRESSION ((TRAN_DLC = &quot;0000&quot;) OR ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0')))
                 ---------1---------    -------------------------2-------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       754
 SUB-EXPRESSION ((TRAN_IS_RTR = '1') AND (TRAN_FRAME_TYPE_I = '0'))
                 ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 EXPRESSION ((REC_IS_RTR = '1') OR (REC_DLC_D = &quot;0000&quot;))
            ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       759
 SUB-EXPRESSION ((REC_IS_RTR = '1') OR (REC_DLC_D = &quot;0000&quot;))
                 ---------1--------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 EXPRESSION ((IS_TRANSMITTER = '1') AND (NO_DATA_TRANSMITTER = '1'))
            ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       763
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (NO_DATA_TRANSMITTER = '1'))
                 -----------1----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 EXPRESSION ((IS_RECEIVER = '1') AND (NO_DATA_RECEIVER = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       765
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (NO_DATA_RECEIVER = '1'))
                 ---------1---------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 EXPRESSION ((IS_ERR_PASSIVE = '1') AND (IS_TRANSMITTER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       769
 SUB-EXPRESSION ((IS_ERR_PASSIVE = '1') AND (IS_TRANSMITTER = '1'))
                 -----------1----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       773
 EXPRESSION ((TRAN_IDENT_TYPE = '1') OR (IS_RECEIVER = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       773
 SUB-EXPRESSION ((TRAN_IDENT_TYPE = '1') OR (IS_RECEIVER = '1'))
                 -----------1-----------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TX_DATA_WBS = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
            -----------------------------------------------1-----------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       777
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TX_DATA_WBS = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
                 -----------1----------     ---------2---------     ---------3---------     ---------4--------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION ((MR_SETTINGS_RTRLE = '1') AND (RETR_LIMIT_REACHED = '1'))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 SUB-EXPRESSION ((MR_SETTINGS_RTRLE = '1') AND (RETR_LIMIT_REACHED = '1'))
                 ------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1'))
            ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       786
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1'))
                 -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1'))
                 ---------1---------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       792
 EXPRESSION ((MR_SETTINGS_NISOFD = '0') AND (IS_FD_FRAME = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       792
 SUB-EXPRESSION ((MR_SETTINGS_NISOFD = '0') AND (IS_FD_FRAME = '1'))
                 -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 SUB-EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
                 -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       797
 EXPRESSION (RX_DATA_NBS = '0')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 EXPRESSION 
 Number  Term
      1  ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM_WAIT) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_FLAG) OR (CURR_STATE = S_PC_OVR_DELIM_WAIT) OR (CURR_STATE = S_PC_OVR_DELIM))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       804
 SUB-EXPRESSION 
 Number  Term
      1  (CURR_STATE = S_PC_ACT_ERR_FLAG) OR 
      2  (CURR_STATE = S_PC_PAS_ERR_FLAG) OR 
      3  (CURR_STATE = S_PC_ERR_DELIM_WAIT) OR 
      4  (CURR_STATE = S_PC_ERR_DELIM) OR 
      5  (CURR_STATE = S_PC_OVR_FLAG) OR 
      6  (CURR_STATE = S_PC_OVR_DELIM_WAIT) OR 
      7  (CURR_STATE = S_PC_OVR_DELIM))
</pre>
<table class="noborder">
<col span="7" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>-7-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       814
 EXPRESSION ((MR_MODE_FDE = '0') AND (MR_SETTINGS_PEX = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       814
 SUB-EXPRESSION ((MR_MODE_FDE = '0') AND (MR_SETTINGS_PEX = '1'))
                 ---------1---------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 EXPRESSION ((MR_MODE_FDE = '1') AND (MR_SETTINGS_PEX = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       819
 SUB-EXPRESSION ((MR_MODE_FDE = '1') AND (MR_SETTINGS_PEX = '1'))
                 ---------1---------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       841
 EXPRESSION (TXTB_PTR_D &gt; TXTB_NUM_WORDS_GATE)
            -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (TO_INTEGER(UNSIGNED(TRAN_DATA_LENGTH)) &gt; 16))
            ----------------------------------------------------1---------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (TO_INTEGER(UNSIGNED(TRAN_DATA_LENGTH)) &gt; 16))
                 -----------1----------     ------------2------------     ----------------------3----------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (TO_INTEGER(UNSIGNED(REC_DATA_LENGTH)) &gt; 16))
            ------------------------------------------------1------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (TO_INTEGER(UNSIGNED(REC_DATA_LENGTH)) &gt; 16))
                 ---------1---------     -----------2----------     ----------------------3---------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       856
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (CRC_USE_21 = '0'))
            --------------------------------------1--------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       856
 SUB-EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '1') AND (CRC_USE_21 = '0'))
                 -----------1----------     ------------2------------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       859
 EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (CRC_USE_21 = '0'))
            -----------------------------------1-----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       859
 SUB-EXPRESSION ((IS_RECEIVER = '1') AND (REC_FRAME_TYPE = '1') AND (CRC_USE_21 = '0'))
                 ---------1---------     -----------2----------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       865
 EXPRESSION (CRC_USE_21 = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       866
 EXPRESSION (CRC_USE_17 = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       869
 EXPRESSION (CRC_SRC_I = C_CRC15_SRC)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       870
 EXPRESSION (CRC_SRC_I = C_CRC17_SRC)
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       901
 EXPRESSION (IS_TRANSMITTER = '1')
            -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       925
 EXPRESSION ((RX_TRIGGER = '1') AND (CLR_BUS_OFF_RST_FLG = '1'))
             ---------1--------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1038
 EXPRESSION ((RX_DATA_NBS = '1') AND (PEX_ON_RES_ENABLE = '1'))
             ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1234
 EXPRESSION ((REINTEG_CTR_EXPIRED = '1') AND (CTRL_CTR_ZERO = '1'))
             -------------1-------------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1499
 EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE))
             ---------------1--------------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1506
 EXPRESSION ((IS_TRANSMITTER = '1') AND (BLOCK_TXTB_UNLOCK = '0'))
             -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1551
 EXPRESSION ((RX_DATA_NBS = '0') OR (SYNC_EDGE = '1'))
             ---------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 EXPRESSION ((SYNC_EDGE = '1') AND ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) ))
             --------1--------     ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 SUB-EXPRESSION ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) )
                      ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1560
 SUB-EXPRESSION ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1638
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1665
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_IDENT_TYPE = '0'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1666
 EXPRESSION ((TRAN_FRAME_TYPE_I = '1') OR (TRAN_IS_RTR = '0'))
             ------------1------------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1671
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1690
 EXPRESSION ((IDE_IS_ARBITRATION = '1') AND (ARBITRATION_LOST_CONDITION = '1'))
             -------------1------------     -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1708
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1712
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_IDENT_TYPE = '0'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1751
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1786
 EXPRESSION ((TX_DATA_WBS = '0') AND (RX_DATA_NBS = '1'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1810
 EXPRESSION ((RX_DATA_NBS = '1') AND (MR_MODE_FDE = '0'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1890
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_FRAME_TYPE_I = '0'))
             -----------1----------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1898
 EXPRESSION ((RX_DATA_NBS = '1') AND (MR_MODE_FDE = '0'))
             ---------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1924
 EXPRESSION ((IS_TRANSMITTER = '1') AND (TRAN_BRS = '0'))
             -----------1----------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1928
 EXPRESSION ((RX_DATA_NBS = '1') AND (RX_TRIGGER = '1'))
             ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1948
 EXPRESSION ((IS_TRANSMITTER = '1') AND (IS_ERR_ACTIVE = '1'))
             -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2045
 EXPRESSION ((CTRL_COUNTED_BYTE = '1') AND (CTRL_COUNTED_BYTE_INDEX = &quot;11&quot;) AND (CTRL_CTR_ZERO = '0'))
             ------------1------------     ----------------2---------------     ----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2127
 EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE))
             ---------------1--------------    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2142
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (MR_MODE_ACF = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2151
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (RX_DATA_NBS = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2155
 EXPRESSION ((IS_TRANSMITTER = '1') AND (MR_MODE_STM = '0') AND (RX_DATA_NBS = '1'))
             -----------1----------     ---------2---------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2168
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (MR_MODE_ACF = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2177
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '1') AND (RX_DATA_NBS = '0'))
             ---------1---------     --------2--------     ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2194
 EXPRESSION ((IS_TRANSMITTER = '1') AND (MR_MODE_STM = '0') AND (RX_DATA_NBS = '1') AND (RX_DATA_NBS_PREV = '1'))
             -----------1----------     ---------2---------     ---------3---------     ------------4-----------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2215
 EXPRESSION ((IS_RECEIVER = '1') AND (CRC_MATCH = '0'))
             ---------1---------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2256
 EXPRESSION ((CTRL_CTR_ONE = '1') AND (RX_DATA_NBS = '1'))
             ----------1---------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2286
 EXPRESSION ((CTRL_CTR_ZERO = '1') AND (IS_BUS_OFF = '0'))
             ----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2306
 EXPRESSION ((TX_FRAME_READY = '1') AND (GO_TO_SUSPEND = '0'))
             -----------1----------     ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2328
 EXPRESSION ((RX_DATA_NBS = '1') AND (TX_FRAME_READY = '0') AND (GO_TO_SUSPEND = '0'))
             ---------1---------     -----------2----------     ----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2335
 EXPRESSION ((RX_DATA_NBS = '0') AND (IS_BUS_OFF = '0'))
             ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2347
 EXPRESSION ((CTRL_CTR_ZERO = '1') OR (CTRL_CTR_ONE = '1'))
             ----------1----------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2458
 EXPRESSION ((RX_DATA_NBS = '0') OR (SYNC_EDGE = '1'))
             ---------1---------    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 EXPRESSION ((SYNC_EDGE = '1') AND ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) ))
             --------1--------     ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 SUB-EXPRESSION ( NOT ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0')) )
                      ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2467
 SUB-EXPRESSION ((MR_SETTINGS_PEX = '0') AND (MR_MODE_FDE = '0'))
                 -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2479
 EXPRESSION ((CTRL_CTR_ZERO = '1') AND (REINTEG_CTR_EXPIRED = '0'))
             ----------1----------     -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2484
 EXPRESSION ((REINTEG_CTR_EXPIRED = '1') AND (CTRL_CTR_ZERO = '1') AND (RX_TRIGGER = '1'))
             -------------1-------------     ----------2----------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2533
 EXPRESSION ((ACK_ERR_FLAG = '1') AND (RX_DATA_NBS = '0') AND (RX_TRIGGER = '1'))
             ----------1---------     ---------2---------     ---------3--------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2564
 EXPRESSION ((RX_DATA_NBS = '0') AND (FIRST_ERR_DELIM_Q = '1'))
             ---------1---------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2706
 EXPRESSION ((TICK_STATE_REG = '1') AND (CTRL_SIGNAL_UPD = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2706
 SUB-EXPRESSION ((TICK_STATE_REG = '1') AND (CTRL_SIGNAL_UPD = '1'))
                 -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2729
 EXPRESSION (CURR_STATE = S_PC_OFF)
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2730
 EXPRESSION (CTRL_SIGNAL_UPD = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2731
 EXPRESSION (CTRL_CTR_PLOAD_UNALIGED = '1')
            ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 EXPRESSION (((IS_RECEIVER = '1') OR (MR_SETTINGS_ILBP = '1')) AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
             ------------------------1------------------------     ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 SUB-EXPRESSION ((IS_RECEIVER = '1') OR (MR_SETTINGS_ILBP = '1'))
                 ---------1---------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2751
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2767
 EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2767
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2796
 EXPRESSION (RX_STORE_BASE_ID_I AND RX_TRIGGER)
             ---------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2797
 EXPRESSION (RX_STORE_EXT_ID_I AND RX_TRIGGER)
             --------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2798
 EXPRESSION (RX_STORE_IDE_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2799
 EXPRESSION (RX_STORE_RTR_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2800
 EXPRESSION (RX_STORE_EDL_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2801
 EXPRESSION (RX_STORE_DLC_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2802
 EXPRESSION (RX_STORE_ESI_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2803
 EXPRESSION (RX_STORE_BRS_I AND RX_TRIGGER)
             -------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2804
 EXPRESSION (RX_STORE_STUFF_COUNT_I AND RX_TRIGGER)
             -----------1----------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2810
 EXPRESSION (TX_LOAD_BASE_ID_I AND RX_TRIGGER)
             --------1--------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2811
 EXPRESSION (TX_LOAD_EXT_ID_I AND RX_TRIGGER)
             --------1-------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2812
 EXPRESSION (TX_LOAD_DLC_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2813
 EXPRESSION (TX_LOAD_DATA_WORD_I AND RX_TRIGGER)
             ---------1---------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2814
 EXPRESSION (TX_LOAD_STUFF_COUNT_I AND RX_TRIGGER)
             ----------1----------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2815
 EXPRESSION (TX_LOAD_CRC_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2820
 EXPRESSION ((TX_SHIFT_ENA_I = '1') AND (IS_TRANSMITTER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2820
 SUB-EXPRESSION ((TX_SHIFT_ENA_I = '1') AND (IS_TRANSMITTER = '1'))
                 -----------1----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2827
 EXPRESSION (FORM_ERR_I AND RX_TRIGGER)
             -----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2828
 EXPRESSION (ACK_ERR_I AND RX_TRIGGER)
             ----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2829
 EXPRESSION (CRC_ERR_I AND RX_TRIGGER)
             ----1----     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2830
 EXPRESSION (BIT_ERR_ARB_I AND RX_TRIGGER)
             ------1------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2831
 EXPRESSION (DECREMENT_REC_I AND RX_TRIGGER)
             -------1-------     -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2836
 EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1') AND (MR_SSP_CFG_SSP_SRC /= SSP_SRC_NO_SSP))
            ---------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2836
 SUB-EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1') AND (MR_SSP_CFG_SSP_SRC /= SSP_SRC_NO_SSP))
                 ---------------1--------------     -----------2----------     -------------------3------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2841
 EXPRESSION (SP_CONTROL_SWITCH_NOMINAL = '1')
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2843
 EXPRESSION (SWITCH_TO_SSP = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2845
 EXPRESSION (SP_CONTROL_SWITCH_DATA = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2849
 EXPRESSION (SP_CONTROL_SWITCH_NOMINAL = '1')
            ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2850
 EXPRESSION (SP_CONTROL_SWITCH_DATA = '1')
            ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2864
 EXPRESSION (BR_SHIFTED_I = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2872
 EXPRESSION (CURR_STATE = S_PC_ACT_ERR_FLAG)
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2873
 EXPRESSION (CURR_STATE = S_PC_OVR_FLAG)
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2891
 EXPRESSION ((PRIMARY_ERR_I = '1') AND (RX_TRIGGER = '1'))
            -----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2891
 SUB-EXPRESSION ((PRIMARY_ERR_I = '1') AND (RX_TRIGGER = '1'))
                 ----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2895
 EXPRESSION ((ERR_DELIM_LATE_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2895
 SUB-EXPRESSION ((ERR_DELIM_LATE_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2899
 EXPRESSION ((SET_ERR_ACTIVE_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2899
 SUB-EXPRESSION ((SET_ERR_ACTIVE_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2903
 EXPRESSION ((RX_CLEAR_I = '1') AND (RX_TRIGGER = '1'))
            ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2903
 SUB-EXPRESSION ((RX_CLEAR_I = '1') AND (RX_TRIGGER = '1'))
                 ---------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2913
 EXPRESSION (BIT_ERR_DISABLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2914
 EXPRESSION ((BIT_ERR_DISABLE_RECEIVER = '1') AND (IS_RECEIVER = '1'))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2914
 SUB-EXPRESSION ((BIT_ERR_DISABLE_RECEIVER = '1') AND (IS_RECEIVER = '1'))
                 ----------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2924
 EXPRESSION ((RETR_CTR_CLEAR_I = '1') OR (MR_SETTINGS_RTRLE = '0') OR (IS_RECEIVER = '1') OR (RETR_CTR_ADD_BLOCK = '1'))
            ------------------------------------------------------1-----------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2924
 SUB-EXPRESSION ((RETR_CTR_CLEAR_I = '1') OR (MR_SETTINGS_RTRLE = '0') OR (IS_RECEIVER = '1') OR (RETR_CTR_ADD_BLOCK = '1'))
                 ------------1-----------    ------------2------------    ---------3---------    -------------4------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2926
 EXPRESSION ((ARBITRATION_LOST_I = '1') AND (RX_TRIGGER = '1'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2926
 SUB-EXPRESSION ((ARBITRATION_LOST_I = '1') AND (RX_TRIGGER = '1'))
                 -------------1------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2927
 EXPRESSION (ERR_FRM_REQ = '1')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2935
 EXPRESSION ((TXTB_HW_CMD_D.VALID = '1') AND (RX_TRIGGER = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2935
 SUB-EXPRESSION ((TXTB_HW_CMD_D.VALID = '1') AND (RX_TRIGGER = '1'))
                 -------------1-------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2936
 EXPRESSION (TXTB_HW_CMD_D.FAILED = '1')
            --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2959
 EXPRESSION ((SOF_PULSE_I = '1') AND (RX_TRIGGER = '1'))
            ----------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2959
 SUB-EXPRESSION ((SOF_PULSE_I = '1') AND (RX_TRIGGER = '1'))
                 ---------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2966
 EXPRESSION ((COMPL_CTR_ENA_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2966
 SUB-EXPRESSION ((COMPL_CTR_ENA_I = '1') AND (RX_TRIGGER = '1'))
                 -----------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2973
 EXPRESSION ((SET_TRANSMITTER_I = '1') AND (RX_TRIGGER = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2973
 SUB-EXPRESSION ((SET_TRANSMITTER_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1------------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2977
 EXPRESSION ((SET_RECEIVER_I = '1') AND (RX_TRIGGER = '1'))
            -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2977
 SUB-EXPRESSION ((SET_RECEIVER_I = '1') AND (RX_TRIGGER = '1'))
                 -----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 EXPRESSION ((SET_IDLE_I = '1') AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
            ----------------------------------1---------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 SUB-EXPRESSION ((SET_IDLE_I = '1') AND ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1')))
                 ---------1--------     ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2986
 SUB-EXPRESSION ((RX_TRIGGER = '1') OR (ERR_FRM_REQ = '1'))
                 ---------1--------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2999
 EXPRESSION (CRC_SPEC_ENABLE_I = '1')
            ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3000
 EXPRESSION (IS_ARBITRATION_I = '1')
            ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3001
 EXPRESSION (IS_RECEIVER = '1')
            ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3004
 EXPRESSION ((LOAD_INIT_VECT_I = '1') AND (RX_TRIGGER = '1'))
            ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3004
 SUB-EXPRESSION ((LOAD_INIT_VECT_I = '1') AND (RX_TRIGGER = '1'))
                 ------------1-----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 EXPRESSION 
 Number  Term
      1  (((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1')) OR (SP_CONTROL_Q_I = SECONDARY_SAMPLE) OR ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1')))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION 
 Number  Term
      1  ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1')) OR 
      2  (SP_CONTROL_Q_I = SECONDARY_SAMPLE) OR 
      3  ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1')))
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION ((SP_CONTROL_SWITCH_DATA = '1') AND (IS_TRANSMITTER = '1'))
                 ---------------1--------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3048
 SUB-EXPRESSION ((SP_CONTROL_Q_I = DATA_SAMPLE) AND (IS_TRANSMITTER = '1'))
                 ---------------1--------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3052
 EXPRESSION (PERFORM_HSYNC = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3081
 EXPRESSION ((TXTB_PTR_Q /= TXTB_PTR_D) AND (TXTB_GATE_MEM_READ = '0'))
            -----------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3081
 SUB-EXPRESSION ((TXTB_PTR_Q /= TXTB_PTR_D) AND (TXTB_GATE_MEM_READ = '0'))
                 -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3133
 EXPRESSION ((ACK_ERR_I = '1') AND (RX_TRIGGER = '1'))
             --------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3186
 EXPRESSION ((CRC_USE_17 = '1') AND (CRC_USE_21 = '1'))
             ---------1--------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3190
 EXPRESSION ((RX_TRIGGER = '1') AND (ERR_FRM_REQ = '1'))
             ---------1--------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3194
 EXPRESSION ((REC_IS_RTR = '1') AND (REC_FRAME_TYPE = '1'))
             ---------1--------     -----------2----------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3205
 EXPRESSION 
 Number  Term
      1  (ERR_FRM_REQ = '1') AND 
      2  ((CURR_STATE = S_PC_OFF) OR (CURR_STATE = S_PC_INTEGRATING) OR (CURR_STATE = S_PC_IDLE) OR (CURR_STATE = S_PC_INTERMISSION) OR (CURR_STATE = S_PC_SUSPEND) OR (CURR_STATE = S_PC_REINTEGRATING)))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3205
 SUB-EXPRESSION 
 Number  Term
      1  (CURR_STATE = S_PC_OFF) OR 
      2  (CURR_STATE = S_PC_INTEGRATING) OR 
      3  (CURR_STATE = S_PC_IDLE) OR 
      4  (CURR_STATE = S_PC_INTERMISSION) OR 
      5  (CURR_STATE = S_PC_SUSPEND) OR 
      6  (CURR_STATE = S_PC_REINTEGRATING))
</pre>
<table class="noborder">
<col span="6" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3212
 EXPRESSION ((SP_CONTROL_Q_I = SECONDARY_SAMPLE) AND (IS_RECEIVER = '1'))
             -----------------1-----------------     ---------2---------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3216
 EXPRESSION ((CURR_STATE = S_PC_SOF) AND (IS_RECEIVER = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3222
 EXPRESSION 
 Number  Term
      1  ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_DELIM)) AND 
      2  (MR_MODE_ROM = '1'))
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       3222
 EXPRESSION (((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_DELIM)) AND (MR_MODE_ROM = '1'))
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       3222
 SUB-EXPRESSION ((CURR_STATE = S_PC_ACT_ERR_FLAG) OR (CURR_STATE = S_PC_PAS_ERR_FLAG) OR (CURR_STATE = S_PC_ERR_DELIM) OR (CURR_STATE = S_PC_OVR_DELIM))
                 ----------------1---------------    ----------------2---------------    --------------3--------------    --------------4--------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3226
 EXPRESSION ((MR_MODE_ROM = '1') AND (IS_TRANSMITTER = '1'))
             ---------1---------     -----------2----------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3230
 EXPRESSION (((STUFF_ENABLE = '1') OR (DESTUFF_ENABLE = '1')) AND (CURR_STATE = S_PC_EOF))
             ------------------------1-----------------------     -----------2-----------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr><pre class="code">
 LINE       3230
 EXPRESSION (((STUFF_ENABLE = '1') OR (DESTUFF_ENABLE = '1')) AND (CURR_STATE = S_PC_EOF))
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>

</table>
<br clear=all>
<pre class="code"> LINE       3230
 SUB-EXPRESSION ((STUFF_ENABLE = '1') OR (DESTUFF_ENABLE = '1'))
                 ----------1---------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3249
 EXPRESSION ((CURR_STATE = S_PC_BASE_ID) AND (ERR_FRM_REQ = '1'))
             -------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3252
 EXPRESSION ((CURR_STATE = S_PC_EXT_ID) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3255
 EXPRESSION ((CURR_STATE = S_PC_RTR_SRR_R1) AND (ERR_FRM_REQ = '1'))
             ---------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3258
 EXPRESSION ((CURR_STATE = S_PC_IDE) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3261
 EXPRESSION ((CURR_STATE = S_PC_RTR_R1) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3264
 EXPRESSION ((CURR_STATE = S_PC_EDL_R1) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3267
 EXPRESSION ((CURR_STATE = S_PC_R0_EXT) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3270
 EXPRESSION ((CURR_STATE = S_PC_R0_FD) AND (ERR_FRM_REQ = '1'))
             ------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3273
 EXPRESSION ((CURR_STATE = S_PC_EDL_R0) AND (ERR_FRM_REQ = '1'))
             -------------1------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3276
 EXPRESSION ((CURR_STATE = S_PC_ESI) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3279
 EXPRESSION ((CURR_STATE = S_PC_DLC) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3282
 EXPRESSION ((CURR_STATE = S_PC_DATA) AND (ERR_FRM_REQ = '1'))
             ------------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3285
 EXPRESSION ((CURR_STATE = S_PC_STUFF_COUNT) AND (ERR_FRM_REQ = '1'))
             ---------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3288
 EXPRESSION ((CURR_STATE = S_PC_CRC) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3291
 EXPRESSION ((CURR_STATE = S_PC_CRC_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3294
 EXPRESSION ((CURR_STATE = S_PC_ACK) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3297
 EXPRESSION ((CURR_STATE = S_PC_EOF) AND (ERR_FRM_REQ = '1'))
             -----------1-----------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3300
 EXPRESSION ((CURR_STATE = S_PC_ACT_ERR_FLAG) AND (ERR_FRM_REQ = '1'))
             ----------------1---------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3303
 EXPRESSION ((CURR_STATE = S_PC_OVR_FLAG) AND (ERR_FRM_REQ = '1'))
             --------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3306
 EXPRESSION ((CURR_STATE = S_PC_OVR_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3309
 EXPRESSION ((CURR_STATE = S_PC_ERR_DELIM) AND (ERR_FRM_REQ = '1'))
             --------------1--------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3315
 EXPRESSION ((CURR_STATE = S_PC_EOF) AND (NEXT_STATE = S_PC_OVR_FLAG))
             -----------1-----------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3318
 EXPRESSION ((CURR_STATE = S_PC_INTERMISSION) AND (NEXT_STATE = S_PC_OVR_FLAG))
             ----------------1---------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3321
 EXPRESSION ((CURR_STATE = S_PC_ERR_DELIM) AND (NEXT_STATE = S_PC_OVR_FLAG))
             --------------1--------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3324
 EXPRESSION ((CURR_STATE = S_PC_OVR_DELIM) AND (NEXT_STATE = S_PC_OVR_FLAG))
             --------------1--------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3330
 EXPRESSION ((PEX_ON_FDF_ENABLE = '1') AND (MR_STATUS_PEXS = '1'))
             ------------1------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3333
 EXPRESSION ((PEX_ON_RES_ENABLE = '1') AND (MR_STATUS_PEXS = '1'))
             ------------1------------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3336
 EXPRESSION ((CURR_STATE = S_PC_R0_FD) AND (PEXS_SET = '1'))
             ------------1------------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3339
 EXPRESSION ((CURR_STATE = S_PC_EDL_R1) AND (PEXS_SET = '1'))
             -------------1------------     --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3345
 EXPRESSION ((CURR_STATE = S_PC_BASE_ID) AND (ARBITRATION_LOST_I = '1'))
             -------------1-------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3348
 EXPRESSION ((CURR_STATE = S_PC_RTR_SRR_R1) AND (ARBITRATION_LOST_I = '1'))
             ---------------1--------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3351
 EXPRESSION ((CURR_STATE = S_PC_IDE) AND (ARBITRATION_LOST_I = '1'))
             -----------1-----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3354
 EXPRESSION ((CURR_STATE = S_PC_EXT_ID) AND (ARBITRATION_LOST_I = '1'))
             -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3357
 EXPRESSION ((CURR_STATE = S_PC_RTR_R1) AND (ARBITRATION_LOST_I = '1'))
             -------------1------------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_217_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod85.html#inst_tag_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">254</td>
<td class="rt">248</td>
<td class="rt">97.64 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">710</td>
<td class="rt">676</td>
<td class="rt">95.21 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">355</td>
<td class="rt">338</td>
<td class="rt">95.21 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">355</td>
<td class="rt">338</td>
<td class="rt">95.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">139</td>
<td class="rt">137</td>
<td class="rt">98.56 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">354</td>
<td class="rt">348</td>
<td class="rt">98.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">177</td>
<td class="rt">174</td>
<td class="rt">98.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">177</td>
<td class="rt">174</td>
<td class="rt">98.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">115</td>
<td class="rt">111</td>
<td class="rt">96.52 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">356</td>
<td class="rt">328</td>
<td class="rt">92.13 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">178</td>
<td class="rt">164</td>
<td class="rt">92.13 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">178</td>
<td class="rt">164</td>
<td class="rt">92.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_TRIGGER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ERR_FRM_REQ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_DATA_WBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_NBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_METADATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STORE_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_ABORT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SOF_PULSE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_FRAME_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_HW_CMD.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TX_LOAD_BASE_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_EXT_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_DLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_DATA_WORD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_LOAD_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_SHIFT_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_DOMINANT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_BASE_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_EXT_ID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_IDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_EDL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_DLC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_ESI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_STORE_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_SHIFT_ENA[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_SHIFT_IN_SEL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REC_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC_D[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC_Q[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_PLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CTRL_CTR_ZERO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_ONE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_COUNTED_BYTE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_COUNTED_BYTE_INDEX[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CTRL_CTR_MEM_INDEX[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>COMPL_CTR_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ARBITRATION_PART[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>REINTEG_CTR_EXPIRED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RETR_CTR_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RETR_CTR_ADD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RETR_LIMIT_REACHED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FORM_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACK_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CHECK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_MATCH</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CRC_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CLEAR_MATCH_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DESTUFF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_LENGTH[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>STUFF_LENGTH[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>FIXED_STUFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_FRAME_NO_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ARBITRATION_LOST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PRIMARY_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ACT_ERR_OVR_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SET_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ERR_DELIM_LATE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DECREMENT_REC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_AFTER_ACK_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SP_CONTROL[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SP_CONTROL_Q[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NBT_CTRS_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DBT_CTRS_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SYNC_CONTROL[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SSP_RESET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_DELAY_MEAS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TRAN_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_SPEC_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CRC_CALC_FROM_RX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>LOAD_INIT_VECT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BIT_ERR_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BR_SHIFTED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>BTMC_RESET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DBT_MEASURE_START</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GEN_FIRST_SSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SYNC_EDGE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>STATE_REG_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NO_DATA_FIELD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_CTR_PLOAD_UNALIGED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_USE_21</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_USE_17</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_SRC_I[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_LENGTH_I[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CRC_LENGTH_I[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_LENGTH_I[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TRAN_DATA_LENGTH[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_DATA_LENGTH[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_DATA_LENGTH_C[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_C[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_SHIFTED_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_SHIFTED_C[9:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_SUB_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_SUB_C[9:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_LENGTH_BITS_C[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>DATA_LENGTH_BITS_C[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_FD_FRAME</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_START</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_READY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IDE_IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ARBITRATION_LOST_CONDITION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ARBITRATION_LOST_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_METADATA_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_DATA_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_VALID_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_ABORT_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_D.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.ARBL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_HW_CMD_Q.FAILED</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GO_TO_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GO_TO_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_BASE_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_EXT_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_IDE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_RTR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_EDL_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_DLC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_ESI_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_BRS_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_STORE_STUFF_COUNT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CLEAR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_BASE_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_EXT_ID_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_DLC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_DATA_WORD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_STUFF_COUNT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_LOAD_CRC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_SHIFT_ENA_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FORM_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACK_ERR_FLAG_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_ARB_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_SWITCH_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_SWITCH_NOMINAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SWITCH_TO_SSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_D[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SP_CONTROL_Q_I[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SSP_RESET_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SYNC_CONTROL_D[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SYNC_CONTROL_Q[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PERFORM_HSYNC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PRIMARY_ERR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ERR_DELIM_LATE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_ERR_ACTIVE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_TRANSMITTER_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_RECEIVER_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SET_IDLE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FIRST_ERR_DELIM_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FIRST_ERR_DELIM_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STUFF_ENABLE_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STUFF_ENABLE_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DESTUFF_ENABLE_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DESTUFF_ENABLE_CLEAR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_DISABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BIT_ERR_DISABLE_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOF_PULSE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMPL_CTR_ENA_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TICK_STATE_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BR_SHIFTED_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_ARBITRATION_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CRC_SPEC_ENABLE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>LOAD_INIT_VECT_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_COMMAND_ERCRST_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_CLEAR_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DECREMENT_REC_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_BLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RETR_CTR_ADD_BLOCK_CLR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BLOCK_TXTB_UNLOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_NO_SOF_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_NO_SOF_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTRL_SIGNAL_UPD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLR_BUS_OFF_RST_FLG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEX_ON_FDF_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEX_ON_RES_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_DATA_NBS_PREV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PEXS_SET</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_FRAME_TYPE_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_CLK_EN_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TXTB_GATE_MEM_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_217_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod85.html#inst_tag_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CURR_STATE</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s8">
<td>Transitions</td>
<td class="rt">128</td>
<td class="rt">111</td>
<td class="rt">86.72 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CURR_STATE</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>S_PC_ACK</td>
<td class="rt">1122</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM</td>
<td class="rt">1129</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1</td>
<td class="rt">1120</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2</td>
<td class="rt">1135</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID</td>
<td class="rt">974</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS</td>
<td class="rt">1041</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC</td>
<td class="rt">1080</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM</td>
<td class="rt">1112</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA</td>
<td class="rt">1083</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC</td>
<td class="rt">1032</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0</td>
<td class="rt">995</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1</td>
<td class="rt">1012</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF</td>
<td class="rt">1147</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM</td>
<td class="rt">1259</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1243</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG</td>
<td class="rt">1261</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI</td>
<td class="rt">1063</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID</td>
<td class="rt">997</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE</td>
<td class="rt">988</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE</td>
<td class="rt">967</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION</td>
<td class="rt">1156</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM</td>
<td class="rt">1277</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT</td>
<td class="rt">1297</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG</td>
<td class="rt">1159</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG</td>
<td class="rt">1307</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT</td>
<td class="rt">1019</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD</td>
<td class="rt">1024</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING</td>
<td class="rt">1227</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1171</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1</td>
<td class="rt">1005</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1</td>
<td class="rt">981</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SOF</td>
<td class="rt">1180</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT</td>
<td class="rt">1078</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND</td>
<td class="rt">1178</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Exclude Annotation</td></tr><tr class="uGreen">
<td nowrap>S_PC_ACK->S_PC_ACK_DELIM</td>
<td class="rt">1129</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_EOF</td>
<td class="rt">1147</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1->S_PC_ACK_FD_2</td>
<td class="rt">1135</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_FD_1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_FD_1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2->S_PC_ACK_DELIM</td>
<td class="rt">1141</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACK_FD_2->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_FD_2->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACK_FD_2->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_ACK_FD_2->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1243</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ACT_ERR_FLAG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_BASE_ID->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BASE_ID->S_PC_RTR_SRR_R1</td>
<td class="rt">981</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_BRS->S_PC_ESI</td>
<td class="rt">1063</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_BRS->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_BRS->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_BRS->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC->S_PC_CRC_DELIM</td>
<td class="rt">1112</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_CRC->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_CRC->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACK</td>
<td class="rt">1122</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACK_FD_1</td>
<td class="rt">1120</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_CRC_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_CRC_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_CRC_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_CRC_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_CRC</td>
<td class="rt">1095</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_DATA->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_DATA->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DATA->S_PC_STUFF_COUNT</td>
<td class="rt">1093</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_CRC</td>
<td class="rt">1080</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_DATA</td>
<td class="rt">1083</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_DLC->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_DLC->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_DLC->S_PC_STUFF_COUNT</td>
<td class="rt">1078</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_DLC</td>
<td class="rt">1049</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_EDL_R0->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_EDL_R0->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R0->S_PC_R0_FD</td>
<td class="rt">1055</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_EDL_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_R0_EXT</td>
<td class="rt">1019</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EDL_R1->S_PC_R0_FD</td>
<td class="rt">1024</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_INTERMISSION</td>
<td class="rt">1156</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_EOF->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_OVR_FLAG</td>
<td class="rt">1159</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EOF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_INTERMISSION</td>
<td class="rt">1288</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_OVR_FLAG</td>
<td class="rt">1286</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ERR_DELIM</td>
<td class="rt">1259</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_ERR_FLAG_TOO_LONG</td>
<td class="rt">1261</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="uRed">
<td nowrap>S_PC_ERR_DELIM_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_ERR_DELIM</td>
<td class="rt">1269</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ERR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_ESI->S_PC_DLC</td>
<td class="rt">1069</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ESI->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_ESI->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="uRed">
<td nowrap>S_PC_ESI->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_EXT_ID->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_EXT_ID->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_EXT_ID->S_PC_RTR_R1</td>
<td class="rt">1005</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_EDL_R0</td>
<td class="rt">995</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_EXT_ID</td>
<td class="rt">997</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_IDE->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDE->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_IDE->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_IDLE->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_BASE_ID</td>
<td class="rt">1217</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_IDLE->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_IDLE->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1215</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_IDLE->S_PC_SOF</td>
<td class="rt">1219</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_INTEGRATING->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING->S_PC_IDLE</td>
<td class="rt">967</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTEGRATING->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTEGRATING->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_INTERMISSION->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_BASE_ID</td>
<td class="rt">1176</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_IDLE</td>
<td class="rt">1182</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_OVR_FLAG</td>
<td class="rt">1188</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_INTERMISSION->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_REINTEGRATING_WAIT</td>
<td class="rt">1171</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_SOF</td>
<td class="rt">1180</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_INTERMISSION->S_PC_SUSPEND</td>
<td class="rt">1178</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OFF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OFF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_OFF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_DELIM->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_INTERMISSION</td>
<td class="rt">1318</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_DELIM->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM->S_PC_OVR_FLAG</td>
<td class="rt">1316</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OVR_DELIM</td>
<td class="rt">1305</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_OVR_FLAG_TOO_LONG</td>
<td class="rt">1307</td>
<td>Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_OVR_DELIM_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_OVR_DELIM_WAIT</td>
<td class="rt">1297</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_OVR_DELIM</td>
<td class="rt">1277</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_OVR_FLAG_TOO_LONG->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_ERR_DELIM_WAIT</td>
<td class="rt">1251</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_PAS_ERR_FLAG->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_EXT->S_PC_DLC</td>
<td class="rt">1032</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_R0_EXT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_R0_EXT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>S_PC_R0_EXT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_BRS</td>
<td class="rt">1041</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_R0_FD->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_R0_FD->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING->S_PC_IDLE</td>
<td class="rt">1235</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_REINTEGRATING_WAIT->S_PC_REINTEGRATING</td>
<td class="rt">1227</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_EDL_R1</td>
<td class="rt">1012</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_RTR_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_RTR_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_IDE</td>
<td class="rt">988</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_RTR_SRR_R1->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SOF->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SOF->S_PC_BASE_ID</td>
<td class="rt">974</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SOF->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SOF->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="wht">
<td nowrap>S_PC_SOF->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_CRC</td>
<td class="rt">1104</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_STUFF_COUNT->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_STUFF_COUNT->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_STUFF_COUNT->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SUSPEND->S_PC_ACT_ERR_FLAG</td>
<td class="rt">945</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_BASE_ID</td>
<td class="rt">1199</td>
<td>Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_IDLE</td>
<td class="rt">1206</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SUSPEND->S_PC_INTEGRATING</td>
<td class="rt">950</td>
<td>Excluded</td>
<td></td>
</tr><tr class="wht">
<td nowrap>S_PC_SUSPEND->S_PC_OFF</td>
<td class="rt">2713</td>
<td>Excluded</td>
<td> Transition reachable only via reset. </td>
</tr><tr class="wht">
<td nowrap>S_PC_SUSPEND->S_PC_PAS_ERR_FLAG</td>
<td class="rt">947</td>
<td>Excluded</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>S_PC_SUSPEND->S_PC_SOF</td>
<td class="rt">1204</td>
<td>Covered</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_217_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod85.html#inst_tag_217" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.PROTOCOL_CONTROL_INST.PROTOCOL_CONTROL_FSM_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">508</td>
<td class="rt">507</td>
<td class="rt">99.80 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">744</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">750</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">754</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">759</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">763</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">773</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">777</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">786</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">792</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">804</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">814</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">819</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">841</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">848</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">856</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">865</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">901</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">920</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">942</td>
<td class="rt">90</td>
<td class="rt">90</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">1484</td>
<td class="rt">236</td>
<td class="rt">235</td>
<td class="rt">99.58 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2706</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2712</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2729</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2742</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2767</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2776</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2836</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2841</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2849</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2864</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2872</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2878</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2891</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2895</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2899</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2913</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2925</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2935</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2946</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2959</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2966</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2973</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2977</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2986</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2999</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3004</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3013</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3031</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3049</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3058</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3070</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3102</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3116</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3130</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3146</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
744            tx_frame_ready <= '1' when (tran_frame_valid = '1' and
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
750            tran_frame_type_i <= FD_CAN when (tran_frame_type = FD_CAN and mr_mode_fde = '1')
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
754            no_data_transmitter <= '1' when (tran_dlc = "0000" or
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
759            no_data_receiver <= '1' when (rec_is_rtr = RTR_FRAME or rec_dlc_d = "0000")
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
763            no_data_field <= '1' when (is_transmitter = '1' and no_data_transmitter = '1')
                                    <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
764                                 else
765                             '1' when (is_receiver = '1' and no_data_receiver = '1')
                                    <font color = "green">-2-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
769            go_to_suspend <= '1' when (is_err_passive = '1' and is_transmitter = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
773            ide_is_arbitration <= '1' when (tran_ident_type = EXTENDED or is_receiver = '1')
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
777            arbitration_lost_condition <= '1' when (is_transmitter = '1' and tx_data_wbs = RECESSIVE and
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            tx_failed <= '1' when (mr_settings_rtrle = '1' and retr_limit_reached = '1')
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
786            is_fd_frame <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN)
                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
787                               else
788                           '1' when (is_receiver = '1' and rec_frame_type = FD_CAN)
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
792            go_to_stuff_count <= '1' when (mr_settings_nisofd = ISO_FD and is_fd_frame = '1')
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796            frame_start <= '1' when (tx_frame_ready = '1' and go_to_suspend = '0') else
                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
797                           '1' when (rx_data_nbs = DOMINANT) else
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
804            block_txtb_unlock <= '1' when (curr_state = s_pc_act_err_flag or
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
814            pex_on_fdf_enable <= '1' when (mr_mode_fde = FDE_DISABLE and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
819            pex_on_res_enable <= '1' when (mr_mode_fde = FDE_ENABLE and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
841            txtb_gate_mem_read <= '1' when (txtb_ptr_d > txtb_num_words_gate)
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848            crc_use_21 <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN and
                                 <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
849                                    to_integer(unsigned(tran_data_length)) > 16)
850                              else
851                          '1' when (is_receiver = '1' and rec_frame_type = FD_CAN and
                                 <font color = "green">-2-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
856            crc_use_17 <= '1' when (is_transmitter = '1' and tran_frame_type_i = FD_CAN and
                                 <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
857                                    crc_use_21 = '0')
858                              else
859                          '1' when (is_receiver = '1' and rec_frame_type = FD_CAN and
                                 <font color = "green">-2-</font>  
                                 <font color = "green">==></font>  
                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
865            crc_src_i <= C_CRC21_SRC when (crc_use_21 = '1') else
                                        <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
866                         C_CRC17_SRC when (crc_use_17 = '1') else
                                        <font color = "green">-2-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
869            crc_length_i <= C_CRC15_DURATION when (crc_src_i = C_CRC15_SRC) else
                                                <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
870                            C_CRC17_DURATION when (crc_src_i = C_CRC17_SRC) else
                                                <font color = "green">-2-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
901            data_length_c <= tran_data_length when (is_transmitter = '1') else
                                                 <font color = "green">-1-</font>  
                                                 <font color = "green">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
920                if (res_n = '0') then
                   <font color = "green">-1-</font>  
921                    mr_command_ercrst_q <= '0';
           <font color = "green">            ==></font>
922                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
923                    if (mr_command_ercrst = '1') then
                       <font color = "green">-3-</font>  
924                        mr_command_ercrst_q <= '1';
           <font color = "green">                ==></font>
925                    elsif (rx_trigger = '1' and clr_bus_off_rst_flg = '1') then
                          <font color = "green">-4-</font>  
926                        mr_command_ercrst_q <= '0';
           <font color = "green">                ==></font>
927                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
928                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
942                if (err_frm_req = '1') then
                   <font color = "green">-1-</font>  
943                    if (mr_mode_rom = ROM_DISABLED) then
                       <font color = "green">-2-</font>  
944                        if (is_err_active = '1') then
                           <font color = "green">-3-</font>  
945                            next_state <= s_pc_act_err_flag;
           <font color = "green">                    ==></font>
946                        else
947                            next_state <= s_pc_pas_err_flag;
           <font color = "green">                    ==></font>
948                        end if;
949                    else
950                        next_state <= s_pc_integrating;
           <font color = "green">                ==></font>
951                    end if;
952        
953                else
954                    case curr_state is
                       <font color = "green">-4-</font>  
955        
956                    ---------------------------------------------------------------------------------------
957                    -- Unit is Off
958                    ---------------------------------------------------------------------------------------
959                    when s_pc_off =>
960                        next_state <= s_pc_integrating;
           <font color = "green">                ==></font>
961        
962                    ---------------------------------------------------------------------------------------
963                    -- Unit is integrating (first integration after enabling)
964                    ---------------------------------------------------------------------------------------
965                    when s_pc_integrating =>
966                        if (ctrl_ctr_zero = '1') then
                           <font color = "green">-5-</font>  
967                            next_state <= s_pc_idle;
           <font color = "green">                    ==></font>
968                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
969        
970                    ---------------------------------------------------------------------------------------
971                    -- Start of frame
972                    ---------------------------------------------------------------------------------------
973                    when s_pc_sof =>
974                        next_state <= s_pc_base_id;
           <font color = "green">                ==></font>
975        
976                    ---------------------------------------------------------------------------------------
977                    -- Base identifier
978                    ---------------------------------------------------------------------------------------
979                    when s_pc_base_id =>
980                        if (ctrl_ctr_zero = '1') then
                           <font color = "green">-6-</font>  
981                            next_state <= s_pc_rtr_srr_r1;
           <font color = "green">                    ==></font>
982                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
983        
984                    ---------------------------------------------------------------------------------------
985                    -- RTR/SRR/R1 bit. First bit after Base identifier.
986                    ---------------------------------------------------------------------------------------
987                    when s_pc_rtr_srr_r1 =>
988                        next_state <= s_pc_ide;
           <font color = "green">                ==></font>
989        
990                    ---------------------------------------------------------------------------------------
991                    -- IDE bit
992                    ---------------------------------------------------------------------------------------
993                    when s_pc_ide =>
994                        if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-7-</font>  
995                           next_state <= s_pc_edl_r0;
           <font color = "green">                   ==></font>
996                        else
997                           next_state <= s_pc_ext_id;
           <font color = "green">                   ==></font>
998                        end if;
999        
1000                   ---------------------------------------------------------------------------------------
1001                   -- Extended identifier
1002                   ---------------------------------------------------------------------------------------
1003                   when s_pc_ext_id =>
1004                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-8-</font>  
1005                           next_state <= s_pc_rtr_r1;
           <font color = "green">                    ==></font>
1006                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1007       
1008                   ---------------------------------------------------------------------------------------
1009                   -- RTR/R1 bit after the Extended identifier
1010                   ---------------------------------------------------------------------------------------
1011                   when s_pc_rtr_r1 =>
1012                       next_state <= s_pc_edl_r1;
           <font color = "green">                ==></font>
1013       
1014                   ---------------------------------------------------------------------------------------
1015                   -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1016                   ---------------------------------------------------------------------------------------
1017                   when s_pc_edl_r1 =>
1018                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-9-</font>  
1019                           next_state <= s_pc_r0_ext;
           <font color = "green">                    ==></font>
1020                       else
1021                           if (pex_on_fdf_enable = '1') then
                               <font color = "green">-10-</font>  
1022                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1023                           else
1024                               next_state <= s_pc_r0_fd;
           <font color = "green">                        ==></font>
1025                           end if;
1026                       end if;
1027       
1028                   ---------------------------------------------------------------------------------------
1029                   -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1030                   ---------------------------------------------------------------------------------------
1031                   when s_pc_r0_ext =>
1032                       next_state <= s_pc_dlc;
           <font color = "green">                ==></font>
1033       
1034                   ---------------------------------------------------------------------------------------
1035                   -- r0(res) bit in CAN FD Frames (both Base and Extended identifier)
1036                   ---------------------------------------------------------------------------------------
1037                   when s_pc_r0_fd =>
1038                       if (rx_data_nbs = RECESSIVE and pex_on_res_enable = '1') then
                           <font color = "green">-11-</font>  
1039                           next_state <= s_pc_integrating;
           <font color = "green">                    ==></font>
1040                       else
1041                           next_state <= s_pc_brs;
           <font color = "green">                    ==></font>
1042                       end if;
1043       
1044                   ---------------------------------------------------------------------------------------
1045                   -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1046                   ---------------------------------------------------------------------------------------
1047                   when s_pc_edl_r0 =>
1048                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-12-</font>  
1049                           next_state <= s_pc_dlc;
           <font color = "green">                    ==></font>
1050                       else
1051                           -- Protocol exception on recessive FDF/EDL in "Classical CAN" configuration
1052                           if (pex_on_fdf_enable = '1') then
                               <font color = "green">-13-</font>  
1053                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1054                           else
1055                               next_state <= s_pc_r0_fd;
           <font color = "green">                        ==></font>
1056                           end if;
1057                       end if;
1058       
1059                   ---------------------------------------------------------------------------------------
1060                   -- BRS (Bit rate shift) Bit
1061                   ---------------------------------------------------------------------------------------
1062                   when s_pc_brs =>
1063                       next_state <= s_pc_esi;
           <font color = "green">                ==></font>
1064       
1065                   ---------------------------------------------------------------------------------------
1066                   -- ESI (Error State Indicator) Bit
1067                   ---------------------------------------------------------------------------------------
1068                   when s_pc_esi =>
1069                       next_state <= s_pc_dlc;
           <font color = "green">                ==></font>
1070       
1071                   ---------------------------------------------------------------------------------------
1072                   -- DLC (Data length code)
1073                   ---------------------------------------------------------------------------------------
1074                   when s_pc_dlc =>
1075                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-14-</font>  
1076                           if (no_data_field = '1') then
                               <font color = "green">-15-</font>  
1077                               if (go_to_stuff_count = '1') then
                                   <font color = "green">-16-</font>  
1078                                   next_state <= s_pc_stuff_count;
           <font color = "green">                            ==></font>
1079                               else
1080                                   next_state <= s_pc_crc;
           <font color = "green">                            ==></font>
1081                               end if;
1082                           else
1083                               next_state <= s_pc_data;
           <font color = "green">                        ==></font>
1084                           end if;
1085                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1086       
1087                   ---------------------------------------------------------------------------------------
1088                   -- Data field
1089                   ---------------------------------------------------------------------------------------
1090                   when s_pc_data =>
1091                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-17-</font>  
1092                           if (go_to_stuff_count = '1') then
                               <font color = "green">-18-</font>  
1093                               next_state <= s_pc_stuff_count;
           <font color = "green">                        ==></font>
1094                           else
1095                               next_state <= s_pc_crc;
           <font color = "green">                        ==></font>
1096                           end if;
1097                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1098       
1099                   ---------------------------------------------------------------------------------------
1100                   -- Stuff count + Stuff parity field
1101                   ---------------------------------------------------------------------------------------
1102                   when s_pc_stuff_count =>
1103                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-19-</font>  
1104                           next_state <= s_pc_crc;
           <font color = "green">                    ==></font>
1105                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1106       
1107                   ---------------------------------------------------------------------------------------
1108                   -- CRC field
1109                   ---------------------------------------------------------------------------------------
1110                   when s_pc_crc =>
1111                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-20-</font>  
1112                           next_state <= s_pc_crc_delim;
           <font color = "green">                    ==></font>
1113                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1114       
1115                   ---------------------------------------------------------------------------------------
1116                   -- CRC Delimiter
1117                   ---------------------------------------------------------------------------------------
1118                   when s_pc_crc_delim =>
1119                       if (is_fd_frame = '1') then
                           <font color = "green">-21-</font>  
1120                           next_state <= s_pc_ack_fd_1;
           <font color = "green">                    ==></font>
1121                       else
1122                           next_state <= s_pc_ack;
           <font color = "green">                    ==></font>
1123                       end if;
1124       
1125                   ---------------------------------------------------------------------------------------
1126                   -- ACK Slot of CAN 2.0 frame
1127                   ---------------------------------------------------------------------------------------
1128                   when s_pc_ack =>
1129                       next_state <= s_pc_ack_delim;
           <font color = "green">                ==></font>
1130       
1131                   ---------------------------------------------------------------------------------------
1132                   -- First bit of CAN FD Frame ACK
1133                   ---------------------------------------------------------------------------------------
1134                   when s_pc_ack_fd_1 =>
1135                       next_state <= s_pc_ack_fd_2;
           <font color = "green">                ==></font>
1136       
1137                   ---------------------------------------------------------------------------------------
1138                   -- Second bit of CAN FD Frame ACK
1139                   ---------------------------------------------------------------------------------------
1140                   when s_pc_ack_fd_2 =>
1141                       next_state <= s_pc_ack_delim;
           <font color = "green">                ==></font>
1142       
1143                   ---------------------------------------------------------------------------------------
1144                   -- ACK Delimiter
1145                   ---------------------------------------------------------------------------------------
1146                   when s_pc_ack_delim =>
1147                       next_state <= s_pc_eof;
           <font color = "green">                ==></font>
1148       
1149                   ---------------------------------------------------------------------------------------
1150                   -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as
1151                   -- Overload flag.
1152                   ---------------------------------------------------------------------------------------
1153                   when s_pc_eof =>
1154                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-22-</font>  
1155                           if (rx_data_nbs = RECESSIVE) then
                               <font color = "green">-23-</font>  
1156                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1157                           elsif (is_receiver = '1') then
                                  <font color = "green">-24-</font>  
1158                               if (mr_mode_rom = ROM_DISABLED) then
                                   <font color = "green">-25-</font>  
1159                                   next_state <= s_pc_ovr_flag;
           <font color = "green">                            ==></font>
1160                               else
1161                                   next_state <= s_pc_integrating;
           <font color = "green">                            ==></font>
1162                               end if;
1163                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1164                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1165       
1166                   ---------------------------------------------------------------------------------------
1167                   -- Intermission field
1168                   ---------------------------------------------------------------------------------------
1169                   when s_pc_intermission =>
1170                       if (is_bus_off = '1') then
                           <font color = "green">-26-</font>  
1171                           next_state <= s_pc_reintegrating_wait;
           <font color = "green">                    ==></font>
1172       
1173                       -- Last bit of intermission!
1174                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-27-</font>  
1175                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-28-</font>  
1176                               next_state <= s_pc_base_id;
           <font color = "green">                        ==></font>
1177                           elsif (go_to_suspend = '1') then
                                  <font color = "green">-29-</font>  
1178                               next_state <= s_pc_suspend;
           <font color = "green">                        ==></font>
1179                           elsif (tx_frame_ready = '1') then
                                  <font color = "green">-30-</font>  
1180                               next_state <= s_pc_sof;
           <font color = "green">                        ==></font>
1181                           else
1182                               next_state <= s_pc_idle;
           <font color = "green">                        ==></font>
1183                           end if;
1184       
1185                       -- First or second bit of intermission!
1186                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-31-</font>  
1187                           if (mr_mode_rom = ROM_DISABLED) then
                               <font color = "green">-32-</font>  
1188                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1189                           else
1190                               next_state <= s_pc_integrating;
           <font color = "green">                        ==></font>
1191                           end if;
1192                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1193       
1194                   ---------------------------------------------------------------------------------------
1195                   -- Suspend transmission
1196                   ---------------------------------------------------------------------------------------
1197                   when s_pc_suspend =>
1198                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-33-</font>  
1199                           next_state <= s_pc_base_id;
           <font color = "green">                    ==></font>
1200                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-34-</font>  
1201                           -- Start transmission after suspend if we have what to
1202                           -- transmitt!
1203                           if (tx_frame_ready = '1') then
                               <font color = "green">-35-</font>  
1204                               next_state <= s_pc_sof;
           <font color = "green">                        ==></font>
1205                           else
1206                               next_state <= s_pc_idle;
           <font color = "green">                        ==></font>
1207                           end if;
1208                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1209       
1210                   ---------------------------------------------------------------------------------------
1211                   -- Unit is in Bus idle period.
1212                   ---------------------------------------------------------------------------------------
1213                   when s_pc_idle =>
1214                      if (is_bus_off = '1') then
                          <font color = "green">-36-</font>  
1215                          next_state <= s_pc_reintegrating_wait;
           <font color = "green">                   ==></font>
1216                      elsif (rx_data_nbs = DOMINANT) then
                             <font color = "green">-37-</font>  
1217                          next_state <= s_pc_base_id;
           <font color = "green">                   ==></font>
1218                      elsif (tx_frame_ready = '1') then
                             <font color = "green">-38-</font>  
1219                          next_state <= s_pc_sof;
           <font color = "green">                   ==></font>
1220                      end if;
                          MISSING_ELSE
           <font color = "green">               ==></font>
1221       
1222                   ---------------------------------------------------------------------------------------
1223                   -- Wait till command from User to start re-integration!
1224                   ---------------------------------------------------------------------------------------
1225                   when s_pc_reintegrating_wait =>
1226                       if (mr_command_ercrst_q = '1') then
                           <font color = "green">-39-</font>  
1227                           next_state <= s_pc_reintegrating;
           <font color = "green">                    ==></font>
1228                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1229       
1230                   ---------------------------------------------------------------------------------------
1231                   -- Unit is re-integrating, waiting till re-integration counter expires!
1232                   ---------------------------------------------------------------------------------------
1233                   when s_pc_reintegrating =>
1234                       if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1') then
                           <font color = "green">-40-</font>  
1235                           next_state <= s_pc_idle;
           <font color = "green">                    ==></font>
1236                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1237       
1238                   ---------------------------------------------------------------------------------------
1239                   -- Active error flag.
1240                   ---------------------------------------------------------------------------------------
1241                   when s_pc_act_err_flag =>
1242                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-41-</font>  
1243                           next_state <= s_pc_err_delim_wait;
           <font color = "green">                    ==></font>
1244                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1245       
1246                   ---------------------------------------------------------------------------------------
1247                   -- Passive error flag.
1248                   ---------------------------------------------------------------------------------------
1249                   when s_pc_pas_err_flag =>
1250                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-42-</font>  
1251                           next_state <= s_pc_err_delim_wait;
           <font color = "green">                    ==></font>
1252                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1253       
1254                   ---------------------------------------------------------------------------------------
1255                   -- Wait till Error delimiter (detection of recessive bit)
1256                   ---------------------------------------------------------------------------------------
1257                   when s_pc_err_delim_wait =>
1258                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-43-</font>  
1259                           next_state <= s_pc_err_delim;
           <font color = "green">                    ==></font>
1260                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-44-</font>  
1261                           next_state <= s_pc_err_flag_too_long;
           <font color = "green">                    ==></font>
1262                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1263       
1264                   ---------------------------------------------------------------------------------------
1265                   -- 13 dominant bits (6 Error flag + 7 Error delimiter) has been detected.
1266                   ---------------------------------------------------------------------------------------
1267                   when s_pc_err_flag_too_long =>
1268                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-45-</font>  
1269                           next_state <= s_pc_err_delim;
           <font color = "green">                    ==></font>
1270                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1271       
1272                   ---------------------------------------------------------------------------------------
1273                   -- 13 dominant bits (6 Overload flag + 7 Overload delimiter) has been detected.
1274                   ---------------------------------------------------------------------------------------
1275                   when s_pc_ovr_flag_too_long =>
1276                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-46-</font>  
1277                           next_state <= s_pc_ovr_delim;
           <font color = "green">                    ==></font>
1278                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1279       
1280                   ---------------------------------------------------------------------------------------
1281                   -- Error delimiter
1282                   ---------------------------------------------------------------------------------------
1283                   when s_pc_err_delim =>
1284                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-47-</font>  
1285                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-48-</font>  
1286                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1287                           else
1288                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1289                           end if;
1290                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1291       
1292                   ---------------------------------------------------------------------------------------
1293                   -- Overload flag
1294                   ---------------------------------------------------------------------------------------
1295                   when s_pc_ovr_flag =>
1296                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-49-</font>  
1297                           next_state <= s_pc_ovr_delim_wait;
           <font color = "green">                    ==></font>
1298                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1299       
1300                   ---------------------------------------------------------------------------------------
1301                   -- Wait till overload delimiter.
1302                   ---------------------------------------------------------------------------------------
1303                   when s_pc_ovr_delim_wait =>
1304                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-50-</font>  
1305                           next_state <= s_pc_ovr_delim;
           <font color = "green">                    ==></font>
1306                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-51-</font>  
1307                           next_state <= s_pc_ovr_flag_too_long;
           <font color = "green">                    ==></font>
1308                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1309       
1310                   ---------------------------------------------------------------------------------------
1311                   -- Overload delimiter
1312                   ---------------------------------------------------------------------------------------
1313                   when s_pc_ovr_delim  =>
1314                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-52-</font>  
1315                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-53-</font>  
1316                               next_state <= s_pc_ovr_flag;
           <font color = "green">                        ==></font>
1317                           else
1318                               next_state <= s_pc_intermission;
           <font color = "green">                        ==></font>
1319                           end if;
1320                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td nowrap>(1)->(2)->(3)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(2)->(!3)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!2)->(4.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OFF)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTEGRATING)->(5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTEGRATING)->(!5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SOF)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BASE_ID)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BASE_ID)->(!6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_RTR_SRR_R1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDE)->(7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDE)->(!7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EXT_ID)->(8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EXT_ID)->(!8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_RTR_R1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R1)->(!9)->(!10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_EXT)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_FD)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_R0_FD)->(!11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(!12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EDL_R0)->(!12)->(!13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_BRS)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ESI)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(15)->(!16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(14)->(!15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DLC)->(!14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(17)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(17)->(!18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_DATA)->(!17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_STUFF_COUNT)->(19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_STUFF_COUNT)->(!19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC)->(!20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC_DELIM)->(21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_CRC_DELIM)->(!21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_FD_1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_FD_2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACK_DELIM)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(24)->(25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(24)->(!25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(22)->(!23)->(!24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_EOF)->(!22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(!29)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(27)->(!28)->(!29)->(!30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(31)->(!32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_INTERMISSION)->(!26)->(!27)->(!31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(34)->(35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(34)->(!35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_SUSPEND)->(!33)->(!34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(!37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_IDLE)->(!36)->(!37)->(!38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING_WAIT)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING_WAIT)->(!39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_REINTEGRATING)->(!40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACT_ERR_FLAG)->(41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ACT_ERR_FLAG)->(!41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_PAS_ERR_FLAG)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_PAS_ERR_FLAG)->(!42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(!43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM_WAIT)->(!43)->(!44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_FLAG_TOO_LONG)->(45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_FLAG_TOO_LONG)->(!45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG_TOO_LONG)->(46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG_TOO_LONG)->(!46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(47)->(!48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_ERR_DELIM)->(!47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_FLAG)->(!49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(!50)->(51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM_WAIT)->(!50)->(!51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(52)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(52)->(!53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(4. S_PC_OVR_DELIM)->(!52)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1484               if (err_frm_req = '1') then
                   <font color = "green">-1-</font>  
1485                   tick_state_reg <= '1';
1486                   ctrl_ctr_pload_i   <= '1';
1487                   if (mr_mode_rom = ROM_DISABLED) then
                       <font color = "green">-2-</font>  
1488                       ctrl_ctr_pload_val <= C_ERR_FLG_DURATION;
           <font color = "green">                ==></font>
1489                   else
1490                       ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                ==></font>
1491                       set_idle_i <= '1';
1492                   end if;
1493                   rec_abort_d <= '1';
1494       
1495                   crc_clear_match_flag <= '1';
1496                   destuff_enable_clear <= '1';
1497                   stuff_enable_clear <= '1';
1498       
1499                   if (sp_control_q_i = DATA_SAMPLE or
                       <font color = "green">-3-</font>  
1500                       sp_control_q_i = SECONDARY_SAMPLE)
1501                   then
1502                       sp_control_switch_nominal <= '1';
           <font color = "green">                ==></font>
1503                       br_shifted_i <= '1';
1504                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
1505       
1506                   if (is_transmitter = '1' and block_txtb_unlock = '0') then
                       <font color = "green">-4-</font>  
1507                       txtb_hw_cmd_d.unlock <= '1';
1508                       if (tx_failed = '1') then
                           <font color = "green">-5-</font>  
1509                           txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                    ==></font>
1510                       else
1511                           txtb_hw_cmd_d.err     <= '1';
           <font color = "green">                    ==></font>
1512                       end if;
1513                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
1514       
1515                   -- Keep both counters enabled to make sure that Error frame starts at proper time when
1516                   -- error occurred in Data Bit-rate.
1517                   dbt_ctrs_en <= '1';
1518       
1519               else
1520                   case curr_state is
                       <font color = "green">-6-</font>  
1521       
1522                   ---------------------------------------------------------------------------------------
1523                   -- Unit is Off
1524                   ---------------------------------------------------------------------------------------
1525                   when s_pc_off =>
1526                       if (mr_settings_ena = CTU_CAN_ENABLED) then
                           <font color = "green">-7-</font>  
1527                           nbt_ctrs_en <= '1';
1528                           tick_state_reg <= '1';
1529                           ctrl_ctr_pload_i <= '1';
1530                           bit_err_disable <= '1';
1531       
1532                           -- If we receive recessive, then set reintegration counter only to 10 (already
1533                           -- one bit was measured)! During this state, whole TSEG1 already elapsed!
1534                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-8-</font>  
1535                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
1536                           else
1537                               ctrl_ctr_pload_val <= C_FIRST_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
1538                           end if;
1539                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1540       
1541                   ---------------------------------------------------------------------------------------
1542                   -- Unit is integrating (first integration after enabling)
1543                   ---------------------------------------------------------------------------------------
1544                   when s_pc_integrating =>
1545                       bit_err_disable <= '1';
1546                       ctrl_ctr_ena <= '1';
1547                       perform_hsync <= '1';
1548       
1549                       -- Restart integration upon reception of DOMINANT bit or upon synchronization edge
1550                       -- detected!
1551                       if (rx_data_nbs = DOMINANT or sync_edge = '1') then
                           <font color = "green">-9-</font>  
1552                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                    ==></font>
1553                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1554       
1555                       -- When preloaded due to synchronisation edge, this is outside of sample point!
1556                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-10-</font>  
1557                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1558                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1559       
1560                       if (sync_edge = '1' and
                           <font color = "green">-11-</font>  
1561                          -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
1562                          -- CAN FD enabled!
1563                          (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
1564                       then
1565                           ctrl_ctr_pload_unaliged <= '1';
           <font color = "green">                    ==></font>
1566                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1567       
1568                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-12-</font>  
1569                           tick_state_reg <= '1';
1570                           set_idle_i <= '1';
1571       
1572                           -- Device can be integrating right after start or after protocol exception.
1573                           -- Only after start, it is bus off, then it shall be set to error active and
1574                           -- error counters shall be cleared. Otherwise, error counters shall retain
1575                           -- their value!
1576                           if (is_bus_off = '1') then
                               <font color = "green">-13-</font>  
1577                               set_err_active_i <= '1';
           <font color = "green">                        ==></font>
1578                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1579                           load_init_vect_i <= '1';
1580                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1581       
1582                   ---------------------------------------------------------------------------------------
1583                   -- Start of frame
1584                   ---------------------------------------------------------------------------------------
1585                   when s_pc_sof =>
1586                       tick_state_reg <= '1';
1587                       bit_err_disable <= '1';
1588                       ctrl_ctr_pload_i <= '1';
1589                       ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
1590                       tx_load_base_id_i <= '1';
1591                       sof_pulse_i <= '1';
1592                       tx_dominant <= '1';
1593                       err_pos <= ERC_POS_SOF;
1594                       crc_enable <= '1';
1595                       pc_dbg.is_sof <= '1';
1596       
1597                       -- If we have transmission pending, FSM goes to SOF in sample point of third bit of
1598                       -- intermission or in idle. But till the end of bit, it is still Intermission/Idle
1599                       -- from bus perspective, so we must allow hard-synchronization! Then, even during
1600                       -- TSEG1 of SOF bit, we can keep hard-sync enabled, because it should be disabled
1601                       -- due to no_pos_resync. since DUT sends dominant bit, and sync edge during TSEG1
1602                       -- means positive phase error! Therefore any sync_edge will be ignored by prescaler!
1603                       perform_hsync <= '1';
1604       
1605                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-14-</font>  
1606                           form_err_i <= '1';
           <font color = "green">                    ==></font>
1607                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1608       
1609                   ---------------------------------------------------------------------------------------
1610                   -- Base identifier
1611                   ---------------------------------------------------------------------------------------
1612                   when s_pc_base_id =>
1613                       bit_err_disable <= '1';
1614                       ctrl_ctr_ena <= '1';
1615                       rx_shift_ena <= "1111";
1616                       is_arbitration_i <= '1';
1617                       tx_shift_ena_i <= '1';
1618                       err_pos <= ERC_POS_ARB;
1619                       crc_enable <= '1';
1620                       arbitration_part <= ALC_BASE_ID;
1621       
1622                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-15-</font>  
1623                           txtb_hw_cmd_d.unlock <= '1';
1624                           arbitration_lost_i <= '1';
1625                           stuff_enable_clear <= '1';
1626                           if (tx_failed = '1') then
                               <font color = "green">-16-</font>  
1627                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1628                           else
1629                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1630                           end if;
1631                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1632       
1633                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-17-</font>  
1634                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
1635                           rx_store_base_id_i <= '1';
1636                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1637       
1638                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-18-</font>  
1639                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1640                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1641       
1642                   ---------------------------------------------------------------------------------------
1643                   -- RTR/SRR/R1 bit. First bit after Base identifier.
1644                   ---------------------------------------------------------------------------------------
1645                   when s_pc_rtr_srr_r1 =>
1646                       tick_state_reg <= '1';
1647                       is_arbitration_i <= '1';
1648                       bit_err_disable <= '1';
1649                       crc_enable <= '1';
1650                       rx_store_rtr_i <= '1';
1651                       err_pos <= ERC_POS_ARB;
1652                       arbitration_part <= ALC_SRR_RTR;
1653       
1654                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-19-</font>  
1655                           txtb_hw_cmd_d.unlock <= '1';
1656                           arbitration_lost_i <= '1';
1657                           stuff_enable_clear <= '1';
1658                           if (tx_failed = '1') then
                               <font color = "green">-20-</font>  
1659                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1660                           else
1661                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1662                           end if;
1663                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1664       
1665                       if (is_transmitter = '1' and tran_ident_type = BASE) then
                           <font color = "green">-21-</font>  
1666                           if (tran_frame_type_i = FD_CAN or tran_is_rtr = NO_RTR_FRAME) then
                               <font color = "green">-22-</font>  
1667                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1668                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1669                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1670       
1671                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-23-</font>  
1672                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1673                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1674       
1675                   ---------------------------------------------------------------------------------------
1676                   -- IDE bit
1677                   ---------------------------------------------------------------------------------------
1678                   when s_pc_ide =>
1679                       tick_state_reg <= '1';
1680                       rx_store_ide_i <= '1';
1681                       crc_enable <= '1';
1682                       arbitration_part <= ALC_IDE;
1683       
1684                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-24-</font>  
1685                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1686                           ctrl_ctr_pload_val <= C_EXT_ID_DURATION;
1687                           tx_load_ext_id_i <= '1';
1688                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1689       
1690                       if (ide_is_arbitration = '1' and arbitration_lost_condition = '1') then
                           <font color = "green">-25-</font>  
1691                           txtb_hw_cmd_d.unlock <= '1';
1692                           arbitration_lost_i <= '1';
1693                           stuff_enable_clear <= '1';
1694                           if (tx_failed = '1') then
                               <font color = "green">-26-</font>  
1695                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1696                           else
1697                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1698                           end if;
1699                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1700       
1701                       if (ide_is_arbitration = '1') then
                           <font color = "green">-27-</font>  
1702                           is_arbitration_i <= '1';
           <font color = "green">                    ==></font>
1703                           bit_err_disable <= '1';
1704                       else
1705                           pc_dbg.is_control <= '1';
           <font color = "green">                    ==></font>
1706                       end if;
1707       
1708                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-28-</font>  
1709                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1710                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1711       
1712                       if (is_transmitter = '1' and tran_ident_type = BASE) then
                           <font color = "green">-29-</font>  
1713                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1714                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1715       
1716                       if (ide_is_arbitration = '1') then
                           <font color = "green">-30-</font>  
1717                           err_pos <= ERC_POS_ARB;
           <font color = "green">                    ==></font>
1718                       else
1719                           err_pos <= ERC_POS_CTRL;
           <font color = "green">                    ==></font>
1720                       end if;
1721       
1722                   ---------------------------------------------------------------------------------------
1723                   -- Extended identifier
1724                   ---------------------------------------------------------------------------------------
1725                   when s_pc_ext_id =>
1726                       ctrl_ctr_ena <= '1';
1727                       rx_shift_ena <= "1111";
1728                       is_arbitration_i <= '1';
1729                       tx_shift_ena_i  <= '1';
1730                       err_pos <= ERC_POS_ARB;
1731                       bit_err_disable <= '1';
1732                       crc_enable <= '1';
1733                       arbitration_part <= ALC_EXTENSION;
1734       
1735                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-31-</font>  
1736                           txtb_hw_cmd_d.unlock <= '1';
1737                           arbitration_lost_i <= '1';
1738                           stuff_enable_clear <= '1';
1739                           if (tx_failed = '1') then
                               <font color = "green">-32-</font>  
1740                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1741                           else
1742                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1743                           end if;
1744                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1745       
1746                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-33-</font>  
1747                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
1748                           rx_store_ext_id_i         <= '1';
1749                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1750       
1751                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-34-</font>  
1752                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1753                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1754       
1755                   ---------------------------------------------------------------------------------------
1756                   -- RTR/R1 bit after the Extended identifier
1757                   ---------------------------------------------------------------------------------------
1758                   when s_pc_rtr_r1 =>
1759                       tick_state_reg <= '1';
1760                       is_arbitration_i <= '1';
1761                       bit_err_disable <= '1';
1762                       crc_enable <= '1';
1763                       rx_store_rtr_i <= '1';
1764                       err_pos <= ERC_POS_ARB;
1765                       arbitration_part <= ALC_RTR;
1766       
1767                       if (arbitration_lost_condition = '1') then
                           <font color = "green">-35-</font>  
1768                           txtb_hw_cmd_d.unlock <= '1';
1769                           arbitration_lost_i <= '1';
1770                           stuff_enable_clear <= '1';
1771                           if (tx_failed = '1') then
                               <font color = "green">-36-</font>  
1772                               txtb_hw_cmd_d.failed  <= '1';
           <font color = "green">                        ==></font>
1773                           else
1774                               txtb_hw_cmd_d.arbl    <= '1';
           <font color = "green">                        ==></font>
1775                           end if;
1776                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1777       
1778                       if (is_transmitter = '1') then
                           <font color = "green">-37-</font>  
1779                           if (tran_frame_type_i = FD_CAN) then
                               <font color = "green">-38-</font>  
1780                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1781                           elsif (tran_is_rtr = NO_RTR_FRAME) then
                                  <font color = "green">-39-</font>  
1782                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1783                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
1784                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1785       
1786                       if (tx_data_wbs = DOMINANT and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-40-</font>  
1787                           bit_err_arb_i <= '1';
           <font color = "green">                    ==></font>
1788                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1789       
1790                   ---------------------------------------------------------------------------------------
1791                   -- EDL/r1 bit after RTR/r1 bit in Extended Identifier
1792                   ---------------------------------------------------------------------------------------
1793                   when s_pc_edl_r1 =>
1794                       tick_state_reg <= '1';
1795                       rx_store_edl_i <= '1';
1796                       err_pos <= ERC_POS_CTRL;
1797                       crc_enable <= '1';
1798                       pc_dbg.is_control <= '1';
1799                       bit_err_disable_receiver <= '1';
1800       
1801                       if (is_transmitter = '1') then
                           <font color = "green">-41-</font>  
1802                           if (tran_frame_type_i = NORMAL_CAN) then
                               <font color = "green">-42-</font>  
1803                               tx_dominant <= '1';
           <font color = "green">                        ==></font>
1804                           else
1805                               ssp_reset_i <= '1';
           <font color = "green">                        ==></font>
1806                           end if;
1807                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1808       
1809                       -- Sample recessive but CAN FD is disabled -> Form error or protocol exception!
1810                       if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE)
                           <font color = "green">-43-</font>  
1811                       then
1812                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-44-</font>  
1813                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1814       
1815                           -- Detect protocol exception. Disable bit stuffing.
1816                           else
1817                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1818                               ctrl_ctr_pload_i <= '1';
1819                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1820                               pexs_set <= '1';
1821                           end if;
1822                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1823       
1824                   ---------------------------------------------------------------------------------------
1825                   -- r0 bit after EDL/r1 bit in Extended CAN Frames.
1826                   ---------------------------------------------------------------------------------------
1827                   when s_pc_r0_ext =>
1828                       tick_state_reg <= '1';
1829                       ctrl_ctr_pload_i <= '1';
1830                       ctrl_ctr_pload_val <= C_DLC_DURATION;
1831                       tx_load_dlc_i <= '1';
1832                       err_pos <= ERC_POS_CTRL;
1833                       tran_delay_meas <= '1';
1834                       crc_enable <= '1';
1835                       pc_dbg.is_control <= '1';
1836                       bit_err_disable_receiver <= '1';
1837       
1838                       if (is_transmitter = '1') then
                           <font color = "green">-45-</font>  
1839                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1840                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1841       
1842                   ---------------------------------------------------------------------------------------
1843                   -- r0 bit in CAN FD Frames (both Base and Extended identifier)
1844                   ---------------------------------------------------------------------------------------
1845                   when s_pc_r0_fd =>
1846                       tick_state_reg <= '1';
1847                       tran_delay_meas <= '1';
1848                       err_pos <= ERC_POS_CTRL;
1849                       perform_hsync <= '1';
1850                       crc_enable <= '1';
1851                       pc_dbg.is_control <= '1';
1852                       bit_err_disable_receiver <= '1';
1853       
1854                       if (is_transmitter = '1') then
                           <font color = "green">-46-</font>  
1855                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1856                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1857       
1858                       -- Here recessive would mean further extending beyond CAN FD protocol (CAN XL in
1859                       -- future). Now we don't have protocol exception, so we throw error here!
1860                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-47-</font>  
1861                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-48-</font>  
1862                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1863       
1864                           -- Detect protocol exception. Disable bit stuffing.
1865                           else
1866                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1867                               ctrl_ctr_pload_i <= '1';
1868                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1869                               pexs_set <= '1';
1870                           end if;
1871                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1872       
1873                   ---------------------------------------------------------------------------------------
1874                   -- EDL/r0 bit in CAN 2.0 and CAN FD Frames with BASE identifier only!
1875                   ---------------------------------------------------------------------------------------
1876                   when s_pc_edl_r0 =>
1877                       tick_state_reg <= '1';
1878                       rx_store_edl_i <= '1';
1879                       err_pos <= ERC_POS_CTRL;
1880                       crc_enable <= '1';
1881                       pc_dbg.is_control <= '1';
1882                       bit_err_disable_receiver <= '1';
1883       
1884                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-49-</font>  
1885                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
1886                           ctrl_ctr_pload_val <= C_DLC_DURATION;
1887                           tx_load_dlc_i <= '1';
1888                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1889       
1890                       if (is_transmitter = '1' and tran_frame_type_i = NORMAL_CAN) then
                           <font color = "green">-50-</font>  
1891                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1892                       else
1893                           ssp_reset_i <= '1';
           <font color = "green">                    ==></font>
1894                       end if;
1895       
1896                       -- Sample recessive but CAN FD is disabled -> Form error or
1897                       -- protocol exception!
1898                       if (rx_data_nbs = RECESSIVE and mr_mode_fde = FDE_DISABLE) then
                           <font color = "green">-51-</font>  
1899                           if (mr_settings_pex = PROTOCOL_EXCEPTION_DISABLED) then
                               <font color = "green">-52-</font>  
1900                               form_err_i <= '1';
           <font color = "green">                        ==></font>
1901       
1902                           -- Detect protocol exception. Disable bit stuffing.
1903                           else
1904                               destuff_enable_clear <= '1';
           <font color = "green">                        ==></font>
1905                               ctrl_ctr_pload_i <= '1';
1906                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
1907                               pexs_set <= '1';
1908                           end if;
1909                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1910       
1911                   ---------------------------------------------------------------------------------------
1912                   -- BRS (Bit rate shift) Bit
1913                   ---------------------------------------------------------------------------------------
1914                   when s_pc_brs =>
1915                       tick_state_reg <= '1';
1916                       rx_store_brs_i <= '1';
1917                       err_pos <= ERC_POS_CTRL;
1918                       crc_enable <= '1';
1919                       pc_dbg.is_control <= '1';
1920                       bit_err_disable_receiver <= '1';
1921                       dbt_ctrs_en <= '1';
1922                       btmc_reset  <= '1';
1923       
1924                       if (is_transmitter = '1' and tran_brs = BR_NO_SHIFT) then
                           <font color = "green">-53-</font>                                                
1925                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1926                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1927       
1928                       if (rx_data_nbs = RECESSIVE and rx_trigger = '1') then
                           <font color = "green">-54-</font>  
1929                           sp_control_switch_data <= '1';
           <font color = "green">                    ==></font>
1930                           br_shifted_i <= '1';
1931                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1932       
1933                   ---------------------------------------------------------------------------------------
1934                   -- ESI (Error State Indicator) Bit
1935                   ---------------------------------------------------------------------------------------
1936                   when s_pc_esi =>
1937                       tick_state_reg <= '1';
1938                       ctrl_ctr_pload_i <= '1';
1939                       ctrl_ctr_pload_val <= C_DLC_DURATION;
1940                       tx_load_dlc_i <= '1';
1941                       rx_store_esi_i <= '1';
1942                       err_pos <= ERC_POS_CTRL;
1943                       crc_enable <= '1';
1944                       pc_dbg.is_control <= '1';
1945                       bit_err_disable_receiver <= '1';
1946                       dbt_ctrs_en <= '1';
1947       
1948                       if (is_transmitter = '1' and is_err_active = '1') then
                           <font color = "green">-55-</font>  
1949                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
1950                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1951       
1952                       -- Transmitter transmitts via SSP
1953                       if (sp_control_q_i = SECONDARY_SAMPLE) then
                           <font color = "green">-56-</font>  
1954                           dbt_measure_start <= '1';
           <font color = "green">                    ==></font>
1955                           gen_first_ssp     <= '1';
1956                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1957       
1958                   ---------------------------------------------------------------------------------------
1959                   -- DLC (Data length code)
1960                   ---------------------------------------------------------------------------------------
1961                   when s_pc_dlc =>
1962                       ctrl_ctr_ena <= '1';
1963                       rx_shift_ena <= "1111";
1964                       tx_shift_ena_i  <= '1';
1965                       err_pos <= ERC_POS_CTRL;
1966                       crc_enable <= '1';
1967                       pc_dbg.is_control <= '1';
1968                       bit_err_disable_receiver <= '1';
1969       
1970                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-57-</font>  
1971                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
1972                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1973       
1974                       -- Address first Data Word in TXT Buffer RAM in advance to account for DFF delay
1975                       -- and RAM delay! Do it only when transmitting to avoid toggling of RAM signals
1976                       -- during reception (possible power consideration)
1977                       if (is_transmitter = '1') then
                           <font color = "green">-58-</font>  
1978                           txtb_ptr_d <= 4;
           <font color = "green">                    ==></font>
1979                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
1980       
1981                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-59-</font>  
1982                           tick_state_reg <= '1';
1983                           ctrl_ctr_pload_i <= '1';
1984       
1985                           if (no_data_field = '1') then
                               <font color = "green">-60-</font>  
1986                               if (go_to_stuff_count = '1') then
                                   <font color = "green">-61-</font>  
1987                                   ctrl_ctr_pload_val <= C_STUFF_COUNT_DURATION;
           <font color = "green">                            ==></font>
1988                                   tx_load_stuff_count_i <= '1';
1989                               else
1990                                   ctrl_ctr_pload_val <= crc_length_i;
           <font color = "green">                            ==></font>
1991                                   tx_load_crc_i <= '1';
1992                               end if;
1993                           else
1994                               ctrl_ctr_pload_val <= data_length_bits_c;
           <font color = "green">                        ==></font>
1995                               tx_load_data_word_i <= '1';
1996                           end if;
1997       
1998                           store_metadata_d <= '1';
1999                           rx_store_dlc_i <= '1';
2000                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2001       
2002                   ---------------------------------------------------------------------------------------
2003                   -- Data field
2004                   ---------------------------------------------------------------------------------------
2005                   when s_pc_data =>
2006                       ctrl_ctr_ena <= '1';
2007                       rx_shift_ena(to_integer(unsigned(ctrl_counted_byte_index))) <= '1';
2008                       rx_shift_in_sel <= '1';
2009                       tx_shift_ena_i <= '1';
2010                       err_pos <= ERC_POS_DATA;
2011                       crc_enable <= '1';
2012                       pc_dbg.is_data <= '1';
2013                       compl_ctr_ena_i <= '1';
2014                       bit_err_disable_receiver <= '1';
2015       
2016                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-62-</font>  
2017                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2018                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2019       
2020                       -- Address next word (the one after actually transmitted one), so that when current
2021                       -- word ends, TXT Buffer RAM already provides data on its output! Counter is divided
2022                       -- by 32 since each memory word contains 32 bits!
2023                       if (is_transmitter = '1') then
                           <font color = "green">-63-</font>  
2024                           txtb_ptr_d <= to_integer(unsigned(ctrl_ctr_mem_index));
           <font color = "green">                    ==></font>
2025                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2026       
2027                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-64-</font>  
2028                           tick_state_reg <= '1';
2029                           ctrl_ctr_pload_i <= '1';
2030       
2031                           if (go_to_stuff_count = '1') then
                               <font color = "green">-65-</font>  
2032                               ctrl_ctr_pload_val <= C_STUFF_COUNT_DURATION;
           <font color = "green">                        ==></font>
2033                               tx_load_stuff_count_i <= '1';
2034                           else
2035                               ctrl_ctr_pload_val <= crc_length_i;
           <font color = "green">                        ==></font>
2036                               tx_load_crc_i <= '1';
2037                           end if;
2038       
2039                           -- Store data word at the end of data field.
2040                           store_data_d <= '1';
2041                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2042       
2043                       -- Store data word when multiple of 4 data bytes were counted! Avoid storing at the
2044                       -- end of Data field, because CRC must be preloaded then!
2045                       if (ctrl_counted_byte = '1' and
                           <font color = "green">-66-</font>  
2046                           ctrl_counted_byte_index = "11" and
2047                           ctrl_ctr_zero = '0')
2048                       then
2049                           store_data_d <= '1';
           <font color = "green">                    ==></font>
2050                           tx_load_data_word_i <= '1';
2051                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2052       
2053                   ---------------------------------------------------------------------------------------
2054                   -- Stuff count + Stuff parity field
2055                   ---------------------------------------------------------------------------------------
2056                   when s_pc_stuff_count =>
2057                       ctrl_ctr_ena <= '1';
2058                       rx_shift_ena <= "1111";
2059                       tx_shift_ena_i <= '1';
2060                       err_pos <= ERC_POS_CRC;
2061                       crc_enable <= '1';
2062                       pc_dbg.is_stuff_count <= '1';
2063                       bit_err_disable_receiver <= '1';
2064       
2065                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-67-</font>  
2066                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2067                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2068       
2069                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-68-</font>  
2070                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2071                           ctrl_ctr_pload_val <= crc_length_i;
2072                           ctrl_ctr_pload_i <= '1';
2073                           tx_load_crc_i <= '1';
2074                           rx_store_stuff_count_i <= '1';
2075                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2076       
2077                       if (is_fd_frame = '1') then
                           <font color = "red">-69-</font>  
2078                           stuff_length <= std_logic_vector(to_unsigned(4, 3));
           <font color = "green">                    ==></font>
2079                           fixed_stuff <= '1';
2080                       end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
2081       
2082                   ---------------------------------------------------------------------------------------
2083                   -- CRC field
2084                   ---------------------------------------------------------------------------------------
2085                   when s_pc_crc =>
2086                       ctrl_ctr_ena <= '1';
2087                       rx_shift_ena <= "1111";
2088                       tx_shift_ena_i <= '1';
2089                       err_pos <= ERC_POS_CRC;
2090                       pc_dbg.is_crc <= '1';
2091                       bit_err_disable_receiver <= '1';
2092       
2093                       if (sp_control_q_i /= NOMINAL_SAMPLE) then
                           <font color = "green">-70-</font>  
2094                           dbt_ctrs_en <= '1';
           <font color = "green">                    ==></font>
2095                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2096       
2097                       if (is_fd_frame = '1') then
                           <font color = "green">-71-</font>  
2098                           stuff_length <= std_logic_vector(to_unsigned(4, 3));
           <font color = "green">                    ==></font>
2099                           fixed_stuff <= '1';
2100                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2101       
2102                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-72-</font>  
2103                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2104                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2105       
2106                   ---------------------------------------------------------------------------------------
2107                   -- CRC Delimiter
2108                   ---------------------------------------------------------------------------------------
2109                   when s_pc_crc_delim =>
2110                       tick_state_reg <= '1';
2111                       err_pos <= ERC_POS_ACK;
2112                       pc_dbg.is_crc_delim  <= '1';
2113                       dbt_ctrs_en <= '1';
2114                       bit_err_disable <= '1';
2115                       destuff_enable_clear <= '1';
2116                       stuff_enable_clear <= '1';
2117       
2118                       if (rx_trigger = '1') then
                           <font color = "green">-73-</font>  
2119                           if (is_receiver = '1') then
                               <font color = "green">-74-</font>  
2120                               crc_check <= '1';
           <font color = "green">                        ==></font>
2121                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2122       
2123                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-75-</font>  
2124                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2125                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2126       
2127                           if (sp_control_q_i = DATA_SAMPLE or sp_control_q_i = SECONDARY_SAMPLE) then
                               <font color = "green">-76-</font>  
2128                               sp_control_switch_nominal <= '1';
           <font color = "green">                        ==></font>
2129                               br_shifted_i <= '1';
2130                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2131                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2132       
2133                   ---------------------------------------------------------------------------------------
2134                   -- ACK Slot of CAN 2.0 frame
2135                   ---------------------------------------------------------------------------------------
2136                   when s_pc_ack =>
2137                       tick_state_reg <= '1';
2138                       err_pos <= ERC_POS_ACK;
2139                       pc_dbg.is_ack <= '1';
2140                       dbt_ctrs_en <= '1';
2141       
2142                       if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
                           <font color = "green">-77-</font>  
2143                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
2144       
2145                       -- Bit Error still shall be detected when unit sends dominant
2146                       -- (receiver) and receives recessive!
2147                       else
2148                           bit_err_disable <= '1';
           <font color = "green">                    ==></font>
2149                       end if;
2150       
2151                       if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
                           <font color = "green">-78-</font>  
2152                           decrement_rec_i <= '1';
           <font color = "green">                    ==></font>
2153                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2154       
2155                       if (is_transmitter = '1' and mr_mode_stm = '0' and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-79-</font>  
2156                           ack_err_i <= '1';
           <font color = "green">                    ==></font>
2157                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2158       
2159                   ---------------------------------------------------------------------------------------
2160                   -- First bit of CAN FD Frame ACK - Receiver sends ACK
2161                   ---------------------------------------------------------------------------------------
2162                   when s_pc_ack_fd_1 =>
2163                       tick_state_reg <= '1';
2164                       err_pos <= ERC_POS_ACK;
2165                       pc_dbg.is_ack <= '1';
2166                       dbt_ctrs_en <= '1';
2167       
2168                       if (is_receiver = '1' and crc_match = '1' and mr_mode_acf = '0') then
                           <font color = "green">-80-</font>  
2169                           tx_dominant <= '1';
           <font color = "green">                    ==></font>
2170       
2171                       -- Bit Error still shall be detected when unit sends dominant
2172                       -- (receiver) and receives recessive!
2173                       else
2174                           bit_err_disable <= '1';
           <font color = "green">                    ==></font>
2175                       end if;
2176       
2177                       if (is_receiver = '1' and crc_match = '1' and rx_data_nbs = DOMINANT) then
                           <font color = "green">-81-</font>  
2178                           decrement_rec_i <= '1';
           <font color = "green">                    ==></font>
2179                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2180       
2181                   ---------------------------------------------------------------------------------------
2182                   -- Second bit of CAN FD Frame ACK
2183                   ---------------------------------------------------------------------------------------
2184                   when s_pc_ack_fd_2 =>
2185                       tick_state_reg <= '1';
2186                       err_pos <= ERC_POS_ACK;
2187                       pc_dbg.is_ack <= '1';
2188                       dbt_ctrs_en <= '1';
2189       
2190                       -- No ACK sent now, but dominant or recessive should be tolerated.
2191                       bit_err_disable <= '1';
2192       
2193                       -- Transmitter not detecting dominant bit now, nor at previous bit -> Ack Error
2194                       if (is_transmitter = '1' and mr_mode_stm = '0' and
                           <font color = "green">-82-</font>  
2195                           rx_data_nbs = RECESSIVE and rx_data_nbs_prev = RECESSIVE)
2196                       then
2197                           ack_err_i <= '1';
           <font color = "green">                    ==></font>
2198                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2199       
2200                   ---------------------------------------------------------------------------------------
2201                   -- ACK Delimiter
2202                   ---------------------------------------------------------------------------------------
2203                   when s_pc_ack_delim =>
2204                       tick_state_reg <= '1';
2205                       ctrl_ctr_pload_i <= '1';
2206                       ctrl_ctr_pload_val <= C_EOF_DURATION;
2207                       err_pos <= ERC_POS_ACK;
2208                       pc_dbg.is_ack_delim  <= '1';
2209                       bit_err_disable <= '1';
2210       
2211                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-83-</font>  
2212                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2213                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2214       
2215                       if (is_receiver = '1' and crc_match = '0') then
                           <font color = "green">-84-</font>  
2216                           crc_err_i <= '1';
           <font color = "green">                    ==></font>
2217                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2218       
2219                   ---------------------------------------------------------------------------------------
2220                   -- End of Frame. Receiver sampling DOMINANT in last bit interprets this as Overload
2221                   -- flag!
2222                   ---------------------------------------------------------------------------------------
2223                   when s_pc_eof =>
2224                       ctrl_ctr_ena <= '1';
2225                       pc_dbg.is_eof <= '1';
2226                       err_pos <= ERC_POS_EOF;
2227                       bit_err_disable <= '1';
2228       
2229                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-85-</font>  
2230                           tick_state_reg <= '1';
2231                           ctrl_ctr_pload_i <= '1';
2232       
2233                           if (rx_data_nbs = RECESSIVE) then
                               <font color = "green">-86-</font>  
2234                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
2235       
2236                               -- No Error until the end of EOF means frame is valid for transmitter!
2237                               if (is_transmitter = '1') then
                                   <font color = "green">-87-</font>  
2238                                   txtb_hw_cmd_d.unlock <= '1';
           <font color = "green">                            ==></font>
2239                                   txtb_hw_cmd_d.valid  <= '1';
2240                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2241       
2242                           elsif (is_receiver = '1') then
                                  <font color = "green">-88-</font>  
2243                               if (mr_mode_rom = ROM_DISABLED) then
                                   <font color = "green">-89-</font>  
2244                                   ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                            ==></font>
2245                               else
2246                                   ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                            ==></font>
2247                                   set_idle_i <= '1';
2248                               end if;
2249                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2250       
2251                           crc_clear_match_flag <= '1';
2252                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2253       
2254                       -- If there is no error (RX Recessive) in one bit before end of EOF, signal valid
2255                       -- Frame reception!
2256                       if (ctrl_ctr_one = '1' and rx_data_nbs = RECESSIVE) then
                           <font color = "green">-90-</font>  
2257                           rec_valid_d <= '1';
           <font color = "green">                    ==></font>
2258                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2259       
2260                       -- DOMINANT during EOF. All bits before last -> Form error! Last bit -> Receiver
2261                       -- treats it as overload condition, so no error frame will be transmitted.
2262                       -- Transmitter treats it as Form error!
2263                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-91-</font>  
2264                           if (ctrl_ctr_zero = '0') then
                               <font color = "green">-92-</font>  
2265                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2266                           elsif (is_transmitter = '1') then
                                  <font color = "green">-93-</font>  
2267                               form_err_i <= '1';
           <font color = "green">                        ==></font>
2268                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2269                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2270       
2271                   ---------------------------------------------------------------------------------------
2272                   -- Intermission field
2273                   ---------------------------------------------------------------------------------------
2274                   when s_pc_intermission =>
2275                       ctrl_ctr_ena <= '1';
2276                       pc_dbg.is_intermission <= '1';
2277                       retr_ctr_add_block_clr <= '1';
2278                       bit_err_disable <= '1';
2279       
2280                       -- If we are bus-off, go to reintegration wait!
2281                       if (is_bus_off = '1') then
                           <font color = "green">-94-</font>  
2282                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2283                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2284       
2285                       -- Last (third) bit of intermission
2286                       if (ctrl_ctr_zero = '1' and is_bus_off = '0') then
                           <font color = "green">-95-</font>  
2287                           tick_state_reg <= '1';
2288                           ctrl_ctr_pload_i <= '1';
2289                           crc_spec_enable_i <= '1';
2290       
2291                           -- Goe to Base ID (sampling of DOMINANT in the third bit of intermission)!
2292                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-96-</font>  
2293                               ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
           <font color = "green">                        ==></font>
2294                               tx_load_base_id_i <= '1';
2295                               sof_pulse_i <= '1';
2296       
2297                           -- Goes to either IDLE, Suspend, or to SOF, when there is sth. to transmitt.
2298                           -- Preload SUSPEND length in any case, since other states don't care about
2299                           -- control counter.
2300                           else
2301                               ctrl_ctr_pload_val <= C_SUSPEND_DURATION;
           <font color = "green">                        ==></font>
2302                           end if;
2303       
2304                           -- Lock TXT Buffer when there is what to transmitt, and no suspend! Unit becomes
2305                           -- transmitter! If not, and DOMINANT is received, become receiver!
2306                           if (tx_frame_ready = '1' and go_to_suspend = '0') then
                               <font color = "green">-97-</font>  
2307                               txtb_hw_cmd_d.lock <= '1';
2308                               set_transmitter_i <= '1';
2309                               stuff_enable_set <= '1';
2310       
2311                               if (rx_data_nbs = DOMINANT) then
                                   <font color = "green">-98-</font>  
2312                                   tx_frame_no_sof_d <= '1';
           <font color = "green">                            ==></font>
2313                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2314       
2315                           elsif (rx_data_nbs = DOMINANT) then
                                  <font color = "green">-99-</font>  
2316                               set_receiver_i   <= '1';
           <font color = "green">                        ==></font>
2317                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2318       
2319                           -- Transmission/reception started -> Enable Bit stuffing! Clear RX Shift
2320                           -- Register!
2321                           if (frame_start = '1') then
                               <font color = "green">-100-</font>  
2322                               destuff_enable_set <= '1';
           <font color = "green">                        ==></font>
2323                               rx_clear_i <= '1';
2324                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2325       
2326                           -- If we dont sample dominant, nor we have sth ready for transmission, we go to
2327                           -- Idle! Don't become idle when we go to suspend!
2328                           if (rx_data_nbs = RECESSIVE and tx_frame_ready = '0' and
                               <font color = "green">-101-</font>  
2329                               go_to_suspend = '0')
2330                           then
2331                               set_idle_i <= '1';
           <font color = "green">                        ==></font>
2332                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2333       
2334                       -- First or second bit of intermission!
2335                       elsif (rx_data_nbs = DOMINANT and is_bus_off = '0') then
                              <font color = "green">-102-</font>  
2336                           tick_state_reg <= '1';
2337                           ctrl_ctr_pload_i <= '1';
2338                           if (mr_mode_rom = ROM_DISABLED) then
                               <font color = "green">-103-</font>  
2339                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2340                           else
2341                               ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                        ==></font>
2342                               set_idle_i <= '1';
2343                           end if;
2344                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2345       
2346                       -- Second or third bit of intermission, Hard Synchronisation
2347                       if (ctrl_ctr_zero = '1' or ctrl_ctr_one = '1') then
                           <font color = "green">-104-</font>  
2348                           perform_hsync <= '1';
           <font color = "green">                    ==></font>
2349                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2350       
2351                       -- First or second bit of Intermission, pre-load CRC Init vector for next frame.
2352                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-105-</font>  
2353                           load_init_vect_i <= '1';
           <font color = "green">                    ==></font>
2354                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2355       
2356                   ---------------------------------------------------------------------------------------
2357                   -- Suspend transmission
2358                   ---------------------------------------------------------------------------------------
2359                   when s_pc_suspend =>
2360                       ctrl_ctr_ena <= '1';
2361                       perform_hsync <= '1';
2362                       crc_spec_enable_i <= '1';
2363                       bit_err_disable <= '1';
2364                       pc_dbg.is_suspend <= '1';
2365       
2366                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-106-</font>  
2367                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2368                           ctrl_ctr_pload_i <= '1';
2369                           ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
2370                           tx_load_base_id_i <= '1';
2371                           sof_pulse_i <= '1';
2372                           set_receiver_i <= '1';
2373                           destuff_enable_set <= '1';
2374                           rx_clear_i <= '1';
2375       
2376                       -- End of Suspend -> Unit goes to IDLE if there is nothing to transmitt, otherwise
2377                       -- it goes to SOF and transmitts
2378                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-107-</font>  
2379                           tick_state_reg <= '1';
2380                           if (tx_frame_ready = '1') then
                               <font color = "green">-108-</font>  
2381                               set_transmitter_i <= '1';
           <font color = "green">                        ==></font>
2382                               txtb_hw_cmd_d.lock <= '1';
2383                               rx_clear_i <= '1';
2384                               destuff_enable_set <= '1';
2385                               stuff_enable_set <= '1';
2386                           else
2387                               set_idle_i <= '1';
           <font color = "green">                        ==></font>
2388                           end if;
2389                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2390       
2391                   ---------------------------------------------------------------------------------------
2392                   -- Unit is in Bus idle period.
2393                   ---------------------------------------------------------------------------------------
2394                   when s_pc_idle =>
2395                       perform_hsync <= '1';
2396                       crc_spec_enable_i <= '1';
2397                       bit_err_disable <= '1';
2398       
2399                       if (is_bus_off = '0') then
                           <font color = "green">-109-</font>  
2400                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-110-</font>  
2401                               tick_state_reg <= '1';
           <font color = "green">                        ==></font>
2402                               ctrl_ctr_pload_i <= '1';
2403                               ctrl_ctr_pload_val <= C_BASE_ID_DURATION;
2404                               sof_pulse_i <= '1';
2405                               crc_enable <= '1';
2406                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2407       
2408                           if (tx_frame_ready = '1') then
                               <font color = "green">-111-</font>  
2409                               tick_state_reg <= '1';
2410                               txtb_hw_cmd_d.lock <= '1';
2411                               set_transmitter_i <= '1';
2412                               tx_load_base_id_i <= '1';
2413                               stuff_enable_set <= '1';
2414       
2415                               if (rx_data_nbs = DOMINANT) then
                                   <font color = "green">-112-</font>  
2416                                   tx_frame_no_sof_d <= '1';
           <font color = "green">                            ==></font>
2417                               end if;
                                   MISSING_ELSE
           <font color = "green">                        ==></font>
2418       
2419                           elsif (rx_data_nbs = DOMINANT) then
                                  <font color = "green">-113-</font>  
2420                               set_receiver_i <= '1';
           <font color = "green">                        ==></font>
2421                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2422       
2423                           -- Transmission/reception started -> Enable Bit de-stuffing! Clear RX Shift
2424                           -- register!
2425                           if (frame_start = '1') then
                               <font color = "green">-114-</font>  
2426                               destuff_enable_set <= '1';
           <font color = "green">                        ==></font>
2427                               rx_clear_i <= '1';
2428                           end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
2429       
2430                       -- If we are bus-off we need to move to wait for reintegration command!
2431                       else
2432                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2433                       end if;
2434       
2435                   ---------------------------------------------------------------------------------------
2436                   -- Wait till command from User to start re-integration!
2437                   ---------------------------------------------------------------------------------------
2438                   when s_pc_reintegrating_wait =>
2439                       bit_err_disable <= '1';
2440       
2441                       if (mr_command_ercrst_q = '1') then
                           <font color = "green">-115-</font>  
2442                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2443                           ctrl_ctr_pload_i <= '1';
2444                           reinteg_ctr_clr <= '1';
2445                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
2446                           clr_bus_off_rst_flg <= '1';
2447                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2448       
2449                   ---------------------------------------------------------------------------------------
2450                   -- Unit is re-integrating, waiting till re-integration counter expires!
2451                   ---------------------------------------------------------------------------------------
2452                   when s_pc_reintegrating =>
2453                       ctrl_ctr_ena <= '1';
2454                       perform_hsync <= '1';
2455                       bit_err_disable <= '1';
2456       
2457                       -- Restart integration upon reception of DOMINANT bit or upon synchronization edge.
2458                       if (rx_data_nbs = DOMINANT or sync_edge = '1') then
                           <font color = "green">-116-</font>  
2459                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
           <font color = "green">                    ==></font>
2460                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2461       
2462                       -- When preloaded due to synchronisation edge, this is outside of sample point!
2463                       if (rx_data_nbs = DOMINANT) then
                           <font color = "green">-117-</font>  
2464                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
2465                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2466       
2467                       if (sync_edge = '1' and
                           <font color = "green">-118-</font>  
2468                          -- Third reset condition shall be valid for nodes which are CAN FD tolerant or
2469                          -- CAN FD enabled!
2470                          (not(mr_settings_pex = '0' and mr_mode_fde = '0')))
2471                       then
2472                           ctrl_ctr_pload_unaliged <= '1';
           <font color = "green">                    ==></font>
2473                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2474       
2475                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-119-</font>  
2476                           reinteg_ctr_enable <= '1';
           <font color = "green">                    ==></font>
2477                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2478       
2479                       if (ctrl_ctr_zero = '1' and reinteg_ctr_expired = '0') then
                           <font color = "green">-120-</font>  
2480                           ctrl_ctr_pload_i <= '1';
           <font color = "green">                    ==></font>
2481                           ctrl_ctr_pload_val <= C_INTEGRATION_DURATION;
2482                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2483       
2484                       if (reinteg_ctr_expired = '1' and ctrl_ctr_zero = '1' and rx_trigger = '1') then
                           <font color = "green">-121-</font>  
2485                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2486                           set_idle_i <= '1';
2487                           set_err_active_i <= '1';
2488                           load_init_vect_i <= '1';
2489                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2490       
2491                   ---------------------------------------------------------------------------------------
2492                   -- Active error flag.
2493                   ---------------------------------------------------------------------------------------
2494                   when s_pc_act_err_flag =>
2495                       ctrl_ctr_ena <= '1';
2496                       pc_dbg.is_err <= '1';
2497                       tx_dominant <= '1';
2498                       err_pos <= ERC_POS_ERR;
2499       
2500                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-122-</font>  
2501                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2502                           ctrl_ctr_pload_i <= '1';
2503                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2504                           first_err_delim_d <= '1';
2505                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2506       
2507                   ---------------------------------------------------------------------------------------
2508                   -- Passive error flag.
2509                   ---------------------------------------------------------------------------------------
2510                   when s_pc_pas_err_flag =>
2511                       ctrl_ctr_ena <= '1';
2512                       pc_dbg.is_err <= '1';
2513                       err_pos <= ERC_POS_ERR;
2514       
2515                       -- Node sending Passive error flag may receive RECESSIVE or DOMINANT, and DOMINANT
2516                       -- shall not be treated as bit error!
2517                       bit_err_disable <= '1';
2518       
2519                       -- Reseting control counter if different bit that previous is detected. Passive
2520                       -- error flag must be completed after 6 bits of equal polarity!
2521                       if (rx_data_nbs_prev /= rx_data_nbs) then
                           <font color = "green">-123-</font>  
2522                           ctrl_ctr_pload_i   <= '1';
           <font color = "green">                    ==></font>
2523                           ctrl_ctr_pload_val <= C_SHORTENED_ERR_FLG_DURATION;
2524                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-124-</font>  
2525                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2526                           ctrl_ctr_pload_i <= '1';
2527                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2528                           first_err_delim_d <= '1';
2529                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2530       
2531                       -- If dominant bit is detected, and previous error was ACK, then TEC shall be
2532                       -- still incremented!
2533                       if (ack_err_flag = '1' and rx_data_nbs = DOMINANT and rx_trigger = '1') then
                           <font color = "green">-125-</font>  
2534                           bit_err_after_ack_err <= '1';
           <font color = "green">                    ==></font>
2535                           ack_err_flag_clr <= '1';
2536                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2537       
2538                   ---------------------------------------------------------------------------------------
2539                   -- Wait till Error delimiter (detection of recessive bit)
2540                   ---------------------------------------------------------------------------------------
2541                   when s_pc_err_delim_wait =>
2542                       pc_dbg.is_err <= '1';
2543                       err_pos <= ERC_POS_ERR;
2544                       ack_err_flag_clr <= '1';
2545       
2546                       -- When waiting for RECESSIVE bit after Error flag, unit may receive DOMINANT and
2547                       -- not interpret this as Bit error!
2548                       bit_err_disable <= '1';
2549       
2550                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-126-</font>  
2551                           ctrl_ctr_ena <= '1';
           <font color = "green">                    ==></font>
2552                       else
2553                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2554                       end if;
2555       
2556                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-127-</font>  
2557                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2558                           ctrl_ctr_pload_i <= '1';
2559                           ctrl_ctr_pload_val <= C_ERR_DELIM_DURATION;
2560                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2561       
2562                       -- Node received dominant bit as first bit after Error flag! This shall be treated
2563                       -- as primary error
2564                       if (rx_data_nbs = DOMINANT and first_err_delim_q = '1') then
                           <font color = "green">-128-</font>  
2565                           primary_err_i <= '1';
           <font color = "green">                    ==></font>
2566                           first_err_delim_d <= '0';
2567                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2568       
2569                   ---------------------------------------------------------------------------------------
2570                   -- 13 dominant bits (6 error flag + 7 error delimiter) has been detected (active error
2571                   -- flag), or 7 has been detected (passive error flag).
2572                   ---------------------------------------------------------------------------------------
2573                   when s_pc_err_flag_too_long =>
2574                       pc_dbg.is_err <= '1';
2575                       err_pos <= ERC_POS_ERR;
2576                       bit_err_disable <= '1';
2577                       ctrl_ctr_ena <= '1';
2578       
2579                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-129-</font>  
2580                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2581                           ctrl_ctr_pload_i <= '1';
2582                           ctrl_ctr_pload_val <= C_ERR_DELIM_DURATION;
2583       
2584                       -- This indicates that either 14th dominant bit was detected, or each next
2585                       -- consecutive 8 DOMINANT bits were detected!
2586                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-130-</font>  
2587                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2588                           ctrl_ctr_pload_i <= '1';
2589                           ctrl_ctr_pload_val <= C_DOMINANT_REPEAT_DURATION;
2590                           err_delim_late_i <= '1';
2591                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2592       
2593                   ---------------------------------------------------------------------------------------
2594                   -- 13 dominant bits (6 overload flag + 7 overload delimiter) has been detected.
2595                   ---------------------------------------------------------------------------------------
2596                   when s_pc_ovr_flag_too_long =>
2597                       pc_dbg.is_overload <= '1';
2598                       err_pos <= ERC_POS_OVRL;
2599                       bit_err_disable <= '1';
2600                       ctrl_ctr_ena <= '1';
2601       
2602                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-131-</font>  
2603                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2604                           ctrl_ctr_pload_i <= '1';
2605                           ctrl_ctr_pload_val <= C_OVR_DELIM_DURATION;
2606       
2607                       -- This indicates that either 14th dominant bit was detected, or each next
2608                       -- consecutive 8 DOMINANT bits were detected!
2609                       elsif (ctrl_ctr_zero = '1') then
                              <font color = "green">-132-</font>  
2610                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2611                           ctrl_ctr_pload_i <= '1';
2612                           ctrl_ctr_pload_val <= C_DOMINANT_REPEAT_DURATION;
2613                           err_delim_late_i <= '1';
2614                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2615       
2616                   ---------------------------------------------------------------------------------------
2617                   -- Error delimiter
2618                   ---------------------------------------------------------------------------------------
2619                   when s_pc_err_delim =>
2620                       pc_dbg.is_err <= '1';
2621                       ctrl_ctr_ena <= '1';
2622                       err_pos <= ERC_POS_ERR;
2623                       bit_err_disable <= '1';
2624       
2625                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-133-</font>  
2626                           tick_state_reg <= '1';
2627                           ctrl_ctr_pload_i <= '1';
2628       
2629                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-134-</font>  
2630                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2631                           else
2632                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
           <font color = "green">                        ==></font>
2633                           end if;
2634                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-135-</font>  
2635                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2636                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2637       
2638                   ---------------------------------------------------------------------------------------
2639                   -- Overload flag
2640                   ---------------------------------------------------------------------------------------
2641                   when s_pc_ovr_flag =>
2642                       pc_dbg.is_overload <= '1';
2643                       ctrl_ctr_ena <= '1';
2644                       tx_dominant <= '1';
2645                       err_pos <= ERC_POS_OVRL;
2646       
2647                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-136-</font>  
2648                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2649                           ctrl_ctr_pload_i <= '1';
2650                           ctrl_ctr_pload_val <= C_DELIM_WAIT_DURATION;
2651                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2652       
2653                   ---------------------------------------------------------------------------------------
2654                   -- Wait till overload delimiter.
2655                   ---------------------------------------------------------------------------------------
2656                   when s_pc_ovr_delim_wait =>
2657                       pc_dbg.is_overload <= '1';
2658                       err_pos <= ERC_POS_OVRL;
2659       
2660                       if (ctrl_ctr_zero = '0') then
                           <font color = "green">-137-</font>  
2661                           ctrl_ctr_ena <= '1';
           <font color = "green">                    ==></font>
2662                       else
2663                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2664                       end if;
2665       
2666                       -- When waiting for RECESSIVE bit after Overload flag, unit may receive DOMINANT
2667                       -- and not interpret this as Bit error!
2668                       bit_err_disable <= '1';
2669       
2670                       if (rx_data_nbs = RECESSIVE) then
                           <font color = "green">-138-</font>  
2671                           tick_state_reg <= '1';
           <font color = "green">                    ==></font>
2672                           ctrl_ctr_pload_i <= '1';
2673                           ctrl_ctr_pload_val <= C_OVR_DELIM_DURATION;
2674                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
2675       
2676                   ---------------------------------------------------------------------------------------
2677                   -- Overload delimiter
2678                   ---------------------------------------------------------------------------------------
2679                   when s_pc_ovr_delim  =>
2680                       ctrl_ctr_ena <= '1';
2681                       pc_dbg.is_overload <= '1';
2682                       err_pos <= ERC_POS_OVRL;
2683                       bit_err_disable <= '1';
2684       
2685                       if (ctrl_ctr_zero = '1') then
                           <font color = "green">-139-</font>  
2686                           tick_state_reg <= '1';
2687                           ctrl_ctr_pload_i <= '1';
2688       
2689                           if (rx_data_nbs = DOMINANT) then
                               <font color = "green">-140-</font>  
2690                               ctrl_ctr_pload_val <= C_OVR_FLG_DURATION;
           <font color = "green">                        ==></font>
2691                           else
2692                               ctrl_ctr_pload_val <= C_INTERMISSION_DURATION;
           <font color = "green">                        ==></font>
2693                           end if;
2694                       elsif (rx_data_nbs = DOMINANT) then
                              <font color = "green">-141-</font>  
2695                           form_err_i <= '1';
           <font color = "green">                    ==></font>
2696                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td nowrap>(1)->(2)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!2)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(3)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!3)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(4)->(5)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(4)->(!5)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(1)->(!4)->(6.-)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(7)->(8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(7)->(!8)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OFF)->(!7)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!9)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(12)->(!13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTEGRATING)->(!12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SOF)->(14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SOF)->(!14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(15)->(!16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BASE_ID)->(!18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(19)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(19)->(!20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(21)->(22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(21)->(!22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_SRR_R1)->(!23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(25)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(25)->(!26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDE)->(!30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(31)->(!32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EXT_ID)->(!34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(35)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(35)->(!36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(!38)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(37)->(!38)->(!39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_RTR_R1)->(!40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(41)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(41)->(!42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(!41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(43)->(!44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R1)->(!43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_EXT)->(45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_EXT)->(!45)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(!46)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(47)->(!48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_R0_FD)->(!47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(51)->(52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(51)->(!52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EDL_R0)->(!51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(!53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_BRS)->(!54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(!55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ESI)->(!56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(60)->(61)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(60)->(!61)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(59)->(!60)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DLC)->(!59)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(62)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!62)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(63)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!63)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(64)->(65)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(64)->(!65)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!64)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(66)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_DATA)->(!66)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(67)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!67)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(68)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!68)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(69)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(6. S_PC_STUFF_COUNT)->(!69)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(70)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!70)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(71)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!71)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(72)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC)->(!72)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(74)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!74)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(75)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!75)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(76)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(73)->(!76)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_CRC_DELIM)->(!73)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(77)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!77)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(78)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!78)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(79)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK)->(!79)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(80)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(!80)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(81)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_1)->(!81)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_2)->(82)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_FD_2)->(!82)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(83)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(!83)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(84)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACK_DELIM)->(!84)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(86)->(87)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(86)->(!87)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(88)->(89)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(88)->(!89)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(85)->(!86)->(!88)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!85)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(90)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!90)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(92)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(!92)->(93)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(91)->(!92)->(!93)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_EOF)->(!91)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(94)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!94)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(96)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!96)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(97)->(98)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(97)->(!98)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!97)->(99)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!97)->(!99)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(100)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!100)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(101)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(95)->(!101)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(102)->(103)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(102)->(!103)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!95)->(!102)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(104)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!104)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(105)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_INTERMISSION)->(!105)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(106)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(107)->(108)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(107)->(!108)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_SUSPEND)->(!106)->(!107)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(110)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!110)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(111)->(112)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(111)->(!112)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!111)->(113)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!111)->(!113)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(114)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(109)->(!114)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_IDLE)->(!109)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING_WAIT)->(115)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING_WAIT)->(!115)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(116)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!116)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(117)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!117)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(118)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!118)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(119)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!119)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(120)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!120)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(121)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_REINTEGRATING)->(!121)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACT_ERR_FLAG)->(122)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ACT_ERR_FLAG)->(!122)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(123)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!123)->(124)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!123)->(!124)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(125)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_PAS_ERR_FLAG)->(!125)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(126)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!126)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(127)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!127)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(128)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM_WAIT)->(!128)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(129)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(!129)->(130)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_FLAG_TOO_LONG)->(!129)->(!130)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(131)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(!131)->(132)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG_TOO_LONG)->(!131)->(!132)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(133)->(134)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(133)->(!134)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(!133)->(135)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_ERR_DELIM)->(!133)->(!135)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG)->(136)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_FLAG)->(!136)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(137)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(!137)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(138)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM_WAIT)->(!138)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(139)->(140)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(139)->(!140)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(!139)->(141)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(6. S_PC_OVR_DELIM)->(!139)->(!141)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2706           state_reg_ce <= '1' when (tick_state_reg = '1' and ctrl_signal_upd = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2712               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2713                   curr_state <= s_pc_off;
           <font color = "green">            ==></font>
2714               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2715                   if (state_reg_ce = '1') then
                       <font color = "green">-3-</font>  
2716                       curr_state <= next_state;
           <font color = "green">                ==></font>
2717                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2718               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2729           ctrl_ctr_pload <= ctrl_ctr_pload_i when (curr_state = s_pc_off) else
                                                  <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2730                             ctrl_ctr_pload_i when (ctrl_signal_upd = '1') else
                                                  <font color = "green">-2-</font>  
           <font color = "green">                      ==></font>
2731                             '1' when (ctrl_ctr_pload_unaliged = '1') else
                                     <font color = "green">-3-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2742               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2743                   store_metadata     <= '0';
           <font color = "green">            ==></font>
2744                   store_data         <= '0';
2745                   rec_valid          <= '0';
2746                   rec_abort          <= '0';
2747               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2748       
2749                   -- Frame is stored to RX Buffer when unit is either receiver or loopback mode is
2750                   -- enabled. Each command is active only for one clock cycle!
2751                   if ((is_receiver = '1' or mr_settings_ilbp = '1') and
                       <font color = "green">-3-</font>  
2752                       ((rx_trigger = '1') or (err_frm_req = '1')))
2753                   then
2754                       store_metadata     <= store_metadata_d;
           <font color = "green">                ==></font>
2755                       store_data         <= store_data_d;
2756                       rec_valid          <= rec_valid_d;
2757                       rec_abort          <= rec_abort_d;
2758                   else
2759                       store_metadata     <= '0';
           <font color = "green">                ==></font>
2760                       store_data         <= '0';
2761                       rec_valid          <= '0';
2762                       rec_abort          <= '0';
2763                   end if;
2764               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2767           ctrl_signal_upd <= '1' when (rx_trigger = '1' or err_frm_req = '1')
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2776               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2777                   txtb_hw_cmd_q.lock    <= '0';
           <font color = "green">            ==></font>
2778                   txtb_hw_cmd_q.unlock  <= '0';
2779                   txtb_hw_cmd_q.valid   <= '0';
2780                   txtb_hw_cmd_q.err     <= '0';
2781                   txtb_hw_cmd_q.arbl    <= '0';
2782                   txtb_hw_cmd_q.failed  <= '0';
2783               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2784                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
2785                       txtb_hw_cmd_q <= txtb_hw_cmd_d;
           <font color = "green">                ==></font>
2786                   else
2787                       txtb_hw_cmd_q <= ('0', '0', '0', '0', '0', '0');
           <font color = "green">                ==></font>
2788                   end if;
2789               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2820           tx_shift_ena <= '1' when (tx_shift_ena_i = '1' and is_transmitter = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2836           switch_to_ssp <= '1' when (sp_control_switch_data = '1' and is_transmitter = '1' and
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2841           sp_control_d <=   NOMINAL_SAMPLE when (sp_control_switch_nominal = '1')
                                                <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2842                                            else
2843                           SECONDARY_SAMPLE when (switch_to_ssp = '1')
                                                <font color = "green">-2-</font>  
           <font color = "green">                    ==></font>
2844                                            else
2845                                DATA_SAMPLE when (sp_control_switch_data = '1')
                                                <font color = "green">-3-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2849           sp_control_ce <= '1' when (sp_control_switch_nominal = '1') else
                                    <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2850                            '1' when (sp_control_switch_data = '1') else
                                    <font color = "green">-2-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2856                   sp_control_q_i <= NOMINAL_SAMPLE;
           <font color = "green">            ==></font>
2857               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2858                   if (sp_control_ce = '1') then
                       <font color = "green">-3-</font>  
2859                       sp_control_q_i <= sp_control_d;
           <font color = "green">                ==></font>
2860                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2861               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2864           sp_control <= sp_control_d when (br_shifted_i = '1') else
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2872           act_err_ovr_flag <= '1' when (curr_state = s_pc_act_err_flag) else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2873                               '1' when (curr_state = s_pc_ovr_flag) else
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2878               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2879                   first_err_delim_q <= '0';
           <font color = "green">            ==></font>
2880               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2881                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
2882                       first_err_delim_q <= first_err_delim_d;
           <font color = "green">                ==></font>
2883                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2884               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2891           primary_err <= '1' when (primary_err_i = '1' and rx_trigger = '1')
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2895           err_delim_late <= '1' when (err_delim_late_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2899           set_err_active <= '1' when (set_err_active_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2903           rx_clear <= '1' when (rx_clear_i = '1' and rx_trigger = '1')
                               <font color = "green">-1-</font>  
                               <font color = "green">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2913           bit_err_enable <= '0' when (bit_err_disable = '1') else
                                     <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2914                             '0' when (bit_err_disable_receiver = '1' and is_receiver = '1') else
                                     <font color = "green">-2-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2925                                        or is_receiver = '1' or retr_ctr_add_block = '1') else
                                                                                                  
2926                             '1' when (arbitration_lost_i = '1' and rx_trigger = '1') else
                                     <font color = "green">-1-</font>  
2927                             '1' when (err_frm_req = '1') else
                                     <font color = "green">-2-</font>  
2928                             '0';
                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- ((ERR_FRM_REQ = '1')) ? ...;  
           </font>
           <font color = "green">                      ==></font>
           <font color = "green">                      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2935           retr_ctr_clear_i <= '1' when (txtb_hw_cmd_d.valid = '1' and rx_trigger = '1') else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
2936                               '1' when (txtb_hw_cmd_d.failed = '1') else
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2946               if (res_n = '0') then
                   <font color = "green">-1-</font>  
2947                   retr_ctr_add_block <= '0';
           <font color = "green">            ==></font>
2948               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
2949                   if (retr_ctr_add_i = '1') then
                       <font color = "green">-3-</font>  
2950                       retr_ctr_add_block <= '1';
           <font color = "green">                ==></font>
2951                   elsif (retr_ctr_add_block_clr = '1') then
                          <font color = "green">-4-</font>  
2952                       retr_ctr_add_block <= '0';
           <font color = "green">                ==></font>
2953                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
2954               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2959           sof_pulse <= '1' when (sof_pulse_i = '1' and rx_trigger = '1')
                                <font color = "green">-1-</font>  
                                <font color = "green">==></font>  
                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2966           compl_ctr_ena <= '1' when (compl_ctr_ena_i = '1' and rx_trigger = '1')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2973           set_transmitter <= '1' when (set_transmitter_i = '1' and rx_trigger = '1')
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2977           set_receiver <= '1' when (set_receiver_i = '1' and rx_trigger = '1')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2986           set_idle <= '1' when (set_idle_i = '1' and (rx_trigger = '1' or err_frm_req = '1'))
                               <font color = "green">-1-</font>  
                               <font color = "green">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2999           crc_calc_from_rx <= '1' when (crc_spec_enable_i = '1') else
                                       <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
3000                               '1' when (is_arbitration_i = '1') else
                                       <font color = "green">-2-</font>  
           <font color = "green">                        ==></font>
3001                               '1' when (is_receiver = '1') else
                                       <font color = "green">-3-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3004           load_init_vect <= '1' when (load_init_vect_i = '1' and rx_trigger = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3013               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3014                   stuff_enable <= '0';
           <font color = "green">            ==></font>
3015               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3016                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
3017                       if (stuff_enable_set = '1') then
                           <font color = "green">-4-</font>  
3018                          stuff_enable <= '1';
           <font color = "green">                   ==></font>
3019                       elsif (stuff_enable_clear = '1') then
                              <font color = "green">-5-</font>  
3020                          stuff_enable <= '0';
           <font color = "green">                   ==></font>
3021                      end if;
                          MISSING_ELSE
           <font color = "green">               ==></font>
3022                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3023               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3031               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3032                   destuff_enable <= '0';
           <font color = "green">            ==></font>
3033               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3034                   if (ctrl_signal_upd = '1') then
                       <font color = "green">-3-</font>  
3035                       if (destuff_enable_set = '1') then
                           <font color = "green">-4-</font>  
3036                           destuff_enable <= '1';
           <font color = "green">                    ==></font>
3037                       elsif (destuff_enable_clear = '1') then
                              <font color = "green">-5-</font>  
3038                           destuff_enable <= '0';
           <font color = "green">                    ==></font>
3039                       end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
3040                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3041               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3049                                           sp_control_q_i = SECONDARY_SAMPLE or
                                                                                   
3050                                           (sp_control_q_i = DATA_SAMPLE and is_transmitter = '1'))
                                                                                                       
3051                                     else
                                             
3052                           HARD_SYNC when (perform_hsync = '1')
                                         <font color = "green">-1-</font>  
3053                                     else
                                             
3054                             RE_SYNC;
                                         
3055       
           
3056           sync_control_reg_proc : process(clk_sys, res_n)
                                                              
3057           begin
                    
3058               if (res_n = '0') then
                                        
3059                   sync_control_q <= HARD_SYNC;
                                                   
3060               elsif (rising_edge(clk_sys)) then
                                                    
3061                   sync_control_q <= sync_control_d;
                                                        
3062               end if;
                          
3063           end process;
                           
3064       
           
3065           -----------------------------------------------------------------------------------------------
                                                                                                              
3066           -- TXT Buffer pointer registering
                                                
3067           -----------------------------------------------------------------------------------------------
                                                                                                              
3068           txtb_ptr_reg_proc : process(clk_sys, res_n)
                                                          
3069           begin
                    
3070               if (res_n = '0') then
                                        
3071                   txtb_ptr_q <= 0;
                                       
3072               elsif (rising_edge(clk_sys)) then
                                                    
3073                   if (txtb_clk_en_d = '1') then
                                                    
3074                       txtb_ptr_q <= txtb_ptr_d;
                                                    
3075                   end if;
                              
3076               end if;
                          
3077           end process;
                           
3078       
           
3079           -- Enable memory only when pointer changes. This allows clocking the memory only when new read
                                     <font color = "green">-2-</font>                                                           
                                     <font color = "green">==></font>                                                           
                                     <font color = "green">==></font>                                                           
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3058               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3059                   sync_control_q <= HARD_SYNC;
           <font color = "green">            ==></font>
3060               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3061                   sync_control_q <= sync_control_d;
           <font color = "green">            ==></font>
3062               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3070               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3071                   txtb_ptr_q <= 0;
           <font color = "green">            ==></font>
3072               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3073                   if (txtb_clk_en_d = '1') then
                       <font color = "green">-3-</font>  
3074                       txtb_ptr_q <= txtb_ptr_d;
           <font color = "green">                ==></font>
3075                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3076               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3081           txtb_clk_en_d <= '1' when (txtb_ptr_q /= txtb_ptr_d and txtb_gate_mem_read = '0')
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3090               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3091                   txtb_clk_en_q <= '0';
           <font color = "green">            ==></font>
3092               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3093                   txtb_clk_en_q <= txtb_clk_en_d;
           <font color = "green">            ==></font>
3094               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3102               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3103                   tx_frame_no_sof_q <= '0';
           <font color = "green">            ==></font>
3104               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3105                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3106                       tx_frame_no_sof_q <= tx_frame_no_sof_d;
           <font color = "green">                ==></font>
3107                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3108               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3116               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3117                   rx_data_nbs_prev <= RECESSIVE;
           <font color = "green">            ==></font>
3118               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3119                   if (rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3120                       rx_data_nbs_prev <= rx_data_nbs;
           <font color = "green">                ==></font>
3121                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3122               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3130               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3131                   ack_err_flag <= '0';
           <font color = "green">            ==></font>
3132               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3133                   if (ack_err_i = '1' and rx_trigger = '1') then
                       <font color = "green">-3-</font>  
3134                       ack_err_flag <= '1';
           <font color = "green">                ==></font>
3135                   elsif (ack_err_flag_clr = '1') then
                          <font color = "green">-4-</font>  
3136                       ack_err_flag <= '0';
           <font color = "green">                ==></font>
3137                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3138               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3146               if (res_n = '0') then
                   <font color = "green">-1-</font>  
3147                   mr_status_pexs <= '0';
           <font color = "green">            ==></font>
3148               elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
3149                   if (pexs_set = '1') then
                       <font color = "green">-3-</font>  
3150                       mr_status_pexs <= '1';
           <font color = "green">                ==></font>
3151                   elsif (mr_command_cpexs = '1') then
                          <font color = "green">-4-</font>  
3152                       mr_status_pexs <= '0';
           <font color = "green">                ==></font>
3153                   end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
3154               end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_217">
    <li>
      <a href="#inst_tag_217_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_217_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_217_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_217_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_217_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.PROTOCOL_CONTROL_FSM RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
