// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_horizontalPadder.v
// Created: 2018-10-21 17:42:58
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_horizontalPadder
// Source Path: HSG/HSG/Edge Detector/LineBuffer/horizontalPadder
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_horizontalPadder
          (clk,
           reset,
           enb,
           dataIn,
           horSEL,
           dataOut);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] dataIn;  // uint8
  input   [1:0] horSEL;  // ufix2
  output  [7:0] dataOut;  // uint8

  reg [7:0] SHIFTREG1;  // uint8
  reg [7:0] SHIFTREG2;  // uint8
  reg [7:0] SHIFTREG3;  // uint8


  always @(posedge clk or posedge reset)
    begin : reg_rsvd_process
      if (reset == 1'b1) begin
        SHIFTREG1 <= 8'b00000000;
      end
      else begin
        if (enb) begin
          SHIFTREG1 <= dataIn;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_1_process
      if (reset == 1'b1) begin
        SHIFTREG2 <= 8'b00000000;
      end
      else begin
        if (enb) begin
          SHIFTREG2 <= SHIFTREG1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_2_process
      if (reset == 1'b1) begin
        SHIFTREG3 <= 8'b00000000;
      end
      else begin
        if (enb) begin
          SHIFTREG3 <= SHIFTREG2;
        end
      end
    end



  assign dataOut = (horSEL == 2'b00 ? SHIFTREG1 :
              (horSEL == 2'b01 ? SHIFTREG2 :
              SHIFTREG3));



endmodule  // HSG_IP_src_horizontalPadder

