# < 5 min

1. J. H. Saltz, R. Mirchandaney, and K. Crowley, “Run-time
   parallelization and scheduling of loops,” Comput. IEEE Trans.,
   vol. 40, no. 5, pp. 603–612, 1991.
1. Cao, L. J., Chua, K. S., Chong, W. K., Lee, H. P., & Gu,
   Q. M. (2003). A comparison of PCA, KPCA and ICA for dimensionality
   reduction in support vector machine. Neurocomputing, 55(1-2),
   321–336. doi:10.1016/S0925-2312(03)00433-8

# 5-12 min

1. Lutz, T., Fensch, C., & Cole, M. (2013). PARTANS: An Autotuning
   Framework for Stencil Computation on Multi-GPU Systems. ACM
   Transactions on Architecture and Code Optimization, 9(4),
   1–24. doi:10.1145/2400682.2400718

# 12-30 min

1. A. Magni, C. Dubach, and M. F. P. O. Boyle, “A Large-Scale
   Cross-Architecture Evaluation of Thread-Coarsening,”
   Int. Conf. High Perform. Comput. Netw. Storage Anal. SC’13,
   p. 11, 2013.
1. U. Dastgeer, J. Enmyren, and C. W. Kessler, “Auto-tuning SkePU: a
   multi-backend skeleton programming framework for multi-GPU
   systems,” in Proceedings of the 4th International Workshop on
   Multicore Software Engineering, 2011, pp. 25–32.

# > 30 min

1. E. a Lee, “The Problem with Threads,” Computer
   (Long. Beach. Calif)., vol. 39, no. 5, pp. 33–42, 2006.
1. Rauchwerger, L., & Padua, D. A. (1999). The LRPD test: Speculative
   run-time parallelization of loops with privatization and reduction
   parallelization. Parallel and Distributed Systems, IEEE
   Transactions on, 10(2), 160–180.
