# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../new/alucontrol.sv" \
"../../../../new/control.sv" \
"../../../../new/controller.sv" \
"../../../../new/forward.sv" \
"../../../../new/immgen.sv" \
"../../../../new/regfile.sv" \
"../../../../new/riscv.sv" \
"../../../../RMRV_SVer.srcs/sim_1/new/PC_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
