<root><simulation><result_generated_time />2023-05-16 17:42:40<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />43/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [128, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 8)], [('C', 32)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('OX', 3), ('K', 8), ('OY', 3)], [('FY', 3), ('FX', 3), ('K', 4)], []]<I />[[('OY', 3), ('OX', 3), ('OX', 3), ('K', 8)], [('OY', 3), ('FY', 3), ('FX', 3), ('K', 4)], []]<O />[[('OY', 3)], [('OX', 3), ('OX', 3), ('K', 8), ('OY', 3), ('FY', 3), ('FX', 3), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 81, 1, 1], 'I': [8.0, 8.0, 8.08, 1.0], 'O': [128.0, 1, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2359296, 2359296], 'I': [216, 369664, 369664], 'O': [24, 165888, 165888], 'O_partial': [24, 165888, 0], 'O_final': [0, 0, 165888]}<actual_mem_utilization_individual />{'W': [0.12, 0.07, 0.0], 'I': [0.42, 0.01, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.09, 0.0], 'I': [0.42, 0.09, 0.0], 'O': [0.05, 0.09, 0.0]}<effective_mem_size_bit />{'W': [64, 786432, 2359296], 'I': [216, 369664, 369664], 'O': [8, 41472, 165888], 'O_partial': [8, 41472, 0], 'O_final': [0, 0, 165888]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 8, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [128, 128, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 294912], [294912, 294912], [294912, 0]]<I />[[2985984, 373248], [373248, 46208], [46208, 0]]<O />[[(165888, 186624), (186624, 165888)], [(165888, 186624), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(165888, 186624), (186624, 165888)], [(165888, 186624), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 36864], [4608, 4608], [1152, 0]]<I />[[373248, 46656], [5832, 722], [180, 0]]<O />[[(20736, 23328), (23328, 20736)], [(2592, 2916), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([20736, 23328], [23328, 20736]), ([2592, 2916], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />0</mac_count></basic_info><energy><total_energy />52223166.9<mem_energy_breakdown><W />[50.6, 913.2, 1534.3]<I />[142.4, 681.1, 240.4]<O />[30.9, 577.9, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />0.0<total />52218888.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8125<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8125<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />28712<latency_cycle_without_data_loading />23328<ideal_computing_cycle />23328<data_loading><load_cycle_total />5384<load_cycle_individual />{'W': [128, 4608, 0], 'I': [54, 722, 0]}<load_cycle_combined />{'W': 4608, 'I': 722}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-23327], [-22645, -18200], [-23328, -23328]], 'I': [[-23327], [-22791, -17334], [-23328, -23328]], 'O': [[-23328], [-23328, -23328], [-23004, -23247]]}<mem_stall_cycle_shared />{'W': [[-23327], [-22645, 0], [0, 0]], 'I': [[-23327], [-22791, 0], [0, 0]], 'O': [[-23328], [-23328, -23328], [-23004, -23247]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2359296, 2359296], 'I': [216, 369664, 369664], 'O': [24, 165888, 165888], 'O_partial': [24, 165888, 0], 'O_final': [0, 0, 165888]}<data_size_each_level_total />{'W': [65536, 2359296, 2359296], 'I': [27648, 369664, 369664], 'O': [192, 165888, 165888]}<loop_cycles_each_level />{'W': [648, 23328, 23328], 'I': [216, 23328, 23328], 'O': [3, 23328, 23328]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [8, 36, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [101.1, 101.1], [101.1, 101.1]], 'I': [[8.0, 1.0], [128.0, 15.8], [15.8, 15.8]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [303.4, 101.1], [101.1, 101.1]], 'I': [[8.0, 8.0], [1024.0, 570.5], [570.5, 15.8]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [101.1, 101.1], [101.1, 0]], 'I': [[8.0, 1.0], [128.0, 15.8], [15.8, 0]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [300.2, 181.0], [117.0, 7.1]], 'I': [[8.0, 1.0], [300.2, 181.0], [117.0, 7.1]], 'O': [[8.0, 8.0], [300.2, 181.0], [117.0, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 23328], [648, 648, 36], [23328, 23328, 1]], 'I': [[1, 1, 23328], [216, 216, 108], [23328, 23328, 1]], 'O': [[1, 1, 23328], [3, 3, 7776], [23328, 23328, 1]]}<trans_time_real />{'W': [[0, 1, 23328], [[1, 648, 36], [128, 648, 36]], [[4608, 23328, 1], [1152, 23328, 1]]], 'I': [[0, 1, 23328], [[3, 216, 108], [54, 216, 108]], [[722, 23328, 1], [180, 23328, 1]]], 'O': [[0, 1, 23328], [[0, 3, 7776], [0, 3, 7776]], [[324, 23328, 1], [81, 23328, 1]]]}<single_stall_cycle />{'W': [[-1], [-647, -520], [-18720, -22176]], 'I': [[-1], [-213, -162], [-22606, -23148]], 'O': [[-1], [-3, -3], [-23004, -23247]]}<single_stall_count />{'W': [23327, 35, 0], 'I': [23327, 107, 0], 'O': [23328, 7776, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}, 1: {'W': [4480, 0], 'I': [5778, 0], 'O': [0, 324]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-23328, -23328], [-23004, -23328]], 1: [[-13070, -23328], [-23328, -23004]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>