$comment
	File created using the following command:
		vcd file Decoder.msim.vcd -direction
$end
$date
	Thu Dec 03 15:14:24 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DecoderDiagram_vlg_vec_tst $end
$var reg 1 ! En $end
$var reg 4 " w [3:0] $end
$var wire 1 # y [15] $end
$var wire 1 $ y [14] $end
$var wire 1 % y [13] $end
$var wire 1 & y [12] $end
$var wire 1 ' y [11] $end
$var wire 1 ( y [10] $end
$var wire 1 ) y [9] $end
$var wire 1 * y [8] $end
$var wire 1 + y [7] $end
$var wire 1 , y [6] $end
$var wire 1 - y [5] $end
$var wire 1 . y [4] $end
$var wire 1 / y [3] $end
$var wire 1 0 y [2] $end
$var wire 1 1 y [1] $end
$var wire 1 2 y [0] $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : y[15]~output_o $end
$var wire 1 ; y[14]~output_o $end
$var wire 1 < y[13]~output_o $end
$var wire 1 = y[12]~output_o $end
$var wire 1 > y[11]~output_o $end
$var wire 1 ? y[10]~output_o $end
$var wire 1 @ y[9]~output_o $end
$var wire 1 A y[8]~output_o $end
$var wire 1 B y[7]~output_o $end
$var wire 1 C y[6]~output_o $end
$var wire 1 D y[5]~output_o $end
$var wire 1 E y[4]~output_o $end
$var wire 1 F y[3]~output_o $end
$var wire 1 G y[2]~output_o $end
$var wire 1 H y[1]~output_o $end
$var wire 1 I y[0]~output_o $end
$var wire 1 J w[2]~input_o $end
$var wire 1 K w[3]~input_o $end
$var wire 1 L w[0]~input_o $end
$var wire 1 M inst|Mux0~4_combout $end
$var wire 1 N w[1]~input_o $end
$var wire 1 O inst|Mux0~5_combout $end
$var wire 1 P inst|Mux1~4_combout $end
$var wire 1 Q inst|Mux1~5_combout $end
$var wire 1 R inst|Mux2~0_combout $end
$var wire 1 S inst|Mux3~0_combout $end
$var wire 1 T En~input_o $end
$var wire 1 U inst|Mux4~4_combout $end
$var wire 1 V inst|Mux4~5_combout $end
$var wire 1 W inst|Mux5~4_combout $end
$var wire 1 X inst|Mux6~0_combout $end
$var wire 1 Y inst|Mux7~0_combout $end
$var wire 1 Z inst|Mux12~4_combout $end
$var wire 1 [ inst|Mux8~4_combout $end
$var wire 1 \ inst|Mux9~4_combout $end
$var wire 1 ] inst|Mux9~5_combout $end
$var wire 1 ^ inst|Mux10~0_combout $end
$var wire 1 _ inst|Mux11~0_combout $end
$var wire 1 ` inst|Mux12~5_combout $end
$var wire 1 a inst|Mux13~4_combout $end
$var wire 1 b inst|Mux14~0_combout $end
$var wire 1 c inst|Mux15~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
12
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
x3
04
15
x6
17
18
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
0a
0b
1c
$end
#80000
b1 "
1L
03
0\
1Z
0c
1b
0I
1H
02
11
#160000
b11 "
b10 "
0L
1N
13
1\
0Z
1U
0b
1`
0H
1F
01
1/
1a
0`
1G
0F
10
0/
#240000
b11 "
1L
03
0\
1Z
0a
1`
0G
1F
00
1/
#320000
b111 "
b101 "
b100 "
0L
0N
1J
13
1\
0Z
0U
0`
1^
0F
1D
0/
1-
1_
0^
1E
0D
1.
0-
#400000
b101 "
1L
03
0\
1Z
0_
1^
0E
1D
0.
1-
#480000
0!
b111 "
b110 "
0T
0L
1N
13
0Z
0^
1[
0D
1B
0-
1+
0[
0B
0+
#560000
b111 "
1L
03
#640000
b1111 "
b1011 "
b1001 "
b1000 "
0L
0N
0J
1K
13
#720000
b1001 "
1L
03
#800000
b1011 "
b1010 "
0L
1N
13
1U
#880000
b1011 "
1L
03
#960000
b1111 "
b1101 "
b1100 "
0L
0N
1J
13
0U
#1000000
