library ieee;
use ieee.std_logic_1164.all;

entity TECLADO	is
	port (
		clk_250m : in std_logic;
		inp  : in 	std_logic_vector(3 downto 0);
		outp : out  std_logic_vector(2 downto 0);
		data : out  std_logic_vector(6 downto 0);
		new_data : out std_logic_vector(3 downto 0)
		);
end entity;


architecture rtl of TECLADO is
type lista_estado is (COLUMNA1,COLUMNA2,COLUMNA3);
signal estado_presente,estado_futuro : lista_estado;

end architecture;