[{"DBLP title": "Deterministic Replay Using Global Clock.", "DBLP authors": ["Yunji Chen", "Tianshi Chen", "Ling Li", "Ruiyang Wu", "Dao-Fu Liu", "Weiwu Hu"], "year": 2013, "doi": "https://doi.org/10.1145/2445572.2445573", "OA papers": [{"PaperId": "https://openalex.org/W1993766354", "PaperTitle": "Deterministic Replay Using Global Clock", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Yunji Chen", "Ling Li", "Ruiyang Wu", "Liu Daofu", "Weiwu Hu"]}]}, {"DBLP title": "TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs.", "DBLP authors": ["Daniel Lustig", "Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2013, "doi": "https://doi.org/10.1145/2445572.2445574", "OA papers": [{"PaperId": "https://openalex.org/W2156703074", "PaperTitle": "TLB Improvements for Chip Multiprocessors", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Princeton University": 2.0, "Rutgers Sexual and Reproductive Health and Rights": 1.0}, "Authors": ["Daniel C. Lustig", "Abhishek Bhattacharjee", "Margaret Martonosi"]}]}, {"DBLP title": "Tiled-MapReduce: Efficient and Flexible MapReduce Processing on Multicore with Tiling.", "DBLP authors": ["Rong Chen", "Haibo Chen"], "year": 2013, "doi": "https://doi.org/10.1145/2445572.2445575", "OA papers": [{"PaperId": "https://openalex.org/W1992615224", "PaperTitle": "Tiled-MapReduce", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Shanghai Jiao Tong University": 2.0}, "Authors": ["Rong Chen", "Haibo Chen"]}]}, {"DBLP title": "A-DFA: A Time- and Space-Efficient DFA Compression Algorithm for Fast Regular Expression Evaluation.", "DBLP authors": ["Michela Becchi", "Patrick Crowley"], "year": 2013, "doi": "https://doi.org/10.1145/2445572.2445576", "OA papers": [{"PaperId": "https://openalex.org/W2115345034", "PaperTitle": "A-DFA", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Missouri": 1.0, "Washington University in St. Louis": 1.0}, "Authors": ["Michela Becchi", "Patrick M. Crowley"]}]}, {"DBLP title": "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2013, "doi": "https://doi.org/10.1145/2445572.2445577", "OA papers": [{"PaperId": "https://openalex.org/W2027829345", "PaperTitle": "The McPAT Framework for Multicore and Manycore Architectures", "Year": 2013, "CitationCount": 164, "EstimatedCitation": 164, "Affiliations": {"Hewlett-Packard (United States)": 2.0, "Seoul National University": 1.0, "University of California, San Diego": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Sheng Li", "Jung Yong Ahn", "Richard M. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"]}]}, {"DBLP title": "Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "George Athanasiou", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2013, "doi": "https://doi.org/10.1145/2459316.2459317", "OA papers": [{"PaperId": "https://openalex.org/W2096989239", "PaperTitle": "Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Patras": 4.0, "KU Leuven": 1.0}, "Authors": ["Angeliki Kritikakou", "Francky Catthoor", "George Athanasiou", "Vasilios Kelefouras", "Costas E. Goutis"]}]}, {"DBLP title": "Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory.", "DBLP authors": ["Lei Jiang", "Yu Du", "Bo Zhao", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2013, "doi": "https://doi.org/10.1145/2459316.2459318", "OA papers": [{"PaperId": "https://openalex.org/W1995868334", "PaperTitle": "Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Lei Jiang", "Yu Du", "Bo Zhao", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"]}]}, {"DBLP title": "Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA.", "DBLP authors": ["Kyuseung Han", "Junwhan Ahn", "Kiyoung Choi"], "year": 2013, "doi": "https://doi.org/10.1145/2459316.2459319", "OA papers": [{"PaperId": "https://openalex.org/W1997981962", "PaperTitle": "Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Kyuseung Han", "Junwhan Ahn", "Kiyoung Choi"]}]}, {"DBLP title": "MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs.", "DBLP authors": ["Chao Wang", "Xi Li", "Junneng Zhang", "Xuehai Zhou", "Xiaoning Nie"], "year": 2013, "doi": "https://doi.org/10.1145/2459316.2459320", "OA papers": [{"PaperId": "https://openalex.org/W2089572724", "PaperTitle": "MP-Tomasulo", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Science and Technology of China": 3.0, "Suzhou University of Science and Technology": 1.0, "Intel (United States)": 1.0}, "Authors": ["Chao Wang", "Xi Li", "Junneng Zhang", "Xuehai Zhou", "Xiaoning Nie"]}]}, {"DBLP title": "Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores.", "DBLP authors": ["Eran Shifer", "Shlomo Weiss"], "year": 2013, "doi": "https://doi.org/10.1145/2499901", "OA papers": [{"PaperId": "https://openalex.org/W2077635370", "PaperTitle": "Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tel Aviv University": 1.5, "Intel (Israel)": 0.5}, "Authors": ["Eran Shifer", "Shlomo Weiss"]}]}, {"DBLP title": "Hybrid type legalization for a sparse SIMD instruction set.", "DBLP authors": ["Yosi Ben-Asher", "Nadav Rotem"], "year": 2013, "doi": "https://doi.org/10.1145/2509420.2509422", "OA papers": [{"PaperId": "https://openalex.org/W1964349779", "PaperTitle": "Hybrid type legalization for a sparse SIMD instruction set", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Haifa": 2.0}, "Authors": ["Yosi Ben Asher", "Nadav Rotem"]}]}, {"DBLP title": "VLIW coprocessor for IEEE-754 quadruple-precision elementary functions.", "DBLP authors": ["Yuanwu Lei", "Yong Dou", "Lei Guo", "Jinbo Xu", "Jie Zhou", "Yazhuo Dong", "Hongjian Li"], "year": 2013, "doi": "https://doi.org/10.1145/2512430", "OA papers": [{"PaperId": "https://openalex.org/W2057154761", "PaperTitle": "VLIW coprocessor for IEEE-754 quadruple-precision elementary functions", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 5.0, "People's Liberation Army, Beijing, China": 1.0, "Logistics Scientific Institute, Beijing, China": 1.0}, "Authors": ["Yuanwu Lei", "Yong Dou", "Lei Guo", "Jinbo Xu", "Jie Zhou", "Yazhuo Dong", "Hongjian Li"]}]}, {"DBLP title": "Idiom recognition framework using topological embedding.", "DBLP authors": ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "year": 2013, "doi": "https://doi.org/10.1145/2512431", "OA papers": [{"PaperId": "https://openalex.org/W2050733629", "PaperTitle": "Idiom recognition framework using topological embedding", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Tokyo": 5.0}, "Authors": ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"]}]}, {"DBLP title": "Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach.", "DBLP authors": ["Ghassan Shobaki", "Maxim Shawabkeh", "Najm Eldeen Abu Rmaileh"], "year": 2013, "doi": "https://doi.org/10.1145/2512432", "OA papers": [{"PaperId": "https://openalex.org/W2017069727", "PaperTitle": "Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princess Sumaya University for Technology": 2.0, "Google (United States)": 1.0}, "Authors": ["Ghassan Shobaki", "Montaha M. Shawabkeh", "Najm Eldeen Abu Rmaileh"]}]}, {"DBLP title": "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA.", "DBLP authors": ["Dongrui She", "Yifan He", "Henk Corporaal"], "year": 2013, "doi": "https://doi.org/10.1145/2509420.2509426", "OA papers": [{"PaperId": "https://openalex.org/W2016411588", "PaperTitle": "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Dongrui She", "Yifan He", "Henk Corporaal"]}]}, {"DBLP title": "Improved bitwidth-aware variable packing.", "DBLP authors": ["V. Krishna Nandivada", "Rajkishore Barik"], "year": 2013, "doi": "https://doi.org/10.1145/2509420.2509427", "OA papers": [{"PaperId": "https://openalex.org/W2041582885", "PaperTitle": "Improved bitwidth-aware variable packing", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Madras": 1.0, "Intel (United States)": 1.0}, "Authors": ["V. Krishna Nandivada", "Rajkishore Barik"]}]}, {"DBLP title": "Scalable high-radix router microarchitecture using a network switch organization.", "DBLP authors": ["Jung Ho Ahn", "Young Hoon Son", "John Kim"], "year": 2013, "doi": "https://doi.org/10.1145/2512433", "OA papers": [{"PaperId": "https://openalex.org/W2008232676", "PaperTitle": "Scalable high-radix router microarchitecture using a network switch organization", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Jung Yong Ahn", "Young Jun Son", "John Kim"]}]}, {"DBLP title": "Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"], "year": 2013, "doi": "https://doi.org/10.1145/2512434", "OA papers": [{"PaperId": "https://openalex.org/W2074036292", "PaperTitle": "Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Libo Huang", "Zhiying Wang", "Nong Xiao", "Yongwen Wang", "Qiang Dou"]}]}, {"DBLP title": "Orchestrating stream graphs using model checking.", "DBLP authors": ["Avinash Malik", "David Gregg"], "year": 2013, "doi": "https://doi.org/10.1145/2512435", "OA papers": [{"PaperId": "https://openalex.org/W1964986712", "PaperTitle": "Orchestrating stream graphs using model checking", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"IBM Research - Ireland": 1.0, "Trinity College Dublin": 1.0}, "Authors": ["Avinash Malik", "David Gregg"]}]}, {"DBLP title": "Using machine learning to partition streaming programs.", "DBLP authors": ["Zheng Wang", "Michael F. P. O'Boyle"], "year": 2013, "doi": "https://doi.org/10.1145/2512436", "OA papers": [{"PaperId": "https://openalex.org/W2099680095", "PaperTitle": "Using machine learning to partition streaming programs", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Zheng Wang", "Michael O'Boyle"]}]}, {"DBLP title": "Designing on-chip networks for throughput accelerators.", "DBLP authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "year": 2013, "doi": "https://doi.org/10.1145/2512429", "OA papers": [{"PaperId": "https://openalex.org/W2035709574", "PaperTitle": "Designing on-chip networks for throughput accelerators", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of British Columbia": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"]}]}, {"DBLP title": "Exploring single and multilevel JIT compilation policy for modern machines.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541229", "OA papers": [{"PaperId": "https://openalex.org/W2067940794", "PaperTitle": "Exploring single and multilevel JIT compilation policy for modern machines <sup>1</sup>", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Kansas": 2.0}, "Authors": ["Michael R. Jantz", "Prasad S. Kulkarni"]}]}, {"DBLP title": "A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies.", "DBLP authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541230", "OA papers": [{"PaperId": "https://openalex.org/W2116703387", "PaperTitle": "A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Qualcomm (United Kingdom)": 1.0, "Hewlett-Packard (United States)": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface.", "DBLP authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541231", "OA papers": [{"PaperId": "https://openalex.org/W1990962327", "PaperTitle": "Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Pennsylvania State University": 2.0, "King University": 0.5, "Peking University": 0.5, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"]}]}, {"DBLP title": "An efficient multicharacter transition string-matching engine based on the aho-corasick algorithm.", "DBLP authors": ["Chien-Chi Chen", "Sheng-De Wang"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541232", "OA papers": [{"PaperId": "https://openalex.org/W2030995323", "PaperTitle": "An efficient multicharacter transition string-matching engine based on the aho-corasick algorithm", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chien-Chi Chen", "Sheng Wang"]}]}, {"DBLP title": "The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution.", "DBLP authors": ["Yangchun Luo", "Wei-Chung Hsu", "Antonia Zhai"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541233", "OA papers": [{"PaperId": "https://openalex.org/W2050419810", "PaperTitle": "The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "National Yang Ming Chiao Tung University": 1.0, "Twin Cities Orthopedics": 0.5, "University of Minnesota": 0.5}, "Authors": ["Yangchun Luo", "Wei-Chung Hsu", "Antonia Zhai"]}]}, {"DBLP title": "Virtually split cache: An efficient mechanism to distribute instructions and data.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541234", "OA papers": [{"PaperId": "https://openalex.org/W1978696436", "PaperTitle": "Virtually split cache", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel Barcelona Res. Center, Intel Labs., Barcelona, Spain": 1.0, "University of A Coru\u00f1a": 2.0}, "Authors": ["Dyer Rolan", "Basilio B. Fraguela", "Ram\u00f3n Doallo"]}]}, {"DBLP title": "Using in-flight chains to build a scalable cache coherence protocol.", "DBLP authors": ["Samantika Subramaniam", "Simon C. Steely Jr.", "William Hasenplaugh", "Aamer Jaleel", "Carl J. Beckmann", "Tryggve Fossum", "Joel S. Emer"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541235", "OA papers": [{"PaperId": "https://openalex.org/W2029111186", "PaperTitle": "Using in-flight chains to build a scalable cache coherence protocol", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"INTEL Corporation#TAB#": 5.0, "Intel (United States)": 2.0}, "Authors": ["Samantika Subramaniam", "Simon C. Steely", "William C. Hasenplaugh", "Aamer Jaleel", "Carl F. Beckmann", "Tryggve Fossum", "Joel Emer"]}]}, {"DBLP title": "Modeling the impact of permanent faults in caches.", "DBLP authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan M. Cebrian", "Jos\u00e9 M. Garc\u00eda", "Juan L. Arag\u00f3n"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541236", "OA papers": [{"PaperId": "https://openalex.org/W2056592359", "PaperTitle": "Modeling the impact of permanent faults in caches", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Murcia": 4.0, "University of Cyprus": 1.0}, "Authors": ["Daniel S\u00e1nchez", "Yiannakis Sazeides", "Juan A. Cebri\u00e1n", "Jos\u00e9 Luis Garc\u00eda", "Juan L. Arag\u00f3n"]}]}, {"DBLP title": "Automatic parallelization of fine-grained metafunctions on a chip multiprocessor.", "DBLP authors": ["Sanghoon Lee", "James Tuck"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541237", "OA papers": [{"PaperId": "https://openalex.org/W2621588992", "PaperTitle": "Automatic parallelization of fine-grained metafunctions on a chip multiprocessor", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Sang-Hoon Lee", "James Tuck"]}]}, {"DBLP title": "Dynamic microarchitectural adaptation using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541238", "OA papers": [{"PaperId": "https://openalex.org/W1997763350", "PaperTitle": "Dynamic microarchitectural adaptation using machine learning", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Edinburgh": 1.0, "University of Cambridge": 1.0, "Data61": 0.5, "Australian National University": 0.5}, "Authors": ["Christophe Dubach", "Timothy W. Jones", "Edwin V. Bonilla"]}]}, {"DBLP title": "E3CC: A memory error protection scheme with novel address mapping for subranked and low-power memories.", "DBLP authors": ["Long Chen", "Yanan Cao", "Zhao Zhang"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2541239", "OA papers": [{"PaperId": "https://openalex.org/W1977575464", "PaperTitle": "E <sup>3</sup> CC: A memory error protection scheme with novel address mapping for subranked and low-power memories", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Leng Chen", "Yanan Cao", "Zhao Zhang"]}]}, {"DBLP title": "Temporal-based multilevel correlating inclusive cache replacement.", "DBLP authors": ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jim\u00e9nez"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555290", "OA papers": [{"PaperId": "https://openalex.org/W2170510345", "PaperTitle": "Temporal-based multilevel correlating inclusive cache replacement", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0, "Carnegie Mellon University": 0.5, "Intel (United Kingdom)": 0.5}, "Authors": ["Yingying Tian", "Samira Khan", "Daniel A. Jimenez"]}]}, {"DBLP title": "Hardware support for accurate per-task energy metering in multicore systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "V\u00edctor Jim\u00e9nez", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555291", "OA papers": [{"PaperId": "https://openalex.org/W2038007362", "PaperTitle": "Hardware support for accurate per-task energy metering in multicore systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Barcelona Supercomputing Center": 4.5, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Spanish National Research Council": 1.0}, "Authors": ["Q. Liu", "Miquel Moreto", "V\u00edctor P. Gil Jim\u00e9nez", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"]}]}, {"DBLP title": "Tile size selection revisited.", "DBLP authors": ["Sanyam Mehta", "Gautham Beeraka", "Pen-Chung Yew"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555292", "OA papers": [{"PaperId": "https://openalex.org/W2025093669", "PaperTitle": "Tile size selection revisited", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Minnesota System": 3.0}, "Authors": ["Sanyam Mehta", "Gautham Beeraka", "Pen-Chung Yew"]}]}, {"DBLP title": "Fast pattern-specific routing for fat tree networks.", "DBLP authors": ["Bogdan Prisacari", "Germ\u00e1n Rodr\u00edguez", "Cyriel Minkenberg", "Torsten Hoefler"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555293", "OA papers": [{"PaperId": "https://openalex.org/W1969486455", "PaperTitle": "Fast pattern-specific routing for fat tree networks", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM Research - Zurich": 3.0, "ETH Zurich": 1.0}, "Authors": ["Bogdan Prisacari", "German Rodriguez", "Cyriel Minkenberg", "Torsten Hoefler"]}]}, {"DBLP title": "Selecting representative benchmark inputs for exploring microprocessor design spaces.", "DBLP authors": ["Maximilien Breughe", "Lieven Eeckhout"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555294", "OA papers": [{"PaperId": "https://openalex.org/W2014522258", "PaperTitle": "Selecting representative benchmark inputs for exploring microprocessor design spaces", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Maximilien Breughe", "Lieven Eeckhout"]}]}, {"DBLP title": "Information flow tracking meets just-in-time compilation.", "DBLP authors": ["Christoph Kerschbaumer", "Eric Hennigan", "Per Larsen", "Stefan Brunthaler", "Michael Franz"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555295", "OA papers": [{"PaperId": "https://openalex.org/W2007831853", "PaperTitle": "Information flow tracking meets just-in-time compilation", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 5.0}, "Authors": ["Christoph Kerschbaumer", "Eric Hennigan", "Per Larsen", "Stefan Brunthaler", "Michael Franz"]}]}, {"DBLP title": "Time- and space-efficient flow-sensitive points-to analysis.", "DBLP authors": ["Rupesh Nasre"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555296", "OA papers": [{"PaperId": "https://openalex.org/W2086039932", "PaperTitle": "Time- and space-efficient flow-sensitive points-to analysis", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 1.0}, "Authors": ["Rupesh Nasre"]}]}, {"DBLP title": "Boosting timestamp-based transactional memory by exploiting hardware cycle counters.", "DBLP authors": ["Wenjia Ruan", "Yujie Liu", "Michael F. Spear"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555297", "OA papers": [{"PaperId": "https://openalex.org/W2159587956", "PaperTitle": "Boosting timestamp-based transactional memory by exploiting hardware cycle counters", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Lehigh University": 3.0}, "Authors": ["Wenjia Ruan", "Yujie Liu", "Michael Spear"]}]}, {"DBLP title": "ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity.", "DBLP authors": ["Tanima Dey", "Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555298", "OA papers": [{"PaperId": "https://openalex.org/W2007059865", "PaperTitle": "ReSense", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Virginia": 4.0}, "Authors": ["Tanima Dey", "Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"]}]}, {"DBLP title": "Techniques to improve performance in requester-wins hardware transactional memory.", "DBLP authors": ["Adri\u00e0 Armejach", "J. Rub\u00e9n Titos Gil", "Anurag Negi", "Osman S. Unsal", "Adri\u00e1n Cristal"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555299", "OA papers": [{"PaperId": "https://openalex.org/W2038974501", "PaperTitle": "Techniques to improve performance in requester-wins hardware transactional memory", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Chalmers University of Technology": 2.0}, "Authors": ["Adria Armejach", "Ruben Titos-Gil", "Anurag Negi", "Osman Unsal", "Adrian Cristal"]}]}, {"DBLP title": "Reducing DRAM row activations with eager read/write clustering.", "DBLP authors": ["Myeongjae Jeon", "Conglong Li", "Alan L. Cox", "Scott Rixner"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555300", "OA papers": [{"PaperId": "https://openalex.org/W2077178780", "PaperTitle": "Reducing DRAM row activations with eager read/write clustering", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Rice University": 4.0}, "Authors": ["Myeongjae Jeon", "Conglong Li", "Alan L. Cox", "Scott Rixner"]}]}, {"DBLP title": "HPar: A practical parallel parser for HTML-taming HTML complexities for parallel parsing.", "DBLP authors": ["Zhijia Zhao", "Michael Bebenita", "Dave Herman", "Jianhua Sun", "Xipeng Shen"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555301", "OA papers": [{"PaperId": "https://openalex.org/W2002952260", "PaperTitle": "HPar", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"William & Mary": 1.5, "Williams (United States)": 1.5, "La Jolla Pharmaceutical (United States)": 2.0}, "Authors": ["Zhijia Zhao", "Michael Bebenita", "Dave Herman", "Jianhua Sun", "Xipeng Shen"]}]}, {"DBLP title": "Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures.", "DBLP authors": ["Ehsan Totoni", "Mert Dikmen", "Mar\u00eda Jes\u00fas Garzar\u00e1n"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555302", "OA papers": [{"PaperId": "https://openalex.org/W2087767222", "PaperTitle": "Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Ehsan Totoni", "Mert Dikmen", "Mar\u00eda Jes\u00fas Garzar\u00e1n"]}]}, {"DBLP title": "ARI: Adaptive LLC-memory traffic management.", "DBLP authors": ["Viacheslav V. Fedorov", "Sheng Qiu", "A. L. Narasimha Reddy", "Paul V. Gratz"], "year": 2013, "doi": "https://doi.org/10.1145/2543697", "OA papers": [{"PaperId": "https://openalex.org/W1986400496", "PaperTitle": "ARI", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Viacheslav V. Fedorov", "Sheng Qiu", "A. L. Narasimha Reddy", "Paul V. Gratz"]}]}, {"DBLP title": "Accelerating an application domain with specialized functional units.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555303", "OA papers": [{"PaperId": "https://openalex.org/W2058884937", "PaperTitle": "Accelerating an application domain with specialized functional units", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ghent University": 3.0, "FC Barcelona": 2.0}, "Authors": ["Cecilia Gonzalez-Alvarez", "Jennifer B. Sartor", "Carlos Arturo \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"]}]}, {"DBLP title": "Revisiting memory management on virtualized environments.", "DBLP authors": ["Xiaolin Wang", "Lingmei Weng", "Zhenlin Wang", "Yingwei Luo"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555304", "OA papers": [{"PaperId": "https://openalex.org/W1989096443", "PaperTitle": "Revisiting memory management on virtualized environments", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {" Peking University": 2.0, "Michigan Technological University": 1.0, "Peking University": 1.0}, "Authors": ["Xiaolin Wang", "Lingmei Weng", "Zhenlin Wang", "Yingwei Luo"]}]}, {"DBLP title": "PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling.", "DBLP authors": ["Chuntao Jiang", "Zhibin Yu", "Hai Jin", "Cheng-Zhong Xu", "Lieven Eeckhout", "Wim Heirman", "Trevor E. Carlson", "Xiaofei Liao"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555305", "OA papers": [{"PaperId": "https://openalex.org/W2086646109", "PaperTitle": "PCantorSim", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Shenzhen Institutes of Advanced Technology": 1.0, "Wayne State University": 1.0, "Ghent University Hospital": 3.0}, "Authors": ["Chuntao Jiang", "Zhibin Yu", "Hai Jin", "Cheng-Zhong Xu", "Lieven Eeckhout", "Wim Heirman", "Trevor E. Carlson", "Xiaofei Liao"]}]}, {"DBLP title": "Profile-guided transaction coalescing - lowering transactional overheads by merging transactions.", "DBLP authors": ["Srdan Stipic", "Vesna Smiljkovic", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555306", "OA papers": [{"PaperId": "https://openalex.org/W2120473403", "PaperTitle": "Profile-guided transaction coalescing\u2014lowering transactional overheads by merging transactions", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Barcelona Supercomputing Center": 5.0}, "Authors": ["Sr\u0111an Stipi\u0107", "Vesna Smiljkovi\u0107", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "C1C: A configurable, compiler-guided STT-RAM L1 cache.", "DBLP authors": ["Yong Li", "Yaojun Zhang", "Hai Li", "Yiran Chen", "Alex K. Jones"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555308", "OA papers": [{"PaperId": "https://openalex.org/W2015426867", "PaperTitle": "C1C", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Yong Li", "Shao-Liang Chen", "Hai Li", "Yi Chen", "Alex K. Jones"]}]}, {"DBLP title": "Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential.", "DBLP authors": ["Naznin Fauzia", "Venmugil Elango", "Mahesh Ravishankar", "J. Ramanujam", "Fabrice Rastello", "Atanas Rountev", "Louis-No\u00ebl Pouchet", "P. Sadayappan"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555309", "OA papers": [{"PaperId": "https://openalex.org/W2086539288", "PaperTitle": "Beyond reuse distance analysis", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The Ohio State University": 5.0, "Louisiana State University": 1.0, "INRIA COMPSYS/ENS Lyon, Lyon cedex, France": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Naznin Fauzia", "Venmugil Elango", "Mahesh Ravishankar", "J. Ramanujam", "Fabrice Rastello", "Atanas Rountev", "Louis-No\u00ebl Pouchet", "P. Sadayappan"]}]}, {"DBLP title": "Designing a practical data filter cache to improve both energy efficiency and performance.", "DBLP authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555310", "OA papers": [{"PaperId": "https://openalex.org/W2072880927", "PaperTitle": "Designing a practical data filter cache to improve both energy efficiency and performance", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chalmers University of Technology": 2.0, "Florida State University": 2.0}, "Authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David Whalley", "Per Larsson-Edefors"]}]}, {"DBLP title": "GPU code generation for ODE-based applications with phased shared-data access patterns.", "DBLP authors": ["Andrei Hagiescu", "Bing Liu", "R. Ramanathan", "Sucheendra K. Palaniappan", "Zheng Cui", "Bipasa Chattopadhyay", "P. S. Thiagarajan", "Weng-Fai Wong"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555311", "OA papers": [{"PaperId": "https://openalex.org/W2064496884", "PaperTitle": "GPU code generation for ODE-based applications with phased shared-data access patterns", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Singapore": 5.0, "Carnegie Mellon University": 1.0, "Advanced Digital Sciences Center": 1.0, "University of North Carolina": 1.0}, "Authors": ["Andrei Hagiescu", "Bing Liu", "Ramesh K. Ramanathan", "Sucheendra K. Palaniappan", "Zheng Cui", "Bipasa Chattopadhyay", "P. S. Thiagarajan", "Weng-Fai Wong"]}]}, {"DBLP title": "TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era.", "DBLP authors": ["Junghee Lee", "Chrysostomos Nicopoulos", "Hyung Gyu Lee", "Jongman Kim"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555312", "OA papers": [{"PaperId": "https://openalex.org/W2163975534", "PaperTitle": "TornadoNoC", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0, "University of Cyprus": 1.0, "Daegu University": 1.0}, "Authors": ["Jung-Hee Lee", "Chrysostomos Nicopoulos", "Hyung Lee", "Jong-Man Kim"]}]}, {"DBLP title": "A system architecture, processor, and communication protocol for secure implants.", "DBLP authors": ["Christos Strydis", "Robert M. Seepers", "Pedro Peris-Lopez", "Dimitrios Siskos", "Ioannis Sourdis"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555313", "OA papers": [{"PaperId": "https://openalex.org/W2102753983", "PaperTitle": "A system architecture, processor, and communication protocol for secure implants", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Delft University of Technology": 1.5, "Erasmus MC": 1.0, "Erasmus University Rotterdam": 0.5, "Carlos III University of Madrid": 1.0, "Chalmers University of Technology": 1.0}, "Authors": ["Christos Strydis", "Robert M. Seepers", "Pedro Peris-Lopez", "Dimitrios Siskos", "Ioannis Sourdis"]}]}, {"DBLP title": "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures.", "DBLP authors": ["Wonsub Kim", "Yoonseo Choi", "Haewoo Park"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555314", "OA papers": [{"PaperId": "https://openalex.org/W2084467531", "PaperTitle": "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Samsung (South Korea)": 3.0}, "Authors": ["Won-Sub Kim", "Yoonseo Choi", "Haewoo Park"]}]}, {"DBLP title": "JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages.", "DBLP authors": ["Dorit Nuzman", "Revital Eres", "Sergei Dyshel", "Marcel Zalmanovici", "Jos\u00e9 G. Casta\u00f1os"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555315", "OA papers": [{"PaperId": "https://openalex.org/W1968815260", "PaperTitle": "JIT technology with C/C++", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM research": 5.0}, "Authors": ["Dorit Nuzman", "Revital Eres", "Sergei Dyshel", "Marcel Zalmanovici", "Jos\u00e9 G. Casta\u00f1os"]}]}, {"DBLP title": "Automatic data allocation and buffer management for multi-GPU machines.", "DBLP authors": ["Thejas Ramashekar", "Uday Bondhugula"], "year": 2013, "doi": "https://doi.org/10.1145/2544100", "OA papers": [{"PaperId": "https://openalex.org/W2051388139", "PaperTitle": "Automatic data allocation and buffer management for multi-GPU machines", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Thejas Ramashekar", "Uday Bondhugula"]}]}, {"DBLP title": "Analysis of dependence tracking algorithms for task dataflow execution.", "DBLP authors": ["Hans Vandierendonck", "George Tzenakis", "Dimitrios S. Nikolopoulos"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555316", "OA papers": [{"PaperId": "https://openalex.org/W1974485377", "PaperTitle": "Analysis of dependence tracking algorithms for task dataflow execution", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Queen's University Belfast": 3.0}, "Authors": ["Hans Vandierendonck", "George Tzenakis", "Dimitrios S. Nikolopoulos"]}]}, {"DBLP title": "Evaluator-executor transformation for efficient pipelining of loops with conditionals.", "DBLP authors": ["Yeonghun Jeong", "Seongseok Seo", "Jongeun Lee"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555317", "OA papers": [{"PaperId": "https://openalex.org/W2105641776", "PaperTitle": "Evaluator-executor transformation for efficient pipelining of loops with conditionals", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"LG Electronics, Korea": 1.0, "Ulsan National Institute of Science and Technology": 2.0}, "Authors": ["Yeonghun Jeong", "Seongseok Seo", "Jongeun Lee"]}]}, {"DBLP title": "A decoupled non-SSA global register allocation using bipartite liveness graphs.", "DBLP authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "year": 2013, "doi": "https://doi.org/10.1145/2544101", "OA papers": [{"PaperId": "https://openalex.org/W2049496013", "PaperTitle": "A decoupled non-SSA global register allocation using bipartite liveness graphs", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "Rice University": 2.0}, "Authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"]}]}, {"DBLP title": "Reducing instruction fetch energy in multi-issue processors.", "DBLP authors": ["Peter Gavin", "David B. Whalley", "Magnus Sj\u00e4lander"], "year": 2013, "doi": "https://doi.org/10.1145/2541228.2555318", "OA papers": [{"PaperId": "https://openalex.org/W2006470695", "PaperTitle": "Reducing instruction fetch energy in multi-issue processors", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Florida State University": 3.0}, "Authors": ["Peter Gavin", "David Whalley", "Magnus Sj\u00e4lander"]}]}]