
---------- Begin Simulation Statistics ----------
final_tick                               171943855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683964                       # Number of bytes of host memory used
host_op_rate                                   153074                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   654.56                       # Real time elapsed on the host
host_tick_rate                              262685568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171944                       # Number of seconds simulated
sim_ticks                                171943855000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695504                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095435                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101835                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                294                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              512                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477944                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.719439                       # CPI: cycles per instruction
system.cpu.discardedOps                        190806                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001481                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38773451                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581585                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171943855                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133170404                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1357                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1074953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1873                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2150418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1873                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199435                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78825                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176974                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109741                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       851689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 851689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31113536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31113536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286715                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286715    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286715                       # Request fanout histogram
system.membus.respLayer1.occupancy         1560687000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1362715000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            669995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1171771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          555                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          182654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       669185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3223707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3225882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    131007360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131094720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          280027                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12763840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1355492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002383                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1352262     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3230      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1355492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4096200000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3223965996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2430000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               788623                       # number of demand (read+write) hits
system.l2.demand_hits::total                   788746                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data              788623                       # number of overall hits
system.l2.overall_hits::total                  788746                       # number of overall hits
system.l2.demand_misses::.cpu.inst                687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286032                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               687                       # number of overall misses
system.l2.overall_misses::.cpu.data            286032                       # number of overall misses
system.l2.overall_misses::total                286719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30553384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30622226000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30553384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30622226000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1074655                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1075465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1074655                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1075465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.848148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.266162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266600                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.848148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.266162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266600                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100206.695779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106818.062315                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106802.220990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100206.695779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106818.062315                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106802.220990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199435                       # number of writebacks
system.l2.writebacks::total                    199435                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286715                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24832554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24887656000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24832554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24887656000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.848148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.266158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.848148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.266158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80206.695779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86818.612164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86802.769301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80206.695779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86818.612164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86802.769301                       # average overall mshr miss latency
system.l2.replacements                         280027                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       972336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           972336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       972336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       972336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          538                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              538                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          538                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          538                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            228496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                228496                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176974                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19297247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19297247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        405470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.436466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109040.011527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109040.011527                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15757787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15757787000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.436466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89040.124538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89040.124538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.848148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.848148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100206.695779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100206.695779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.848148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.848148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80206.695779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80206.695779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        560127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            560127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11256137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11256137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       669185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        669185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103212.391571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103212.391571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9074767000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9074767000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83213.518074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83213.518074                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8088.732334                       # Cycle average of tags in use
system.l2.tags.total_refs                     2148950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    288219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.455962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.304105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.644099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8028.784131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987394                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4586341                       # Number of tag accesses
system.l2.tags.data_accesses                  4586341                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18305728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18349696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12763840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12763840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106463403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106719115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74232603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74232603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74232603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106463403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180951718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006053844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199435                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    921                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12570                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4781280000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1428965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10139898750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16729.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35479.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101857                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.228304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.086607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.368329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183946     77.14%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29194     12.24%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6161      2.58%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1653      0.69%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9205      3.86%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          637      0.27%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          611      0.26%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          551      0.23%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6487      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.511708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.110330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.026939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11449     98.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          142      1.22%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           25      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.102582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.069149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.070644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5455     46.79%     46.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              220      1.89%     48.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5339     45.79%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              624      5.35%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11659                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18290752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12761536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18349760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12763840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  171943814000                       # Total gap between requests
system.mem_ctrls.avgGap                     353684.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18246784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12761536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255711.377414447285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 106120593.841518789530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74219203.704604625702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19823250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10120075500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4074203338250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28854.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35381.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20428727.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            828804060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440519805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1003241400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          508595040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13573095120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42126834390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30551274240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89032364055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.799046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78986228750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5741402500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87216223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            873693240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            464378970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037320620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          532267740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13573095120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42753766560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30023343360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89257865610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.110529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77612091250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5741371500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88590392250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663022                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663022                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663022                       # number of overall hits
system.cpu.icache.overall_hits::total         9663022                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          810                       # number of overall misses
system.cpu.icache.overall_misses::total           810                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75516000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75516000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75516000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75516000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663832                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663832                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93229.629630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93229.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93229.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93229.629630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          555                       # number of writebacks
system.cpu.icache.writebacks::total               555                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          810                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73896000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73896000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91229.629630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91229.629630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91229.629630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91229.629630                       # average overall mshr miss latency
system.cpu.icache.replacements                    555                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663022                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663022                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           810                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75516000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75516000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93229.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93229.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91229.629630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91229.629630                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           248.383416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               810                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11930.656790                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   248.383416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50958909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50958909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50959317                       # number of overall hits
system.cpu.dcache.overall_hits::total        50959317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1121025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1121025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1129031                       # number of overall misses
system.cpu.dcache.overall_misses::total       1129031                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53339617000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53339617000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53339617000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53339617000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52079934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52079934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088348                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088348                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47581.112821                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47581.112821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47243.713414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47243.713414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        84351                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.527770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       972336                       # number of writebacks
system.cpu.dcache.writebacks::total            972336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1066654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1066654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1074655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1074655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49590110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49590110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50389496999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50389496999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46491.280209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46491.280209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46888.998794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46888.998794                       # average overall mshr miss latency
system.cpu.dcache.replacements                1074398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40468591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40468591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       661242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        661242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25576203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25576203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41129833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41129833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38679.035814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38679.035814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       661184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       661184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24251549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24251549000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016076                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36678.971360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36678.971360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10490318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10490318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       459783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       459783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27763414000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27763414000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60383.733196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60383.733196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25338561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25338561000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62491.826769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62491.826769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          408                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           408                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951509                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951509                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    799386999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    799386999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950915                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950915                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99910.886014                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99910.886014                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.559597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034047                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1074654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.419349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.559597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105251502                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105251502                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171943855000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
