{"metadata":{"modules":[{"name":"VHDLParsing"}],"roleHeading":"Structure","title":"VHDLPackage","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLPackage","kind":"identifier"}],"role":"symbol","navigatorTitle":[{"text":"VHDLPackage","kind":"identifier"}],"externalID":"s:11VHDLParsing11VHDLPackageV","symbolKind":"struct"},"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(name:statements:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(rawValue:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/name","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/rawValue","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/statements"]},{"title":"Default Implementations","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/RawRepresentable-Implementations"],"generated":true}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","interfaceLanguage":"swift"},"abstract":[{"text":"A struct representing a package definition in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vhdlpackage"]}],"seeAlsoSections":[{"title":"Entity and Architecture Definitions","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"],"generated":true}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}]}],"kind":"declarations"},{"content":[{"type":"heading","level":2,"text":"Overview","anchor":"overview"},{"type":"paragraph","inlineContent":[{"text":"This struct does not represent the body definition, i.e. using ","type":"text"},{"code":"package body <name> is","type":"codeVoice"},{"text":" in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]}],"kind":"content"}],"sections":[],"relationshipsSections":[{"title":"Conforms To","kind":"relationships","identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"type":"conformsTo"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/init(rawValue:)":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/init(rawvalue:)","title":"init(rawValue:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(rawValue:)","abstract":[{"text":"Creates a new ","type":"text"},{"code":"VHDLPackage","type":"codeVoice"},{"text":" from the raw ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBody":{"kind":"symbol","abstract":[{"type":"text","text":"A package body implementation."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PackageBody"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBody","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PackageBody"}],"type":"topic","title":"PackageBody","url":"\/documentation\/vhdlparsing\/packagebody"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/init(name:statements:)":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/init(name:statements:)","title":"init(name:statements:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/init(name:statements:)","abstract":[{"text":"Creates a new ","type":"text"},{"code":"VHDLPackage","type":"codeVoice"},{"text":" with the given name and statements.","type":"text"}],"kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"statements","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"HeadStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"text":"])","kind":"text"}],"role":"symbol"},"doc://VHDLParsing/SH":{"title":"Swift.Hashable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SH"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/SY":{"title":"Swift.RawRepresentable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SY"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/RawRepresentable-Implementations":{"abstract":[],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/RawRepresentable-Implementations","url":"\/documentation\/vhdlparsing\/vhdlpackage\/rawrepresentable-implementations","type":"topic","role":"collectionGroup","kind":"article","title":"RawRepresentable Implementations"},"doc://VHDLParsing/documentation/VHDLParsing/Include":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Include"}],"title":"Include","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Include"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Include","role":"symbol","type":"topic","abstract":[{"text":"A type for representing VHDL include statements.","type":"text"}],"url":"\/documentation\/vhdlparsing\/include"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/Se":{"title":"Swift.Decodable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/Se"},"doc://VHDLParsing/SQ":{"title":"Swift.Equatable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SQ"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/statements":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/statements","title":"statements","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/statements","abstract":[{"text":"The statements in the package.","type":"text"}],"kind":"symbol","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"statements","kind":"identifier"},{"text":": [","kind":"text"},{"text":"HeadStatement","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"text":"]","kind":"text"}],"role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/Equatable-Implementations":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/equatable-implementations","title":"Equatable Implementations","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/Equatable-Implementations","abstract":[],"kind":"article","role":"collectionGroup"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/name":{"role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","kind":"symbol","title":"name","url":"\/documentation\/vhdlparsing\/vhdlpackage\/name","abstract":[{"text":"The name of the package.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/name"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage/rawValue":{"url":"\/documentation\/vhdlparsing\/vhdlpackage\/rawvalue","title":"rawValue","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage\/rawValue","abstract":[{"text":"The equivalent ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"}],"role":"symbol"},"doc://VHDLParsing/s8SendableP":{"title":"Swift.Sendable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/s8SendableP"},"doc://VHDLParsing/SE":{"title":"Swift.Encodable","type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SE"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLPackage":{"kind":"symbol","abstract":[{"type":"text","text":"A struct representing a package definition in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"VHDLPackage"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLPackage","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLPackage"}],"type":"topic","title":"VHDLPackage","url":"\/documentation\/vhdlparsing\/vhdlpackage"}}}