#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ff0ab0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x1faf940 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x1faf980 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x1faf9c0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x1fafa00 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x1fafa40 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x1fafa80 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x1f45350 .functor BUFZ 1, L_0x20350c0, C4<0>, C4<0>, C4<0>;
o0x7fd940909078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fd9408c00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2035290 .functor XOR 1, o0x7fd940909078, L_0x7fd9408c00f0, C4<0>, C4<0>;
L_0x2035380 .functor BUFZ 1, L_0x20350c0, C4<0>, C4<0>, C4<0>;
o0x7fd940909018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ff67a0_0 .net "CEN", 0 0, o0x7fd940909018;  0 drivers
o0x7fd940909048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ff74c0_0 .net "CIN", 0 0, o0x7fd940909048;  0 drivers
v0x1fb09e0_0 .net "CLK", 0 0, o0x7fd940909078;  0 drivers
L_0x7fd9408c0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ffbb80_0 .net "COUT", 0 0, L_0x7fd9408c0018;  1 drivers
o0x7fd9409090d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ffb690_0 .net "I0", 0 0, o0x7fd9409090d8;  0 drivers
o0x7fd940909108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ffb1a0_0 .net "I1", 0 0, o0x7fd940909108;  0 drivers
o0x7fd940909138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1ffad60_0 .net "I2", 0 0, o0x7fd940909138;  0 drivers
o0x7fd940909168 .functor BUFZ 1, C4<z>; HiZ drive
v0x2013800_0 .net "I3", 0 0, o0x7fd940909168;  0 drivers
v0x20138c0_0 .net "LO", 0 0, L_0x1f45350;  1 drivers
v0x2013980_0 .net "O", 0 0, L_0x2035380;  1 drivers
o0x7fd9409091f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2013a40_0 .net "SR", 0 0, o0x7fd9409091f8;  0 drivers
v0x2013b00_0 .net *"_s11", 3 0, L_0x2034990;  1 drivers
v0x2013be0_0 .net *"_s15", 1 0, L_0x2034bd0;  1 drivers
v0x2013cc0_0 .net *"_s17", 1 0, L_0x2034cc0;  1 drivers
L_0x7fd9408c0060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2013da0_0 .net/2u *"_s2", 7 0, L_0x7fd9408c0060;  1 drivers
v0x2013e80_0 .net *"_s21", 0 0, L_0x2034ee0;  1 drivers
v0x2013f60_0 .net *"_s23", 0 0, L_0x2035020;  1 drivers
v0x2014150_0 .net/2u *"_s28", 0 0, L_0x7fd9408c00f0;  1 drivers
L_0x7fd9408c00a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2014230_0 .net/2u *"_s4", 7 0, L_0x7fd9408c00a8;  1 drivers
v0x2014310_0 .net *"_s9", 3 0, L_0x20348a0;  1 drivers
v0x20143f0_0 .net "lut_o", 0 0, L_0x20350c0;  1 drivers
v0x20144b0_0 .net "lut_s1", 1 0, L_0x2034da0;  1 drivers
v0x2014590_0 .net "lut_s2", 3 0, L_0x2034a30;  1 drivers
v0x2014670_0 .net "lut_s3", 7 0, L_0x2034700;  1 drivers
v0x2014750_0 .var "o_reg", 0 0;
v0x2014810_0 .net "polarized_clk", 0 0, L_0x2035290;  1 drivers
E_0x1f30250 .event posedge, v0x2013a40_0, v0x2014810_0;
E_0x1f30920 .event posedge, v0x2014810_0;
L_0x2034700 .functor MUXZ 8, L_0x7fd9408c00a8, L_0x7fd9408c0060, o0x7fd940909168, C4<>;
L_0x20348a0 .part L_0x2034700, 4, 4;
L_0x2034990 .part L_0x2034700, 0, 4;
L_0x2034a30 .functor MUXZ 4, L_0x2034990, L_0x20348a0, o0x7fd940909138, C4<>;
L_0x2034bd0 .part L_0x2034a30, 2, 2;
L_0x2034cc0 .part L_0x2034a30, 0, 2;
L_0x2034da0 .functor MUXZ 2, L_0x2034cc0, L_0x2034bd0, o0x7fd940909108, C4<>;
L_0x2034ee0 .part L_0x2034da0, 1, 1;
L_0x2035020 .part L_0x2034da0, 0, 1;
L_0x20350c0 .functor MUXZ 1, L_0x2035020, L_0x2034ee0, o0x7fd9409090d8, C4<>;
S_0x1f75a70 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7fd940909768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd940909798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x20353f0 .functor AND 1, o0x7fd940909768, o0x7fd940909798, C4<1>, C4<1>;
L_0x20354f0 .functor OR 1, o0x7fd940909768, o0x7fd940909798, C4<0>, C4<0>;
o0x7fd940909708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2035630 .functor AND 1, L_0x20354f0, o0x7fd940909708, C4<1>, C4<1>;
L_0x20356f0 .functor OR 1, L_0x20353f0, L_0x2035630, C4<0>, C4<0>;
v0x2014a30_0 .net "CI", 0 0, o0x7fd940909708;  0 drivers
v0x2014b10_0 .net "CO", 0 0, L_0x20356f0;  1 drivers
v0x2014bd0_0 .net "I0", 0 0, o0x7fd940909768;  0 drivers
v0x2014c70_0 .net "I1", 0 0, o0x7fd940909798;  0 drivers
v0x2014d30_0 .net *"_s0", 0 0, L_0x20353f0;  1 drivers
v0x2014df0_0 .net *"_s2", 0 0, L_0x20354f0;  1 drivers
v0x2014eb0_0 .net *"_s4", 0 0, L_0x2035630;  1 drivers
S_0x1fefa40 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fd940909918 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015030_0 .net "C", 0 0, o0x7fd940909918;  0 drivers
o0x7fd940909948 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015110_0 .net "D", 0 0, o0x7fd940909948;  0 drivers
v0x20151d0_0 .var "Q", 0 0;
E_0x1f2fdd0 .event posedge, v0x2015030_0;
S_0x1ff6a40 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fd940909a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015350_0 .net "C", 0 0, o0x7fd940909a38;  0 drivers
o0x7fd940909a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015430_0 .net "D", 0 0, o0x7fd940909a68;  0 drivers
o0x7fd940909a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x20154f0_0 .net "E", 0 0, o0x7fd940909a98;  0 drivers
v0x2015590_0 .var "Q", 0 0;
E_0x20152f0 .event posedge, v0x2015350_0;
S_0x1ffd960 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd940909bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015750_0 .net "C", 0 0, o0x7fd940909bb8;  0 drivers
o0x7fd940909be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015830_0 .net "D", 0 0, o0x7fd940909be8;  0 drivers
o0x7fd940909c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x20158f0_0 .net "E", 0 0, o0x7fd940909c18;  0 drivers
v0x2015990_0 .var "Q", 0 0;
o0x7fd940909c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015a50_0 .net "R", 0 0, o0x7fd940909c78;  0 drivers
E_0x20156d0 .event posedge, v0x2015a50_0, v0x2015750_0;
S_0x1ff31b0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd940909d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015c30_0 .net "C", 0 0, o0x7fd940909d98;  0 drivers
o0x7fd940909dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015d10_0 .net "D", 0 0, o0x7fd940909dc8;  0 drivers
o0x7fd940909df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015dd0_0 .net "E", 0 0, o0x7fd940909df8;  0 drivers
v0x2015e70_0 .var "Q", 0 0;
o0x7fd940909e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2015f30_0 .net "S", 0 0, o0x7fd940909e58;  0 drivers
E_0x2015bb0 .event posedge, v0x2015f30_0, v0x2015c30_0;
S_0x1ff4560 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd940909f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016110_0 .net "C", 0 0, o0x7fd940909f78;  0 drivers
o0x7fd940909fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20161f0_0 .net "D", 0 0, o0x7fd940909fa8;  0 drivers
o0x7fd940909fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20162b0_0 .net "E", 0 0, o0x7fd940909fd8;  0 drivers
v0x2016350_0 .var "Q", 0 0;
o0x7fd94090a038 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016410_0 .net "R", 0 0, o0x7fd94090a038;  0 drivers
E_0x2016090 .event posedge, v0x2016110_0;
S_0x1fdd180 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd94090a158 .functor BUFZ 1, C4<z>; HiZ drive
v0x20165f0_0 .net "C", 0 0, o0x7fd94090a158;  0 drivers
o0x7fd94090a188 .functor BUFZ 1, C4<z>; HiZ drive
v0x20166d0_0 .net "D", 0 0, o0x7fd94090a188;  0 drivers
o0x7fd94090a1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016790_0 .net "E", 0 0, o0x7fd94090a1b8;  0 drivers
v0x2016830_0 .var "Q", 0 0;
o0x7fd94090a218 .functor BUFZ 1, C4<z>; HiZ drive
v0x20168f0_0 .net "S", 0 0, o0x7fd94090a218;  0 drivers
E_0x2016570 .event posedge, v0x20165f0_0;
S_0x1fdcad0 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fd94090a338 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016ad0_0 .net "C", 0 0, o0x7fd94090a338;  0 drivers
o0x7fd94090a368 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016bb0_0 .net "D", 0 0, o0x7fd94090a368;  0 drivers
v0x2016c70_0 .var "Q", 0 0;
E_0x2016a50 .event negedge, v0x2016ad0_0;
S_0x1fc9ee0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090a458 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016df0_0 .net "C", 0 0, o0x7fd94090a458;  0 drivers
o0x7fd94090a488 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016ed0_0 .net "D", 0 0, o0x7fd94090a488;  0 drivers
o0x7fd94090a4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2016f90_0 .net "E", 0 0, o0x7fd94090a4b8;  0 drivers
v0x2017030_0 .var "Q", 0 0;
E_0x2016d90 .event negedge, v0x2016df0_0;
S_0x1fb6ed0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd94090a5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017220_0 .net "C", 0 0, o0x7fd94090a5d8;  0 drivers
o0x7fd94090a608 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017300_0 .net "D", 0 0, o0x7fd94090a608;  0 drivers
o0x7fd94090a638 .functor BUFZ 1, C4<z>; HiZ drive
v0x20173c0_0 .net "E", 0 0, o0x7fd94090a638;  0 drivers
v0x2017460_0 .var "Q", 0 0;
o0x7fd94090a698 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017520_0 .net "R", 0 0, o0x7fd94090a698;  0 drivers
E_0x20171a0/0 .event negedge, v0x2017220_0;
E_0x20171a0/1 .event posedge, v0x2017520_0;
E_0x20171a0 .event/or E_0x20171a0/0, E_0x20171a0/1;
S_0x1ff7da0 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd94090a7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017750_0 .net "C", 0 0, o0x7fd94090a7b8;  0 drivers
o0x7fd94090a7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017830_0 .net "D", 0 0, o0x7fd94090a7e8;  0 drivers
o0x7fd94090a818 .functor BUFZ 1, C4<z>; HiZ drive
v0x20178f0_0 .net "E", 0 0, o0x7fd94090a818;  0 drivers
v0x2017990_0 .var "Q", 0 0;
o0x7fd94090a878 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017a50_0 .net "S", 0 0, o0x7fd94090a878;  0 drivers
E_0x20176d0/0 .event negedge, v0x2017750_0;
E_0x20176d0/1 .event posedge, v0x2017a50_0;
E_0x20176d0 .event/or E_0x20176d0/0, E_0x20176d0/1;
S_0x1ff42b0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd94090a998 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017c80_0 .net "C", 0 0, o0x7fd94090a998;  0 drivers
o0x7fd94090a9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017d60_0 .net "D", 0 0, o0x7fd94090a9c8;  0 drivers
o0x7fd94090a9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017e20_0 .net "E", 0 0, o0x7fd94090a9f8;  0 drivers
v0x2017ec0_0 .var "Q", 0 0;
o0x7fd94090aa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2017f80_0 .net "R", 0 0, o0x7fd94090aa58;  0 drivers
E_0x2017c00 .event negedge, v0x2017c80_0;
S_0x1ff5da0 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd94090ab78 .functor BUFZ 1, C4<z>; HiZ drive
v0x20181b0_0 .net "C", 0 0, o0x7fd94090ab78;  0 drivers
o0x7fd94090aba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018290_0 .net "D", 0 0, o0x7fd94090aba8;  0 drivers
o0x7fd94090abd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018350_0 .net "E", 0 0, o0x7fd94090abd8;  0 drivers
v0x20183f0_0 .var "Q", 0 0;
o0x7fd94090ac38 .functor BUFZ 1, C4<z>; HiZ drive
v0x20184b0_0 .net "S", 0 0, o0x7fd94090ac38;  0 drivers
E_0x2018130 .event negedge, v0x20181b0_0;
S_0x1ff24f0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090ad58 .functor BUFZ 1, C4<z>; HiZ drive
v0x20186e0_0 .net "C", 0 0, o0x7fd94090ad58;  0 drivers
o0x7fd94090ad88 .functor BUFZ 1, C4<z>; HiZ drive
v0x20187c0_0 .net "D", 0 0, o0x7fd94090ad88;  0 drivers
v0x2018880_0 .var "Q", 0 0;
o0x7fd94090ade8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018920_0 .net "R", 0 0, o0x7fd94090ade8;  0 drivers
E_0x2018660/0 .event negedge, v0x20186e0_0;
E_0x2018660/1 .event posedge, v0x2018920_0;
E_0x2018660 .event/or E_0x2018660/0, E_0x2018660/1;
S_0x1fa6c20 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090aed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018b10_0 .net "C", 0 0, o0x7fd94090aed8;  0 drivers
o0x7fd94090af08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018bf0_0 .net "D", 0 0, o0x7fd94090af08;  0 drivers
v0x2018cb0_0 .var "Q", 0 0;
o0x7fd94090af68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018d50_0 .net "S", 0 0, o0x7fd94090af68;  0 drivers
E_0x2018a90/0 .event negedge, v0x2018b10_0;
E_0x2018a90/1 .event posedge, v0x2018d50_0;
E_0x2018a90 .event/or E_0x2018a90/0, E_0x2018a90/1;
S_0x1ff82d0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b058 .functor BUFZ 1, C4<z>; HiZ drive
v0x2018f40_0 .net "C", 0 0, o0x7fd94090b058;  0 drivers
o0x7fd94090b088 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019020_0 .net "D", 0 0, o0x7fd94090b088;  0 drivers
v0x20190e0_0 .var "Q", 0 0;
o0x7fd94090b0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019180_0 .net "R", 0 0, o0x7fd94090b0e8;  0 drivers
E_0x2018ec0 .event negedge, v0x2018f40_0;
S_0x1fdd920 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019370_0 .net "C", 0 0, o0x7fd94090b1d8;  0 drivers
o0x7fd94090b208 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019450_0 .net "D", 0 0, o0x7fd94090b208;  0 drivers
v0x2019510_0 .var "Q", 0 0;
o0x7fd94090b268 .functor BUFZ 1, C4<z>; HiZ drive
v0x20195b0_0 .net "S", 0 0, o0x7fd94090b268;  0 drivers
E_0x20192f0 .event negedge, v0x2019370_0;
S_0x1fdd540 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b358 .functor BUFZ 1, C4<z>; HiZ drive
v0x20197a0_0 .net "C", 0 0, o0x7fd94090b358;  0 drivers
o0x7fd94090b388 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019880_0 .net "D", 0 0, o0x7fd94090b388;  0 drivers
v0x2019940_0 .var "Q", 0 0;
o0x7fd94090b3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20199e0_0 .net "R", 0 0, o0x7fd94090b3e8;  0 drivers
E_0x2019720 .event posedge, v0x20199e0_0, v0x20197a0_0;
S_0x1fca680 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019bd0_0 .net "C", 0 0, o0x7fd94090b4d8;  0 drivers
o0x7fd94090b508 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019cb0_0 .net "D", 0 0, o0x7fd94090b508;  0 drivers
v0x2019d70_0 .var "Q", 0 0;
o0x7fd94090b568 .functor BUFZ 1, C4<z>; HiZ drive
v0x2019e10_0 .net "S", 0 0, o0x7fd94090b568;  0 drivers
E_0x2019b50 .event posedge, v0x2019e10_0, v0x2019bd0_0;
S_0x1fca2a0 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b658 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a000_0 .net "C", 0 0, o0x7fd94090b658;  0 drivers
o0x7fd94090b688 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a0e0_0 .net "D", 0 0, o0x7fd94090b688;  0 drivers
v0x201a1a0_0 .var "Q", 0 0;
o0x7fd94090b6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a240_0 .net "R", 0 0, o0x7fd94090b6e8;  0 drivers
E_0x2019f80 .event posedge, v0x201a000_0;
S_0x1fb7700 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd94090b7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a430_0 .net "C", 0 0, o0x7fd94090b7d8;  0 drivers
o0x7fd94090b808 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a510_0 .net "D", 0 0, o0x7fd94090b808;  0 drivers
v0x201a5d0_0 .var "Q", 0 0;
o0x7fd94090b868 .functor BUFZ 1, C4<z>; HiZ drive
v0x201a670_0 .net "S", 0 0, o0x7fd94090b868;  0 drivers
E_0x201a3b0 .event posedge, v0x201a430_0;
S_0x1fb7320 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7fd94090b988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2035830 .functor BUFZ 1, o0x7fd94090b988, C4<0>, C4<0>, C4<0>;
v0x201a7e0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x2035830;  1 drivers
v0x201a8c0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7fd94090b988;  0 drivers
S_0x1fb6b70 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x1ff6ed0 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x1ff6f10 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x1ff6f50 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x1ff6f90 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7fd94090bbc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x20358a0 .functor BUFZ 1, o0x7fd94090bbc8, C4<0>, C4<0>, C4<0>;
o0x7fd94090ba18 .functor BUFZ 1, C4<z>; HiZ drive
v0x201c6a0_0 .net "CLOCK_ENABLE", 0 0, o0x7fd94090ba18;  0 drivers
v0x201c760_0 .net "D_IN_0", 0 0, L_0x2035990;  1 drivers
v0x201c800_0 .net "D_IN_1", 0 0, L_0x2035a50;  1 drivers
o0x7fd94090baa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201c900_0 .net "D_OUT_0", 0 0, o0x7fd94090baa8;  0 drivers
o0x7fd94090bad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201c9d0_0 .net "D_OUT_1", 0 0, o0x7fd94090bad8;  0 drivers
v0x201ca70_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x20358a0;  1 drivers
o0x7fd94090bb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x201cb10_0 .net "INPUT_CLK", 0 0, o0x7fd94090bb08;  0 drivers
o0x7fd94090bb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x201cbe0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fd94090bb38;  0 drivers
o0x7fd94090bb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ccb0_0 .net "OUTPUT_CLK", 0 0, o0x7fd94090bb68;  0 drivers
o0x7fd94090bb98 .functor BUFZ 1, C4<z>; HiZ drive
v0x201cd80_0 .net "OUTPUT_ENABLE", 0 0, o0x7fd94090bb98;  0 drivers
v0x201ce50_0 .net "PACKAGE_PIN", 0 0, o0x7fd94090bbc8;  0 drivers
S_0x201a9e0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x1fb6b70;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x201abb0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x201abf0 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x201ac30 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x201ac70 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x2035990 .functor BUFZ 1, v0x201bcd0_0, C4<0>, C4<0>, C4<0>;
L_0x2035a50 .functor BUFZ 1, v0x201bd90_0, C4<0>, C4<0>, C4<0>;
v0x201b520_0 .net "CLOCK_ENABLE", 0 0, o0x7fd94090ba18;  alias, 0 drivers
v0x201b5e0_0 .net "D_IN_0", 0 0, L_0x2035990;  alias, 1 drivers
v0x201b6a0_0 .net "D_IN_1", 0 0, L_0x2035a50;  alias, 1 drivers
v0x201b740_0 .net "D_OUT_0", 0 0, o0x7fd94090baa8;  alias, 0 drivers
v0x201b800_0 .net "D_OUT_1", 0 0, o0x7fd94090bad8;  alias, 0 drivers
v0x201b910_0 .net "INPUT_CLK", 0 0, o0x7fd94090bb08;  alias, 0 drivers
v0x201b9d0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fd94090bb38;  alias, 0 drivers
v0x201ba90_0 .net "OUTPUT_CLK", 0 0, o0x7fd94090bb68;  alias, 0 drivers
v0x201bb50_0 .net "OUTPUT_ENABLE", 0 0, o0x7fd94090bb98;  alias, 0 drivers
v0x201bc10_0 .net "PACKAGE_PIN", 0 0, o0x7fd94090bbc8;  alias, 0 drivers
v0x201bcd0_0 .var "din_0", 0 0;
v0x201bd90_0 .var "din_1", 0 0;
v0x201be50_0 .var "din_q_0", 0 0;
v0x201bf10_0 .var "din_q_1", 0 0;
v0x201bfd0_0 .var "dout", 0 0;
v0x201c090_0 .var "dout_q_0", 0 0;
v0x201c150_0 .var "dout_q_1", 0 0;
v0x201c320_0 .var "outclk_delayed_1", 0 0;
v0x201c3e0_0 .var "outclk_delayed_2", 0 0;
v0x201c4a0_0 .var "outena_q", 0 0;
E_0x201ad40 .event edge, v0x201c3e0_0, v0x201c090_0, v0x201c150_0;
E_0x201b030 .event edge, v0x201c320_0;
E_0x201b090 .event edge, v0x201ba90_0;
E_0x201b0f0 .event edge, v0x201b9d0_0, v0x201be50_0, v0x201bf10_0;
S_0x201b180 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x201a9e0;
 .timescale 0 0;
E_0x201b350 .event posedge, v0x201ba90_0;
E_0x201b3d0 .event negedge, v0x201ba90_0;
E_0x201b430 .event negedge, v0x201b910_0;
E_0x201b490 .event posedge, v0x201b910_0;
S_0x1fb3fe0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x1fb6cf0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7fd94090c1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201cf40_0 .net "I0", 0 0, o0x7fd94090c1f8;  0 drivers
o0x7fd94090c228 .functor BUFZ 1, C4<z>; HiZ drive
v0x201d020_0 .net "I1", 0 0, o0x7fd94090c228;  0 drivers
o0x7fd94090c258 .functor BUFZ 1, C4<z>; HiZ drive
v0x201d0e0_0 .net "I2", 0 0, o0x7fd94090c258;  0 drivers
o0x7fd94090c288 .functor BUFZ 1, C4<z>; HiZ drive
v0x201d1b0_0 .net "I3", 0 0, o0x7fd94090c288;  0 drivers
v0x201d270_0 .net "O", 0 0, L_0x2036520;  1 drivers
L_0x7fd9408c0138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x201d330_0 .net/2u *"_s0", 7 0, L_0x7fd9408c0138;  1 drivers
v0x201d410_0 .net *"_s13", 1 0, L_0x2036030;  1 drivers
v0x201d4f0_0 .net *"_s15", 1 0, L_0x2036120;  1 drivers
v0x201d5d0_0 .net *"_s19", 0 0, L_0x2036340;  1 drivers
L_0x7fd9408c0180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x201d6b0_0 .net/2u *"_s2", 7 0, L_0x7fd9408c0180;  1 drivers
v0x201d790_0 .net *"_s21", 0 0, L_0x2036480;  1 drivers
v0x201d870_0 .net *"_s7", 3 0, L_0x2035d00;  1 drivers
v0x201d950_0 .net *"_s9", 3 0, L_0x2035df0;  1 drivers
v0x201da30_0 .net "s1", 1 0, L_0x2036200;  1 drivers
v0x201db10_0 .net "s2", 3 0, L_0x2035e90;  1 drivers
v0x201dbf0_0 .net "s3", 7 0, L_0x2035b60;  1 drivers
L_0x2035b60 .functor MUXZ 8, L_0x7fd9408c0180, L_0x7fd9408c0138, o0x7fd94090c288, C4<>;
L_0x2035d00 .part L_0x2035b60, 4, 4;
L_0x2035df0 .part L_0x2035b60, 0, 4;
L_0x2035e90 .functor MUXZ 4, L_0x2035df0, L_0x2035d00, o0x7fd94090c258, C4<>;
L_0x2036030 .part L_0x2035e90, 2, 2;
L_0x2036120 .part L_0x2035e90, 0, 2;
L_0x2036200 .functor MUXZ 2, L_0x2036120, L_0x2036030, o0x7fd94090c228, C4<>;
L_0x2036340 .part L_0x2036200, 1, 1;
L_0x2036480 .part L_0x2036200, 0, 1;
L_0x2036520 .functor MUXZ 1, L_0x2036480, L_0x2036340, o0x7fd94090c1f8, C4<>;
S_0x1fb66d0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1f3fbc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x1f3fc00 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x1f3fc40 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x1f3fc80 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x1f3fcc0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x1f3fd00 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x1f3fd40 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x1f3fd80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x1f3fdc0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x1f3fe00 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x1f3fe40 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x1f3fe80 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x1f3fec0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x1f3ff00 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x1f3ff40 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x1f3ff80 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7fd94090c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201dd70_0 .net "BYPASS", 0 0, o0x7fd94090c5e8;  0 drivers
o0x7fd94090c618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x201de50_0 .net "DYNAMICDELAY", 7 0, o0x7fd94090c618;  0 drivers
o0x7fd94090c648 .functor BUFZ 1, C4<z>; HiZ drive
v0x201df30_0 .net "EXTFEEDBACK", 0 0, o0x7fd94090c648;  0 drivers
o0x7fd94090c678 .functor BUFZ 1, C4<z>; HiZ drive
v0x201dfd0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd94090c678;  0 drivers
o0x7fd94090c6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e090_0 .net "LOCK", 0 0, o0x7fd94090c6a8;  0 drivers
o0x7fd94090c6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e150_0 .net "PLLOUTCOREA", 0 0, o0x7fd94090c6d8;  0 drivers
o0x7fd94090c708 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e210_0 .net "PLLOUTCOREB", 0 0, o0x7fd94090c708;  0 drivers
o0x7fd94090c738 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e2d0_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd94090c738;  0 drivers
o0x7fd94090c768 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e390_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd94090c768;  0 drivers
o0x7fd94090c798 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e450_0 .net "REFERENCECLK", 0 0, o0x7fd94090c798;  0 drivers
o0x7fd94090c7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e510_0 .net "RESETB", 0 0, o0x7fd94090c7c8;  0 drivers
o0x7fd94090c7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e5d0_0 .net "SCLK", 0 0, o0x7fd94090c7f8;  0 drivers
o0x7fd94090c828 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e690_0 .net "SDI", 0 0, o0x7fd94090c828;  0 drivers
o0x7fd94090c858 .functor BUFZ 1, C4<z>; HiZ drive
v0x201e750_0 .net "SDO", 0 0, o0x7fd94090c858;  0 drivers
S_0x1fb5980 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1ffecb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x1ffecf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x1ffed30 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x1ffed70 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x1ffedb0 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x1ffedf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x1ffee30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x1ffee70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x1ffeeb0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x1ffeef0 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x1ffef30 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x1ffef70 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x1ffefb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x1ffeff0 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x1fff030 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x1fff070 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7fd94090cb28 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ea50_0 .net "BYPASS", 0 0, o0x7fd94090cb28;  0 drivers
o0x7fd94090cb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x201eb30_0 .net "DYNAMICDELAY", 7 0, o0x7fd94090cb58;  0 drivers
o0x7fd94090cb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ec10_0 .net "EXTFEEDBACK", 0 0, o0x7fd94090cb88;  0 drivers
o0x7fd94090cbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ecb0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd94090cbb8;  0 drivers
o0x7fd94090cbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ed70_0 .net "LOCK", 0 0, o0x7fd94090cbe8;  0 drivers
o0x7fd94090cc18 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ee30_0 .net "PACKAGEPIN", 0 0, o0x7fd94090cc18;  0 drivers
o0x7fd94090cc48 .functor BUFZ 1, C4<z>; HiZ drive
v0x201eef0_0 .net "PLLOUTCOREA", 0 0, o0x7fd94090cc48;  0 drivers
o0x7fd94090cc78 .functor BUFZ 1, C4<z>; HiZ drive
v0x201efb0_0 .net "PLLOUTCOREB", 0 0, o0x7fd94090cc78;  0 drivers
o0x7fd94090cca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f070_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd94090cca8;  0 drivers
o0x7fd94090ccd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f130_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd94090ccd8;  0 drivers
o0x7fd94090cd08 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f1f0_0 .net "RESETB", 0 0, o0x7fd94090cd08;  0 drivers
o0x7fd94090cd38 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f2b0_0 .net "SCLK", 0 0, o0x7fd94090cd38;  0 drivers
o0x7fd94090cd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f370_0 .net "SDI", 0 0, o0x7fd94090cd68;  0 drivers
o0x7fd94090cd98 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f430_0 .net "SDO", 0 0, o0x7fd94090cd98;  0 drivers
S_0x1fb4cb0 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1f315d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x1f31610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x1f31650 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x1f31690 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x1f316d0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x1f31710 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x1f31750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x1f31790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x1f317d0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x1f31810 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x1f31850 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x1f31890 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x1f318d0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x1f31910 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x1f31950 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7fd94090d068 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f6b0_0 .net "BYPASS", 0 0, o0x7fd94090d068;  0 drivers
o0x7fd94090d098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x201f790_0 .net "DYNAMICDELAY", 7 0, o0x7fd94090d098;  0 drivers
o0x7fd94090d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f870_0 .net "EXTFEEDBACK", 0 0, o0x7fd94090d0c8;  0 drivers
o0x7fd94090d0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f910_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd94090d0f8;  0 drivers
o0x7fd94090d128 .functor BUFZ 1, C4<z>; HiZ drive
v0x201f9d0_0 .net "LOCK", 0 0, o0x7fd94090d128;  0 drivers
o0x7fd94090d158 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fa90_0 .net "PACKAGEPIN", 0 0, o0x7fd94090d158;  0 drivers
o0x7fd94090d188 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fb50_0 .net "PLLOUTCOREA", 0 0, o0x7fd94090d188;  0 drivers
o0x7fd94090d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fc10_0 .net "PLLOUTCOREB", 0 0, o0x7fd94090d1b8;  0 drivers
o0x7fd94090d1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fcd0_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd94090d1e8;  0 drivers
o0x7fd94090d218 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fd90_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd94090d218;  0 drivers
o0x7fd94090d248 .functor BUFZ 1, C4<z>; HiZ drive
v0x201fe50_0 .net "RESETB", 0 0, o0x7fd94090d248;  0 drivers
o0x7fd94090d278 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ff10_0 .net "SCLK", 0 0, o0x7fd94090d278;  0 drivers
o0x7fd94090d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x201ffd0_0 .net "SDI", 0 0, o0x7fd94090d2a8;  0 drivers
o0x7fd94090d2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020090_0 .net "SDO", 0 0, o0x7fd94090d2d8;  0 drivers
S_0x1fafcb0 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1ed7930 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x1ed7970 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x1ed79b0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x1ed79f0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x1ed7a30 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x1ed7a70 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x1ed7ab0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x1ed7af0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x1ed7b30 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x1ed7b70 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x1ed7bb0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x1ed7bf0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x1ed7c30 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x1ed7c70 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7fd94090d5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020390_0 .net "BYPASS", 0 0, o0x7fd94090d5a8;  0 drivers
o0x7fd94090d5d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2020470_0 .net "DYNAMICDELAY", 7 0, o0x7fd94090d5d8;  0 drivers
o0x7fd94090d608 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020550_0 .net "EXTFEEDBACK", 0 0, o0x7fd94090d608;  0 drivers
o0x7fd94090d638 .functor BUFZ 1, C4<z>; HiZ drive
v0x20205f0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd94090d638;  0 drivers
o0x7fd94090d668 .functor BUFZ 1, C4<z>; HiZ drive
v0x20206b0_0 .net "LOCK", 0 0, o0x7fd94090d668;  0 drivers
o0x7fd94090d698 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020770_0 .net "PLLOUTCORE", 0 0, o0x7fd94090d698;  0 drivers
o0x7fd94090d6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020830_0 .net "PLLOUTGLOBAL", 0 0, o0x7fd94090d6c8;  0 drivers
o0x7fd94090d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20208f0_0 .net "REFERENCECLK", 0 0, o0x7fd94090d6f8;  0 drivers
o0x7fd94090d728 .functor BUFZ 1, C4<z>; HiZ drive
v0x20209b0_0 .net "RESETB", 0 0, o0x7fd94090d728;  0 drivers
o0x7fd94090d758 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020a70_0 .net "SCLK", 0 0, o0x7fd94090d758;  0 drivers
o0x7fd94090d788 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020b30_0 .net "SDI", 0 0, o0x7fd94090d788;  0 drivers
o0x7fd94090d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020bf0_0 .net "SDO", 0 0, o0x7fd94090d7b8;  0 drivers
S_0x1fb1430 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1eda8e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x1eda920 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x1eda960 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x1eda9a0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x1eda9e0 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x1edaa20 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x1edaa60 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x1edaaa0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x1edaae0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x1edab20 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x1edab60 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x1edaba0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x1edabe0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x1edac20 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7fd94090da28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020e30_0 .net "BYPASS", 0 0, o0x7fd94090da28;  0 drivers
o0x7fd94090da58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2020f10_0 .net "DYNAMICDELAY", 7 0, o0x7fd94090da58;  0 drivers
o0x7fd94090da88 .functor BUFZ 1, C4<z>; HiZ drive
v0x2020ff0_0 .net "EXTFEEDBACK", 0 0, o0x7fd94090da88;  0 drivers
o0x7fd94090dab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021090_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd94090dab8;  0 drivers
o0x7fd94090dae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021150_0 .net "LOCK", 0 0, o0x7fd94090dae8;  0 drivers
o0x7fd94090db18 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021210_0 .net "PACKAGEPIN", 0 0, o0x7fd94090db18;  0 drivers
o0x7fd94090db48 .functor BUFZ 1, C4<z>; HiZ drive
v0x20212d0_0 .net "PLLOUTCORE", 0 0, o0x7fd94090db48;  0 drivers
o0x7fd94090db78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021390_0 .net "PLLOUTGLOBAL", 0 0, o0x7fd94090db78;  0 drivers
o0x7fd94090dba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021450_0 .net "RESETB", 0 0, o0x7fd94090dba8;  0 drivers
o0x7fd94090dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021510_0 .net "SCLK", 0 0, o0x7fd94090dbd8;  0 drivers
o0x7fd94090dc08 .functor BUFZ 1, C4<z>; HiZ drive
v0x20215d0_0 .net "SDI", 0 0, o0x7fd94090dc08;  0 drivers
o0x7fd94090dc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2021690_0 .net "SDO", 0 0, o0x7fd94090dc38;  0 drivers
S_0x1fdc6f0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1fff0c0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff100 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff140 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff180 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff1c0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff200 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff240 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff280 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff2c0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff300 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff340 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff380 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff3c0 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff400 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff440 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff480 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff4c0 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x1fff500 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7fd94090e3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x20468a0 .functor NOT 1, o0x7fd94090e3b8, C4<0>, C4<0>, C4<0>;
o0x7fd94090dea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2025110_0 .net "MASK", 15 0, o0x7fd94090dea8;  0 drivers
o0x7fd94090ded8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x20251f0_0 .net "RADDR", 10 0, o0x7fd94090ded8;  0 drivers
o0x7fd94090df38 .functor BUFZ 1, C4<z>; HiZ drive
v0x20252c0_0 .net "RCLKE", 0 0, o0x7fd94090df38;  0 drivers
v0x20253c0_0 .net "RCLKN", 0 0, o0x7fd94090e3b8;  0 drivers
v0x2025460_0 .net "RDATA", 15 0, L_0x20467e0;  1 drivers
o0x7fd94090dfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2025500_0 .net "RE", 0 0, o0x7fd94090dfc8;  0 drivers
o0x7fd94090e028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x20255d0_0 .net "WADDR", 10 0, o0x7fd94090e028;  0 drivers
o0x7fd94090e058 .functor BUFZ 1, C4<z>; HiZ drive
v0x20256a0_0 .net "WCLK", 0 0, o0x7fd94090e058;  0 drivers
o0x7fd94090e088 .functor BUFZ 1, C4<z>; HiZ drive
v0x2025770_0 .net "WCLKE", 0 0, o0x7fd94090e088;  0 drivers
o0x7fd94090e0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2025840_0 .net "WDATA", 15 0, o0x7fd94090e0b8;  0 drivers
o0x7fd94090e118 .functor BUFZ 1, C4<z>; HiZ drive
v0x2025910_0 .net "WE", 0 0, o0x7fd94090e118;  0 drivers
S_0x20218d0 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x1fdc6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2021a70 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021ab0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021af0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021b30 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021b70 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021bb0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021bf0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021c30 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021c70 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021cb0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021cf0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021d30 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021d70 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021db0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021df0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021e30 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2021e70 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x2021eb0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x2024000_0 .net "MASK", 15 0, o0x7fd94090dea8;  alias, 0 drivers
v0x20240c0_0 .net "RADDR", 10 0, o0x7fd94090ded8;  alias, 0 drivers
v0x20241a0_0 .net "RCLK", 0 0, L_0x20468a0;  1 drivers
v0x2024270_0 .net "RCLKE", 0 0, o0x7fd94090df38;  alias, 0 drivers
v0x2024330_0 .net "RDATA", 15 0, L_0x20467e0;  alias, 1 drivers
v0x2024460_0 .var "RDATA_I", 15 0;
v0x2024540_0 .net "RE", 0 0, o0x7fd94090dfc8;  alias, 0 drivers
L_0x7fd9408c01c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2024600_0 .net "RMASK_I", 15 0, L_0x7fd9408c01c8;  1 drivers
v0x20246e0_0 .net "WADDR", 10 0, o0x7fd94090e028;  alias, 0 drivers
v0x20247c0_0 .net "WCLK", 0 0, o0x7fd94090e058;  alias, 0 drivers
v0x2024880_0 .net "WCLKE", 0 0, o0x7fd94090e088;  alias, 0 drivers
v0x2024940_0 .net "WDATA", 15 0, o0x7fd94090e0b8;  alias, 0 drivers
v0x2024a20_0 .net "WDATA_I", 15 0, L_0x2046770;  1 drivers
v0x2024b00_0 .net "WE", 0 0, o0x7fd94090e118;  alias, 0 drivers
v0x2024bc0_0 .net "WMASK_I", 15 0, L_0x20366a0;  1 drivers
v0x2024ca0_0 .var/i "i", 31 0;
v0x2024d80 .array "memory", 255 0, 15 0;
E_0x2023770 .event posedge, v0x20241a0_0;
E_0x20237f0 .event posedge, v0x20247c0_0;
S_0x2023850 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x20218d0;
 .timescale 0 0;
L_0x20366a0 .functor BUFZ 16, o0x7fd94090dea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2023a40 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x20218d0;
 .timescale 0 0;
S_0x2023c30 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x20218d0;
 .timescale 0 0;
L_0x2046770 .functor BUFZ 16, o0x7fd94090e0b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2023e30 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x20218d0;
 .timescale 0 0;
L_0x20467e0 .functor BUFZ 16, v0x2024460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1edca10 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1fff960 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff9a0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fff9e0 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffa20 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffa60 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffaa0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffae0 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffb20 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffb60 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffba0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffbe0 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffc20 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffc60 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffca0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffce0 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffd20 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffd60 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x1fffda0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7fd94090eb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2046bb0 .functor NOT 1, o0x7fd94090eb08, C4<0>, C4<0>, C4<0>;
o0x7fd94090eb38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2046c50 .functor NOT 1, o0x7fd94090eb38, C4<0>, C4<0>, C4<0>;
o0x7fd94090e5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x20292f0_0 .net "MASK", 15 0, o0x7fd94090e5f8;  0 drivers
o0x7fd94090e628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x20293d0_0 .net "RADDR", 10 0, o0x7fd94090e628;  0 drivers
o0x7fd94090e688 .functor BUFZ 1, C4<z>; HiZ drive
v0x20294a0_0 .net "RCLKE", 0 0, o0x7fd94090e688;  0 drivers
v0x20295a0_0 .net "RCLKN", 0 0, o0x7fd94090eb08;  0 drivers
v0x2029640_0 .net "RDATA", 15 0, L_0x2046af0;  1 drivers
o0x7fd94090e718 .functor BUFZ 1, C4<z>; HiZ drive
v0x20296e0_0 .net "RE", 0 0, o0x7fd94090e718;  0 drivers
o0x7fd94090e778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x20297b0_0 .net "WADDR", 10 0, o0x7fd94090e778;  0 drivers
o0x7fd94090e7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2029880_0 .net "WCLKE", 0 0, o0x7fd94090e7d8;  0 drivers
v0x2029950_0 .net "WCLKN", 0 0, o0x7fd94090eb38;  0 drivers
o0x7fd94090e808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x20299f0_0 .net "WDATA", 15 0, o0x7fd94090e808;  0 drivers
o0x7fd94090e868 .functor BUFZ 1, C4<z>; HiZ drive
v0x2029ac0_0 .net "WE", 0 0, o0x7fd94090e868;  0 drivers
S_0x2025a80 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x1edca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2025c20 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025c60 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025ca0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025ce0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025d20 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025d60 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025da0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025de0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025e20 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025e60 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025ea0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025ee0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025f20 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025f60 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025fa0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2025fe0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2026020 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x2026060 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x20281e0_0 .net "MASK", 15 0, o0x7fd94090e5f8;  alias, 0 drivers
v0x20282a0_0 .net "RADDR", 10 0, o0x7fd94090e628;  alias, 0 drivers
v0x2028380_0 .net "RCLK", 0 0, L_0x2046bb0;  1 drivers
v0x2028450_0 .net "RCLKE", 0 0, o0x7fd94090e688;  alias, 0 drivers
v0x2028510_0 .net "RDATA", 15 0, L_0x2046af0;  alias, 1 drivers
v0x2028640_0 .var "RDATA_I", 15 0;
v0x2028720_0 .net "RE", 0 0, o0x7fd94090e718;  alias, 0 drivers
L_0x7fd9408c0210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x20287e0_0 .net "RMASK_I", 15 0, L_0x7fd9408c0210;  1 drivers
v0x20288c0_0 .net "WADDR", 10 0, o0x7fd94090e778;  alias, 0 drivers
v0x20289a0_0 .net "WCLK", 0 0, L_0x2046c50;  1 drivers
v0x2028a60_0 .net "WCLKE", 0 0, o0x7fd94090e7d8;  alias, 0 drivers
v0x2028b20_0 .net "WDATA", 15 0, o0x7fd94090e808;  alias, 0 drivers
v0x2028c00_0 .net "WDATA_I", 15 0, L_0x2046a00;  1 drivers
v0x2028ce0_0 .net "WE", 0 0, o0x7fd94090e868;  alias, 0 drivers
v0x2028da0_0 .net "WMASK_I", 15 0, L_0x2046910;  1 drivers
v0x2028e80_0 .var/i "i", 31 0;
v0x2028f60 .array "memory", 255 0, 15 0;
E_0x2027950 .event posedge, v0x2028380_0;
E_0x20279d0 .event posedge, v0x20289a0_0;
S_0x2027a30 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x2025a80;
 .timescale 0 0;
L_0x2046910 .functor BUFZ 16, o0x7fd94090e5f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2027c20 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x2025a80;
 .timescale 0 0;
S_0x2027e10 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x2025a80;
 .timescale 0 0;
L_0x2046a00 .functor BUFZ 16, o0x7fd94090e808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2028010 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x2025a80;
 .timescale 0 0;
L_0x2046af0 .functor BUFZ 16, v0x2028640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1ec9a60 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1fffdf0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffe30 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffe70 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffeb0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffef0 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1ffff30 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1ffff70 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1ffffb0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1fffff0 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2000030 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2000070 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x20000b0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x20000f0 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2000130 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2000170 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x20001b0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x20001f0 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x2000230 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7fd94090f288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2046f70 .functor NOT 1, o0x7fd94090f288, C4<0>, C4<0>, C4<0>;
o0x7fd94090ed78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x202d4e0_0 .net "MASK", 15 0, o0x7fd94090ed78;  0 drivers
o0x7fd94090eda8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x202d5c0_0 .net "RADDR", 10 0, o0x7fd94090eda8;  0 drivers
o0x7fd94090edd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x202d690_0 .net "RCLK", 0 0, o0x7fd94090edd8;  0 drivers
o0x7fd94090ee08 .functor BUFZ 1, C4<z>; HiZ drive
v0x202d790_0 .net "RCLKE", 0 0, o0x7fd94090ee08;  0 drivers
v0x202d860_0 .net "RDATA", 15 0, L_0x2046eb0;  1 drivers
o0x7fd94090ee98 .functor BUFZ 1, C4<z>; HiZ drive
v0x202d900_0 .net "RE", 0 0, o0x7fd94090ee98;  0 drivers
o0x7fd94090eef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x202d9d0_0 .net "WADDR", 10 0, o0x7fd94090eef8;  0 drivers
o0x7fd94090ef58 .functor BUFZ 1, C4<z>; HiZ drive
v0x202daa0_0 .net "WCLKE", 0 0, o0x7fd94090ef58;  0 drivers
v0x202db70_0 .net "WCLKN", 0 0, o0x7fd94090f288;  0 drivers
o0x7fd94090ef88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x202dc10_0 .net "WDATA", 15 0, o0x7fd94090ef88;  0 drivers
o0x7fd94090efe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x202dce0_0 .net "WE", 0 0, o0x7fd94090efe8;  0 drivers
S_0x2029c70 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x1ec9a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2029e10 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029e50 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029e90 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029ed0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029f10 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029f50 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029f90 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2029fd0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a010 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a050 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a090 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a0d0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a110 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a150 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a190 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a1d0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x202a210 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x202a250 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x202c3d0_0 .net "MASK", 15 0, o0x7fd94090ed78;  alias, 0 drivers
v0x202c490_0 .net "RADDR", 10 0, o0x7fd94090eda8;  alias, 0 drivers
v0x202c570_0 .net "RCLK", 0 0, o0x7fd94090edd8;  alias, 0 drivers
v0x202c640_0 .net "RCLKE", 0 0, o0x7fd94090ee08;  alias, 0 drivers
v0x202c700_0 .net "RDATA", 15 0, L_0x2046eb0;  alias, 1 drivers
v0x202c830_0 .var "RDATA_I", 15 0;
v0x202c910_0 .net "RE", 0 0, o0x7fd94090ee98;  alias, 0 drivers
L_0x7fd9408c0258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x202c9d0_0 .net "RMASK_I", 15 0, L_0x7fd9408c0258;  1 drivers
v0x202cab0_0 .net "WADDR", 10 0, o0x7fd94090eef8;  alias, 0 drivers
v0x202cb90_0 .net "WCLK", 0 0, L_0x2046f70;  1 drivers
v0x202cc50_0 .net "WCLKE", 0 0, o0x7fd94090ef58;  alias, 0 drivers
v0x202cd10_0 .net "WDATA", 15 0, o0x7fd94090ef88;  alias, 0 drivers
v0x202cdf0_0 .net "WDATA_I", 15 0, L_0x2046e10;  1 drivers
v0x202ced0_0 .net "WE", 0 0, o0x7fd94090efe8;  alias, 0 drivers
v0x202cf90_0 .net "WMASK_I", 15 0, L_0x2046d20;  1 drivers
v0x202d070_0 .var/i "i", 31 0;
v0x202d150 .array "memory", 255 0, 15 0;
E_0x202bb40 .event posedge, v0x202c570_0;
E_0x202bbc0 .event posedge, v0x202cb90_0;
S_0x202bc20 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x2029c70;
 .timescale 0 0;
L_0x2046d20 .functor BUFZ 16, o0x7fd94090ed78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x202be10 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x2029c70;
 .timescale 0 0;
S_0x202c000 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x2029c70;
 .timescale 0 0;
L_0x2046e10 .functor BUFZ 16, o0x7fd94090ef88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x202c200 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x2029c70;
 .timescale 0 0;
L_0x2046eb0 .functor BUFZ 16, v0x202c830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f49f60 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7fd94090f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x202de50_0 .net "BOOT", 0 0, o0x7fd94090f4c8;  0 drivers
o0x7fd94090f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x202df30_0 .net "S0", 0 0, o0x7fd94090f4f8;  0 drivers
o0x7fd94090f528 .functor BUFZ 1, C4<z>; HiZ drive
v0x202dff0_0 .net "S1", 0 0, o0x7fd94090f528;  0 drivers
S_0x1f4a0e0 .scope module, "final_prototype" "final_prototype" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "SW1"
    .port_info 2 /INPUT 1 "SW2"
    .port_info 3 /OUTPUT 1 "LED0"
    .port_info 4 /OUTPUT 1 "LED1"
    .port_info 5 /OUTPUT 1 "LED2"
    .port_info 6 /OUTPUT 1 "LED3"
    .port_info 7 /OUTPUT 1 "LED4"
    .port_info 8 /OUTPUT 1 "LED5"
    .port_info 9 /OUTPUT 1 "LED6"
    .port_info 10 /OUTPUT 1 "LED7"
L_0x2047760 .functor NOT 1, L_0x2048300, C4<0>, C4<0>, C4<0>;
o0x7fd940910278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x20483a0 .functor BUFZ 1, o0x7fd940910278, C4<0>, C4<0>, C4<0>;
o0x7fd9409102a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048470 .functor BUFZ 1, o0x7fd9409102a8, C4<0>, C4<0>, C4<0>;
o0x7fd9409102d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048540 .functor BUFZ 1, o0x7fd9409102d8, C4<0>, C4<0>, C4<0>;
o0x7fd940910308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048640 .functor BUFZ 1, o0x7fd940910308, C4<0>, C4<0>, C4<0>;
o0x7fd940910338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048710 .functor BUFZ 1, o0x7fd940910338, C4<0>, C4<0>, C4<0>;
o0x7fd940910368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048820 .functor BUFZ 1, o0x7fd940910368, C4<0>, C4<0>, C4<0>;
o0x7fd940910398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x20488c0 .functor BUFZ 1, o0x7fd940910398, C4<0>, C4<0>, C4<0>;
o0x7fd9409103c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2048d00 .functor BUFZ 1, o0x7fd9409103c8, C4<0>, C4<0>, C4<0>;
o0x7fd94090f678 .functor BUFZ 1, C4<z>; HiZ drive
v0x2032d20_0 .net "CLK", 0 0, o0x7fd94090f678;  0 drivers
v0x2032dc0_0 .net "LED0", 0 0, o0x7fd940910278;  0 drivers
v0x2032e80_0 .net "LED1", 0 0, o0x7fd9409102a8;  0 drivers
v0x2032f50_0 .net "LED2", 0 0, o0x7fd9409102d8;  0 drivers
v0x2033010_0 .net "LED3", 0 0, o0x7fd940910308;  0 drivers
v0x2033120_0 .net "LED4", 0 0, o0x7fd940910338;  0 drivers
v0x20331e0_0 .net "LED5", 0 0, o0x7fd940910368;  0 drivers
v0x20332a0_0 .net "LED6", 0 0, o0x7fd940910398;  0 drivers
v0x2033360_0 .net "LED7", 0 0, o0x7fd9409103c8;  0 drivers
o0x7fd9409103f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2033420_0 .net "SW1", 0 0, o0x7fd9409103f8;  0 drivers
o0x7fd94090fe88 .functor BUFZ 1, C4<z>; HiZ drive
v0x20334e0_0 .net "SW2", 0 0, o0x7fd94090fe88;  0 drivers
v0x2033580_0 .net *"_s13", 0 0, L_0x2048540;  1 drivers
v0x2033660_0 .net *"_s17", 0 0, L_0x2048640;  1 drivers
v0x2033740_0 .net *"_s21", 0 0, L_0x2048710;  1 drivers
v0x2033820_0 .net *"_s25", 0 0, L_0x2048820;  1 drivers
v0x2033900_0 .net *"_s29", 0 0, L_0x20488c0;  1 drivers
v0x20339e0_0 .net *"_s34", 0 0, L_0x2048d00;  1 drivers
v0x2033bd0_0 .net *"_s5", 0 0, L_0x20483a0;  1 drivers
v0x2033cb0_0 .net *"_s9", 0 0, L_0x2048470;  1 drivers
RS_0x7fd94090f708 .resolv tri, L_0x20473f0, L_0x20489e0;
v0x2033d90_0 .net8 "out_counter_roms", 7 0, RS_0x7fd94090f708;  2 drivers
v0x2033e50_0 .net "out_enable", 0 0, L_0x2048300;  1 drivers
v0x2033ef0_0 .net "out_main_heartrate", 0 0, L_0x2047330;  1 drivers
LS_0x20489e0_0_0 .concat8 [ 1 1 1 1], L_0x20483a0, L_0x2048470, L_0x2048540, L_0x2048640;
LS_0x20489e0_0_4 .concat8 [ 1 1 1 1], L_0x2048710, L_0x2048820, L_0x20488c0, L_0x2048d00;
L_0x20489e0 .concat8 [ 4 4 0 0], LS_0x20489e0_0_0, LS_0x20489e0_0_4;
S_0x202e140 .scope module, "counter_roms" "counter_8_bits" 3 66, 4 17 0, S_0x1f4a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "cnt"
    .port_info 3 /OUTPUT 8 "q"
    .port_info 4 /OUTPUT 1 "ov"
P_0x202e2c0 .param/l "M" 0 4 18, +C4<00000000000000000000000001000000>;
P_0x202e300 .param/l "N" 1 4 29, +C4<00000000000000000000000000001000>;
v0x202e610_0 .net *"_s2", 31 0, L_0x20474e0;  1 drivers
L_0x7fd9408c0330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x202e710_0 .net *"_s5", 22 0, L_0x7fd9408c0330;  1 drivers
L_0x7fd9408c0378 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x202e7f0_0 .net/2u *"_s6", 31 0, L_0x7fd9408c0378;  1 drivers
v0x202e8e0_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
v0x202e9a0_0 .net "cnt", 0 0, L_0x2047330;  alias, 1 drivers
v0x202eab0_0 .net "ov", 0 0, L_0x2047620;  1 drivers
v0x202eb70_0 .net8 "q", 7 0, RS_0x7fd94090f708;  alias, 2 drivers
v0x202ec50_0 .var "qi", 8 0;
v0x202ed30_0 .net "rst", 0 0, L_0x2047760;  1 drivers
E_0x202e590 .event posedge, v0x202e8e0_0;
L_0x20473f0 .part v0x202ec50_0, 0, 8;
L_0x20474e0 .concat [ 9 23 0 0], v0x202ec50_0, L_0x7fd9408c0330;
L_0x2047620 .cmp/eq 32, L_0x20474e0, L_0x7fd9408c0378;
S_0x202ee90 .scope module, "home_and_enable" "homing_with_time" 3 75, 5 19 0, S_0x1f4a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in_enable"
    .port_info 2 /OUTPUT 1 "enable"
P_0x202f030 .param/l "wait_seconds" 0 5 20, +C4<00000000000000000000000000000111>;
v0x2031cd0_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
v0x2031d70_0 .net "enable", 0 0, L_0x2048300;  alias, 1 drivers
v0x2031e30_0 .net "in_enable", 0 0, o0x7fd94090fe88;  alias, 0 drivers
v0x2031f00_0 .net "out_homing_biestable", 0 0, v0x202f620_0;  1 drivers
v0x2031fd0_0 .net "out_homing_counter", 0 0, L_0x2047e80;  1 drivers
v0x20320c0_0 .net "out_homing_heartrate", 0 0, L_0x2047a80;  1 drivers
v0x2032160_0 .net "out_homing_toggle_swt", 0 0, v0x20318c0_0;  1 drivers
L_0x2048300 .arith/mult 1, v0x202f620_0, v0x20318c0_0;
S_0x202f1b0 .scope module, "homing_biestable" "biestable_d" 5 50, 6 17 0, S_0x202ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /OUTPUT 1 "q"
P_0x202f3a0 .param/l "INI" 0 6 18, C4<0>;
v0x202f4b0_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
L_0x7fd9408c0528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x202f580_0 .net "d", 0 0, L_0x7fd9408c0528;  1 drivers
v0x202f620_0 .var "in_q", 0 0;
v0x202f6f0_0 .net "load", 0 0, L_0x2047e80;  alias, 1 drivers
v0x202f7b0_0 .net "q", 0 0, v0x202f620_0;  alias, 1 drivers
S_0x202f940 .scope module, "homing_counter" "counter_8_bits" 5 43, 4 17 0, S_0x202ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "cnt"
    .port_info 3 /OUTPUT 8 "q"
    .port_info 4 /OUTPUT 1 "ov"
P_0x202f0d0 .param/l "M" 0 4 18, +C4<00000000000000000000000000000111>;
P_0x202f110 .param/l "N" 1 4 29, +C4<00000000000000000000000000001000>;
v0x202fd40_0 .net *"_s2", 31 0, L_0x2047c30;  1 drivers
L_0x7fd9408c0450 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x202fe20_0 .net *"_s5", 22 0, L_0x7fd9408c0450;  1 drivers
L_0x7fd9408c0498 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x202ff00_0 .net/2u *"_s6", 31 0, L_0x7fd9408c0498;  1 drivers
v0x202fff0_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
o0x7fd94090fa98 .functor BUFZ 1, C4<z>; HiZ drive
v0x20300e0_0 .net "cnt", 0 0, o0x7fd94090fa98;  0 drivers
v0x20301f0_0 .net "ov", 0 0, L_0x2047e80;  alias, 1 drivers
v0x2030290_0 .net "q", 7 0, L_0x2047b90;  1 drivers
v0x2030350_0 .var "qi", 8 0;
L_0x7fd9408c04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2030430_0 .net "rst", 0 0, L_0x7fd9408c04e0;  1 drivers
L_0x2047b90 .part v0x2030350_0, 0, 8;
L_0x2047c30 .concat [ 9 23 0 0], v0x2030350_0, L_0x7fd9408c0450;
L_0x2047e80 .cmp/eq 32, L_0x2047c30, L_0x7fd9408c0498;
S_0x2030590 .scope module, "homing_heartrate" "heartrate_hz" 5 36, 7 17 0, S_0x202ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "o"
P_0x1f532c0 .param/l "HZ" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x1f53300 .param/l "M" 1 7 26, +C4<00000000101101110001101100000000>;
P_0x1f53340 .param/l "N" 1 7 29, +C4<00000000000000000000000000011000>;
L_0x2047a80 .functor BUFZ 1, L_0x2047910, C4<0>, C4<0>, C4<0>;
v0x2030960_0 .net *"_s0", 31 0, L_0x2047820;  1 drivers
L_0x7fd9408c03c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2030a60_0 .net *"_s3", 7 0, L_0x7fd9408c03c0;  1 drivers
L_0x7fd9408c0408 .functor BUFT 1, C4<00000000101101110001101011111111>, C4<0>, C4<0>, C4<0>;
v0x2030b40_0 .net/2u *"_s4", 31 0, L_0x7fd9408c0408;  1 drivers
v0x2030c30_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
v0x2030cd0_0 .var "divcounter", 23 0;
v0x2030e00_0 .net "o", 0 0, L_0x2047a80;  alias, 1 drivers
v0x2030ec0_0 .net "reset", 0 0, L_0x2047910;  1 drivers
L_0x2047820 .concat [ 24 8 0 0], v0x2030cd0_0, L_0x7fd9408c03c0;
L_0x2047910 .cmp/eq 32, L_0x2047820, L_0x7fd9408c0408;
S_0x2030fe0 .scope module, "homing_toggle_swt" "toggle_switch" 5 58, 8 16 0, S_0x202ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /OUTPUT 1 "tb"
P_0x20311b0 .param/l "INI" 0 8 17, C4<1>;
L_0x2048150 .functor AND 1, L_0x2048080, v0x20313a0_0, C4<1>, C4<1>;
v0x20312c0_0 .net *"_s1", 0 0, L_0x2048080;  1 drivers
v0x20313a0_0 .var "btn_out_r", 0 0;
v0x2031460_0 .var "btn_prev", 0 0;
v0x2031500_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
v0x20315a0_0 .var "counter", 16 0;
v0x2031680_0 .net "d", 0 0, o0x7fd94090fe88;  alias, 0 drivers
v0x2031740_0 .var "d2", 0 0;
v0x2031800_0 .var "old", 0 0;
v0x20318c0_0 .var "q", 0 0;
v0x2031a10_0 .var "r_in", 0 0;
v0x2031ad0_0 .net "tb", 0 0, v0x20318c0_0;  alias, 1 drivers
v0x2031b90_0 .net "tic", 0 0, L_0x2048150;  1 drivers
L_0x2048080 .reduce/nor v0x2031800_0;
S_0x2032200 .scope module, "main_heartrate" "heartrate_hz" 3 59, 7 17 0, S_0x1f4a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "o"
P_0x2032400 .param/l "HZ" 0 7 18, +C4<00000000000000000000000000001010>;
P_0x2032440 .param/l "M" 1 7 26, +C4<00000000000100100100111110000000>;
P_0x2032480 .param/l "N" 1 7 29, +C4<00000000000000000000000000010101>;
L_0x2047330 .functor BUFZ 1, L_0x20471c0, C4<0>, C4<0>, C4<0>;
v0x2032720_0 .net *"_s0", 31 0, L_0x2047010;  1 drivers
L_0x7fd9408c02a0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x20327e0_0 .net *"_s3", 10 0, L_0x7fd9408c02a0;  1 drivers
L_0x7fd9408c02e8 .functor BUFT 1, C4<00000000000100100100111101111111>, C4<0>, C4<0>, C4<0>;
v0x20328c0_0 .net/2u *"_s4", 31 0, L_0x7fd9408c02e8;  1 drivers
v0x20329b0_0 .net "clk", 0 0, o0x7fd94090f678;  alias, 0 drivers
v0x2032a50_0 .var "divcounter", 20 0;
v0x2032b80_0 .net "o", 0 0, L_0x2047330;  alias, 1 drivers
v0x2032c20_0 .net "reset", 0 0, L_0x20471c0;  1 drivers
L_0x2047010 .concat [ 21 11 0 0], v0x2032a50_0, L_0x7fd9408c02a0;
L_0x20471c0 .cmp/eq 32, L_0x2047010, L_0x7fd9408c02e8;
S_0x1f4c480 .scope module, "pump_bits" "pump_bits" 9 18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x1ffd5c0 .param/l "M" 0 9 21, +C4<00000000000000011000011010100000>;
P_0x1ffd600 .param/l "N" 1 9 24, +C4<00000000000000000000000000010001>;
L_0x2048e60 .functor BUFZ 1, v0x20341e0_0, C4<0>, C4<0>, C4<0>;
v0x20341e0_0 .var "T", 0 0;
o0x7fd9409107e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x20342c0_0 .net "clk", 0 0, o0x7fd9409107e8;  0 drivers
v0x2034380_0 .net "clk_doublehz", 0 0, L_0x2048dc0;  1 drivers
v0x2034420_0 .net "clk_out", 0 0, L_0x2048e60;  1 drivers
v0x20344e0_0 .var "divcounter", 16 0;
E_0x2034100 .event posedge, v0x2034380_0;
E_0x2034180 .event posedge, v0x20342c0_0;
L_0x2048dc0 .part v0x20344e0_0, 16, 1;
    .scope S_0x1ff0ab0;
T_0 ;
    %wait E_0x1f30920;
    %load/vec4 v0x1ff67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x2013a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x20143f0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x2014750_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ff0ab0;
T_1 ;
    %wait E_0x1f30250;
    %load/vec4 v0x2013a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2014750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1ff67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x20143f0_0;
    %assign/vec4 v0x2014750_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1fefa40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20151d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1fefa40;
T_3 ;
    %wait E_0x1f2fdd0;
    %load/vec4 v0x2015110_0;
    %assign/vec4 v0x20151d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ff6a40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2015590_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1ff6a40;
T_5 ;
    %wait E_0x20152f0;
    %load/vec4 v0x20154f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x2015430_0;
    %assign/vec4 v0x2015590_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ffd960;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2015990_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1ffd960;
T_7 ;
    %wait E_0x20156d0;
    %load/vec4 v0x2015a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2015990_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x20158f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x2015830_0;
    %assign/vec4 v0x2015990_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ff31b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2015e70_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1ff31b0;
T_9 ;
    %wait E_0x2015bb0;
    %load/vec4 v0x2015f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2015e70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2015dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2015d10_0;
    %assign/vec4 v0x2015e70_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ff4560;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2016350_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1ff4560;
T_11 ;
    %wait E_0x2016090;
    %load/vec4 v0x20162b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x2016410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2016350_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x20161f0_0;
    %assign/vec4 v0x2016350_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1fdd180;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2016830_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1fdd180;
T_13 ;
    %wait E_0x2016570;
    %load/vec4 v0x2016790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x20168f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2016830_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x20166d0_0;
    %assign/vec4 v0x2016830_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1fdcad0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2016c70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1fdcad0;
T_15 ;
    %wait E_0x2016a50;
    %load/vec4 v0x2016bb0_0;
    %assign/vec4 v0x2016c70_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1fc9ee0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017030_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1fc9ee0;
T_17 ;
    %wait E_0x2016d90;
    %load/vec4 v0x2016f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x2016ed0_0;
    %assign/vec4 v0x2017030_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1fb6ed0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017460_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1fb6ed0;
T_19 ;
    %wait E_0x20171a0;
    %load/vec4 v0x2017520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2017460_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x20173c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x2017300_0;
    %assign/vec4 v0x2017460_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1ff7da0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017990_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1ff7da0;
T_21 ;
    %wait E_0x20176d0;
    %load/vec4 v0x2017a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2017990_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x20178f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x2017830_0;
    %assign/vec4 v0x2017990_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1ff42b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017ec0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1ff42b0;
T_23 ;
    %wait E_0x2017c00;
    %load/vec4 v0x2017e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x2017f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2017ec0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x2017d60_0;
    %assign/vec4 v0x2017ec0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1ff5da0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20183f0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1ff5da0;
T_25 ;
    %wait E_0x2018130;
    %load/vec4 v0x2018350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x20184b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20183f0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x2018290_0;
    %assign/vec4 v0x20183f0_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1ff24f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2018880_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x1ff24f0;
T_27 ;
    %wait E_0x2018660;
    %load/vec4 v0x2018920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2018880_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x20187c0_0;
    %assign/vec4 v0x2018880_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1fa6c20;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2018cb0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1fa6c20;
T_29 ;
    %wait E_0x2018a90;
    %load/vec4 v0x2018d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2018cb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x2018bf0_0;
    %assign/vec4 v0x2018cb0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1ff82d0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20190e0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x1ff82d0;
T_31 ;
    %wait E_0x2018ec0;
    %load/vec4 v0x2019180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20190e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x2019020_0;
    %assign/vec4 v0x20190e0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1fdd920;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2019510_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1fdd920;
T_33 ;
    %wait E_0x20192f0;
    %load/vec4 v0x20195b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2019510_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x2019450_0;
    %assign/vec4 v0x2019510_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1fdd540;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2019940_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1fdd540;
T_35 ;
    %wait E_0x2019720;
    %load/vec4 v0x20199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2019940_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x2019880_0;
    %assign/vec4 v0x2019940_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1fca680;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2019d70_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x1fca680;
T_37 ;
    %wait E_0x2019b50;
    %load/vec4 v0x2019e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2019d70_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x2019cb0_0;
    %assign/vec4 v0x2019d70_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1fca2a0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201a1a0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x1fca2a0;
T_39 ;
    %wait E_0x2019f80;
    %load/vec4 v0x201a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x201a1a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x201a0e0_0;
    %assign/vec4 v0x201a1a0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1fb7700;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201a5d0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x1fb7700;
T_41 ;
    %wait E_0x201a3b0;
    %load/vec4 v0x201a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x201a5d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x201a510_0;
    %assign/vec4 v0x201a5d0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x201b180;
T_42 ;
    %wait E_0x201b490;
    %load/vec4 v0x201b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x201bc10_0;
    %assign/vec4 v0x201be50_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x201b180;
T_43 ;
    %wait E_0x201b430;
    %load/vec4 v0x201b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x201bc10_0;
    %assign/vec4 v0x201bf10_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x201b180;
T_44 ;
    %wait E_0x201b350;
    %load/vec4 v0x201b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x201b740_0;
    %assign/vec4 v0x201c090_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x201b180;
T_45 ;
    %wait E_0x201b3d0;
    %load/vec4 v0x201b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x201b800_0;
    %assign/vec4 v0x201c150_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x201b180;
T_46 ;
    %wait E_0x201b350;
    %load/vec4 v0x201b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x201bb50_0;
    %assign/vec4 v0x201c4a0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x201a9e0;
T_47 ;
    %wait E_0x201b0f0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x201b9d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0x201be50_0;
    %store/vec4 v0x201bcd0_0, 0, 1;
T_47.0 ;
    %load/vec4 v0x201bf10_0;
    %store/vec4 v0x201bd90_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x201a9e0;
T_48 ;
    %wait E_0x201b090;
    %load/vec4 v0x201ba90_0;
    %assign/vec4 v0x201c320_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x201a9e0;
T_49 ;
    %wait E_0x201b030;
    %load/vec4 v0x201c320_0;
    %assign/vec4 v0x201c3e0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x201a9e0;
T_50 ;
    %wait E_0x201ad40;
    %load/vec4 v0x201c3e0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0x201c090_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0x201c150_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x201bfd0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x20218d0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2024ca0_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x2024ca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2024ca0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x2024ca0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
    %load/vec4 v0x2024ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2024ca0_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x20218d0;
T_52 ;
    %wait E_0x20237f0;
    %load/vec4 v0x2024b00_0;
    %load/vec4 v0x2024880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 0, 4;
T_52.2 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.4 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.6 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.8 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.10 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.12 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.14 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.16 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.18 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.20 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.22 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.24 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.26 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.28 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.30 ;
    %load/vec4 v0x2024bc0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x2024a20_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x20246e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2024d80, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x20218d0;
T_53 ;
    %wait E_0x2023770;
    %load/vec4 v0x2024540_0;
    %load/vec4 v0x2024270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x20240c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x2024d80, 4;
    %load/vec4 v0x2024600_0;
    %inv;
    %and;
    %assign/vec4 v0x2024460_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x2025a80;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2028e80_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x2028e80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2028e80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x2028e80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
    %load/vec4 v0x2028e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2028e80_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x2025a80;
T_55 ;
    %wait E_0x20279d0;
    %load/vec4 v0x2028ce0_0;
    %load/vec4 v0x2028a60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 0, 4;
T_55.2 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.4 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.6 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.8 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.10 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.12 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.14 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.16 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.18 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.20 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.22 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.24 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.26 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.28 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.30 ;
    %load/vec4 v0x2028da0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0x2028c00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x20288c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2028f60, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x2025a80;
T_56 ;
    %wait E_0x2027950;
    %load/vec4 v0x2028720_0;
    %load/vec4 v0x2028450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x20282a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x2028f60, 4;
    %load/vec4 v0x20287e0_0;
    %inv;
    %and;
    %assign/vec4 v0x2028640_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x2029c70;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x202d070_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x202d070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x202d070_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x202d070_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
    %load/vec4 v0x202d070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x202d070_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x2029c70;
T_58 ;
    %wait E_0x202bbc0;
    %load/vec4 v0x202ced0_0;
    %load/vec4 v0x202cc50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 0, 4;
T_58.2 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.4 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.6 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.8 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.10 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.12 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.14 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.16 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.18 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.20 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.22 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.24 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.26 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.28 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.30 ;
    %load/vec4 v0x202cf90_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0x202cdf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x202cab0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x202d150, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x2029c70;
T_59 ;
    %wait E_0x202bb40;
    %load/vec4 v0x202c910_0;
    %load/vec4 v0x202c640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x202c490_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x202d150, 4;
    %load/vec4 v0x202c9d0_0;
    %inv;
    %and;
    %assign/vec4 v0x202c830_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x2032200;
T_60 ;
    %wait E_0x202e590;
    %load/vec4 v0x2032c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x2032a50_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x2032a50_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x2032a50_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x202e140;
T_61 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x202ec50_0, 0, 9;
    %end;
    .thread T_61;
    .scope S_0x202e140;
T_62 ;
    %wait E_0x202e590;
    %load/vec4 v0x202ed30_0;
    %load/vec4 v0x202eab0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x202ec50_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x202e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x202ec50_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x202ec50_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x2030590;
T_63 ;
    %wait E_0x202e590;
    %load/vec4 v0x2030ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x2030cd0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x2030cd0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x2030cd0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x202f940;
T_64 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x2030350_0, 0, 9;
    %end;
    .thread T_64;
    .scope S_0x202f940;
T_65 ;
    %wait E_0x202e590;
    %load/vec4 v0x2030430_0;
    %load/vec4 v0x20301f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x2030350_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x20300e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x2030350_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x2030350_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x202f1b0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x202f620_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x202f1b0;
T_67 ;
    %wait E_0x202e590;
    %load/vec4 v0x202f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x202f580_0;
    %assign/vec4 v0x202f620_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x2030fe0;
T_68 ;
    %wait E_0x202e590;
    %load/vec4 v0x2031680_0;
    %assign/vec4 v0x2031740_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x2030fe0;
T_69 ;
    %wait E_0x202e590;
    %load/vec4 v0x2031740_0;
    %assign/vec4 v0x2031a10_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x2030fe0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2031460_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x2030fe0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20313a0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x2030fe0;
T_72 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x20315a0_0, 0, 17;
    %end;
    .thread T_72;
    .scope S_0x2030fe0;
T_73 ;
    %wait E_0x202e590;
    %load/vec4 v0x2031460_0;
    %load/vec4 v0x2031a10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x20315a0_0, 0;
    %load/vec4 v0x2031a10_0;
    %assign/vec4 v0x2031460_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x20315a0_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v0x20315a0_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x20315a0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x2031460_0;
    %assign/vec4 v0x20313a0_0, 0;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x2030fe0;
T_74 ;
    %wait E_0x202e590;
    %load/vec4 v0x20313a0_0;
    %assign/vec4 v0x2031800_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x2030fe0;
T_75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20318c0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x2030fe0;
T_76 ;
    %wait E_0x202e590;
    %load/vec4 v0x2031b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x20318c0_0;
    %inv;
    %assign/vec4 v0x20318c0_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1f4c480;
T_77 ;
    %wait E_0x2034180;
    %load/vec4 v0x20344e0_0;
    %pad/u 32;
    %cmpi/e 99999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 17;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x20344e0_0;
    %addi 1, 0, 17;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %assign/vec4 v0x20344e0_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1f4c480;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20341e0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0x1f4c480;
T_79 ;
    %wait E_0x2034100;
    %load/vec4 v0x20341e0_0;
    %inv;
    %assign/vec4 v0x20341e0_0, 0;
    %jmp T_79;
    .thread T_79;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "/home/jcarolinares/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "basic_behaviour.v";
    "counter_8_bits.v";
    "homing-with-time.v";
    "biestable_d.v";
    "heartrate_hz.v";
    "toggle_switch.v";
    "pump_bits.v";
