{
  "family": "TLE9868",
  "architecture": "arm-cortex-m3",
  "vendor": "Infineon",
  "mcus": {
    "TLE9868": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40004000",
              "irq": 3
            },
            {
              "name": "ADC2",
              "base": "0x4801C000",
              "irq": 2
            },
            {
              "name": "ADC34",
              "base": "0x40008000"
            }
          ],
          "registers": {
            "CHx_EIM": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel Settings Bits for Exceptional Interrupt Measurement"
            },
            "CHx_ESM": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel Settings Bits for Exceptional Sequence Measurement"
            },
            "CTRL_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC1 Control and Status Register"
            },
            "DWSEL": {
              "offset": "0x24",
              "size": 32,
              "description": "Measurement Channel Data Width Selection"
            },
            "GLOBCTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Control Register"
            },
            "GLOBSTR": {
              "offset": "0x74",
              "size": 32,
              "description": "Global Status Register"
            },
            "ICLR": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC1 Interrupt Status Clear Register"
            },
            "IE": {
              "offset": "0x7C",
              "size": 32,
              "description": "ADC1 Interrupt Enable Register"
            },
            "IS": {
              "offset": "0x78",
              "size": 32,
              "description": "ADC1 Interrupt Status Register"
            },
            "RES_OUT0": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC1 Output Channel 0"
            },
            "RES_OUT1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC1 Output Channel 1"
            },
            "RES_OUT2": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC1 Output Channel 2"
            },
            "RES_OUT3": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC1 Output Channel 3"
            },
            "RES_OUT4": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC1 Output Channel 4"
            },
            "RES_OUT5": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC1 Output Channel 5"
            },
            "RES_OUT6": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC1 Output Channel 6"
            },
            "RES_OUT7": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC1 Output Channel 7"
            },
            "RES_OUT_EIM": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC1 Output Channel EIM"
            },
            "SQ1_4": {
              "offset": "0x18",
              "size": 32,
              "description": "Measurement Channel Enable Bits for Cycle 1 - 4"
            },
            "SQ5_8": {
              "offset": "0x1C",
              "size": 32,
              "description": "Measurement Channel Enable Bits for Cycle 5 - 8"
            },
            "SQ_FB": {
              "offset": "0x50",
              "size": 32,
              "description": "Sequencer Feedback Register"
            },
            "STC_0_3": {
              "offset": "0x28",
              "size": 32,
              "description": "Measurement Channel Sample Time Control 0 - 3"
            },
            "STC_4_7": {
              "offset": "0x2C",
              "size": 32,
              "description": "Measurement Channel Sample Time Control 4 - 7"
            }
          },
          "bits": {
            "CHx_EIM": {
              "TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (EIM)",
                "width": 3
              },
              "REP": {
                "bit": 4,
                "description": "Repeat count for exceptional interrupt measurement (EIM)",
                "width": 3
              },
              "CHx": {
                "bit": 0,
                "description": "Channel set for exceptional interrupt measurement (EIM)",
                "width": 3
              }
            },
            "CHx_ESM": {
              "TRIG_SEL": {
                "bit": 16,
                "description": "Trigger selection for exceptional interrupt measurement (ESM)",
                "width": 3
              },
              "ESM_0": {
                "bit": 0,
                "description": "Channel Sequence for Exceptional Sequence Measurement (ESM)",
                "width": 8
              }
            },
            "CTRL_STS": {
              "IN_MUX_SEL": {
                "bit": 4,
                "description": "Channel for software mode",
                "width": 3
              },
              "EOC": {
                "bit": 3,
                "description": "ADC1 End of Conversion (software mode)"
              },
              "SOC": {
                "bit": 2,
                "description": "ADC1 Start of Conversion (software mode)"
              },
              "PD_N": {
                "bit": 0,
                "description": "ADC1 Power Down Signal"
              }
            },
            "DWSEL": {
              "ch7": {
                "bit": 7,
                "description": "Data Width channel 7"
              },
              "ch6": {
                "bit": 6,
                "description": "Data Width channel 6"
              },
              "ch5": {
                "bit": 5,
                "description": "Data Width channel 5"
              },
              "ch4": {
                "bit": 4,
                "description": "Data Width channel 4"
              },
              "ch3": {
                "bit": 3,
                "description": "Data Width channel 3"
              },
              "ch2": {
                "bit": 2,
                "description": "Data Width channel 2"
              },
              "ch1": {
                "bit": 1,
                "description": "Data Width channel 1"
              },
              "ch0": {
                "bit": 0,
                "description": "Data Width channel 0"
              }
            },
            "GLOBCTR": {
              "ANON": {
                "bit": 8,
                "description": "Analog Part Switched On",
                "width": 2
              },
              "DIVA": {
                "bit": 0,
                "description": "Divide Factor for the Analog internal clock: 0x00=Fadci = Fadc, 0x01=Fadci = Fadc/2, 0x02=Fadci = Fadc/3, 0x02=..., 0x3F=Fadci = Fadc/64,",
                "width": 6
              }
            },
            "GLOBSTR": {
              "ANON_ST": {
                "bit": 8,
                "description": "Analog Part Switched On",
                "width": 2
              },
              "CHNR": {
                "bit": 3,
                "description": "Channel Number",
                "width": 3
              },
              "SAMPLE": {
                "bit": 1,
                "description": "Sample Phase Indication"
              },
              "BUSY": {
                "bit": 0,
                "description": "Analog Part Busy"
              }
            },
            "ICLR": {
              "ESM_ICLR": {
                "bit": 9,
                "description": "Exceptional Sequence Measurement (ESM) Status Clear"
              },
              "EIM_ICLR": {
                "bit": 8,
                "description": "Exceptional Interrupt Measurement (EIM) Status Clear"
              },
              "CH7_ICLR": {
                "bit": 7,
                "description": "ADC1 Channel 7 Interrupt Status Clear"
              },
              "CH6_ICLR": {
                "bit": 6,
                "description": "ADC1 Channel 6 Interrupt Status Clear"
              },
              "CH5_ICLR": {
                "bit": 5,
                "description": "ADC1 Channel 5 Interrupt Status Clear"
              },
              "CH4_ICLR": {
                "bit": 4,
                "description": "ADC1 Channel 4 Interrupt Status Clear"
              },
              "CH3_ICLR": {
                "bit": 3,
                "description": "ADC1 Channel 3 Interrupt Status Clear"
              },
              "CH2_ICLR": {
                "bit": 2,
                "description": "ADC1 Channel 2 Interrupt Status Clear"
              },
              "CH1_ICLR": {
                "bit": 1,
                "description": "ADC1 Channel 1 Interrupt Status Clear"
              },
              "CH0_ICLR": {
                "bit": 0,
                "description": "ADC1 Channel 0 Interrupt Status Clear"
              }
            },
            "IE": {
              "ESM_IE": {
                "bit": 9,
                "description": "Exceptional Sequence Measurement (ESM) Interrupt Enable"
              },
              "EIM_IE": {
                "bit": 8,
                "description": "Exceptional Interrupt Measurement (EIM) Interrupt Enable"
              },
              "CH7_IE": {
                "bit": 7,
                "description": "ADC1 Channel 7 Interrupt Enable"
              },
              "CH6_IE": {
                "bit": 6,
                "description": "ADC1 Channel 6 Interrupt Enable"
              },
              "CH5_IE": {
                "bit": 5,
                "description": "ADC1 Channel 5 Interrupt Enable"
              },
              "CH4_IE": {
                "bit": 4,
                "description": "ADC1 Channel 4 Interrupt Enable"
              },
              "CH3_IE": {
                "bit": 3,
                "description": "ADC1 Channel 3 Interrupt Enable"
              },
              "CH2_IE": {
                "bit": 2,
                "description": "ADC1 Channel 2 Interrupt Enable"
              },
              "CH1_IE": {
                "bit": 1,
                "description": "ADC1 Channel 1 Interrupt Enable"
              },
              "CH0_IE": {
                "bit": 0,
                "description": "ADC1 Channel 0 Interrupt Enable"
              }
            },
            "IS": {
              "ESM_STS": {
                "bit": 9,
                "description": "Exceptional Sequence Measurement (ESM) Status"
              },
              "EIM_STS": {
                "bit": 8,
                "description": "Exceptional Interrupt Measurement (EIM) Status"
              },
              "CH7_STS": {
                "bit": 7,
                "description": "ADC1 Channel 7 Interrupt Status"
              },
              "CH6_STS": {
                "bit": 6,
                "description": "ADC1 Channel 6 Interrupt Status"
              },
              "CH5_STS": {
                "bit": 5,
                "description": "ADC1 Channel 5 Interrupt Status"
              },
              "CH4_STS": {
                "bit": 4,
                "description": "ADC1 Channel 4 Interrupt Status"
              },
              "CH3_STS": {
                "bit": 3,
                "description": "ADC1 Channel 3 Interrupt Status"
              },
              "CH2_STS": {
                "bit": 2,
                "description": "ADC1 Channel 2 Interrupt Status"
              },
              "CH1_STS": {
                "bit": 1,
                "description": "ADC1 Channel 1 Interrupt Status"
              },
              "CH0_STS": {
                "bit": 0,
                "description": "ADC1 Channel 0 Interrupt Status"
              }
            },
            "RES_OUT0": {
              "OF0": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF0": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR0": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH0": {
                "bit": 0,
                "description": "ADC1 output reset value channel 0",
                "width": 12
              }
            },
            "RES_OUT1": {
              "OF1": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF1": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR1": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH1": {
                "bit": 0,
                "description": "ADC1 output result value channel 1",
                "width": 12
              }
            },
            "RES_OUT2": {
              "OF2": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF2": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR2": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH2": {
                "bit": 0,
                "description": "ADC1 output result value channel 2",
                "width": 12
              }
            },
            "RES_OUT3": {
              "OF3": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF3": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR3": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH3": {
                "bit": 0,
                "description": "ADC1 output result value channel 3",
                "width": 12
              }
            },
            "RES_OUT4": {
              "OF4": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF4": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR4": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH4": {
                "bit": 0,
                "description": "ADC1 output result value channel 4",
                "width": 12
              }
            },
            "RES_OUT5": {
              "OF5": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF5": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR5": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH5": {
                "bit": 0,
                "description": "ADC1 output result value channel 5",
                "width": 12
              }
            },
            "RES_OUT6": {
              "OF6": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF6": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR6": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH6": {
                "bit": 0,
                "description": "ADC1 output result value channel 6",
                "width": 12
              }
            },
            "RES_OUT7": {
              "OF7": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF7": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR7": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH7": {
                "bit": 0,
                "description": "ADC1 output result value channel 7",
                "width": 12
              }
            },
            "RES_OUT_EIM": {
              "OF8": {
                "bit": 18,
                "description": "Overrun Flag"
              },
              "VF8": {
                "bit": 17,
                "description": "Valid Flag"
              },
              "WFR8": {
                "bit": 16,
                "description": "Wait for Read Mode"
              },
              "OUT_CH_EIM": {
                "bit": 0,
                "description": "ADC1 output result value EIM",
                "width": 12
              }
            },
            "SQ1_4": {
              "SQ4": {
                "bit": 24,
                "description": "Sequence 4 channel enable",
                "width": 8
              },
              "SQ3": {
                "bit": 16,
                "description": "Sequence 3 channel enable",
                "width": 8
              },
              "SQ2": {
                "bit": 8,
                "description": "Sequence 2 channel enable",
                "width": 8
              },
              "SQ1": {
                "bit": 0,
                "description": "Sequence 1 channel enable",
                "width": 8
              }
            },
            "SQ5_8": {
              "SQ8": {
                "bit": 24,
                "description": "Sequence 8 channel enable",
                "width": 8
              },
              "SQ7": {
                "bit": 16,
                "description": "Sequence 7 channel enable",
                "width": 8
              },
              "SQ6": {
                "bit": 8,
                "description": "Sequence 6 channel enable",
                "width": 8
              },
              "SQ5": {
                "bit": 0,
                "description": "Sequence 5 channel enable",
                "width": 8
              }
            },
            "SQ_FB": {
              "CHx": {
                "bit": 16,
                "description": "Current Channel",
                "width": 3
              },
              "SQx": {
                "bit": 11,
                "description": "Current Active Sequence in Sequencer Mode",
                "width": 3
              },
              "ESM_ACTIVE": {
                "bit": 10,
                "description": "ADC1 ESM active"
              },
              "EIM_ACTIVE": {
                "bit": 9,
                "description": "ADC1 EIM active"
              },
              "SQ_RUN": {
                "bit": 8,
                "description": "ADC1 Sequencer RUN"
              }
            },
            "STC_0_3": {
              "ch3": {
                "bit": 24,
                "description": "Sample Time Control for Channel 3",
                "width": 8
              },
              "ch2": {
                "bit": 16,
                "description": "Sample Time Control for Channel 2",
                "width": 8
              },
              "ch1": {
                "bit": 8,
                "description": "Sample Time Control for Channel 1",
                "width": 8
              },
              "ch0": {
                "bit": 0,
                "description": "Sample Time Control for Channel 0",
                "width": 8
              }
            },
            "STC_4_7": {
              "ch7": {
                "bit": 24,
                "description": "Sample Time Control for Channel 7",
                "width": 8
              },
              "ch6": {
                "bit": 16,
                "description": "Sample Time Control for Channel 6",
                "width": 8
              },
              "ch5": {
                "bit": 8,
                "description": "Sample Time Control for Channel 5",
                "width": 8
              },
              "ch4": {
                "bit": 0,
                "description": "Sample Time Control for Channel 4",
                "width": 8
              }
            }
          }
        },
        "BDRV": {
          "instances": [
            {
              "name": "BDRV",
              "base": "0x40034000",
              "irq": 14
            }
          ],
          "registers": {
            "CP_CLK_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Charge Pump Clock Control Register"
            },
            "CP_CTRL_STS": {
              "offset": "0x20",
              "size": 32,
              "description": "Charge Pump Control and Status Register"
            },
            "CTRL1": {
              "offset": "0x00",
              "size": 32,
              "description": "H-Bridge Driver Control 1"
            },
            "CTRL2": {
              "offset": "0x04",
              "size": 32,
              "description": "H-Bridge Driver Control 2"
            },
            "CTRL3": {
              "offset": "0x08",
              "size": 32,
              "description": "H-Bridge Driver Control 3"
            },
            "OFF_SEQ_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Turn on Slewrate Sequencer Control"
            },
            "ON_SEQ_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "Turn off Slewrate Sequencer Control"
            },
            "TRIM_DRVx": {
              "offset": "0x18",
              "size": 32,
              "description": "Trimming of Driver"
            }
          },
          "bits": {
            "CP_CLK_CTRL": {
              "CPCLK_EN": {
                "bit": 15,
                "description": "Charge Pump Clock Enable"
              },
              "F_CP": {
                "bit": 13,
                "description": "MSB of CP_CLK divider",
                "width": 2
              },
              "DITH_UPPER": {
                "bit": 8,
                "description": "CP_CLK upper frequency boundary during dithering",
                "width": 5
              },
              "DITH_LOWER": {
                "bit": 0,
                "description": "CP_CLK lower frequency boundary during dithering",
                "width": 5
              }
            },
            "CP_CTRL_STS": {
              "VTHVCP9V_TRIM": {
                "bit": 26,
                "description": "Charge Pump Output Voltage 9V Trimming",
                "width": 2
              },
              "VCP9V_SET": {
                "bit": 25,
                "description": "Charge Pump 9 V Output Voltage Set"
              },
              "CPLOPWRM_EN": {
                "bit": 24,
                "description": "Charge Pump Low Power Mode Enable"
              },
              "VSD_UPTH_STS": {
                "bit": 23,
                "description": "Driver Supply MU High Status"
              },
              "DRVx_VSDUP_DIS": {
                "bit": 22,
                "description": "Driver shutdown on VSD Upper Voltage"
              },
              "VSD_LOTH_STS": {
                "bit": 21,
                "description": "Driver Supply MU Low Status"
              },
              "DRVx_VSDLO_DIS": {
                "bit": 20,
                "description": "Driver shutdown on VSD Lower Voltage"
              },
              "VCP_UPTH_STS": {
                "bit": 19,
                "description": "Charge Pump MU High Status"
              },
              "DRVx_VCPUP_DIS": {
                "bit": 18,
                "description": "Driver shutdown on Charge Pump Upper Voltage"
              },
              "VCP_LOTH1_STS": {
                "bit": 17,
                "description": "Charge Pump MU Low Status"
              },
              "DRVx_VCPLO_DIS": {
                "bit": 16,
                "description": "Driver Shutdown on Charge Pump Low Voltage"
              },
              "VCP_LOWTH2": {
                "bit": 8,
                "description": "Charge Pump Output Voltage Lower Threshold Detection Level",
                "width": 3
              },
              "VCP_LOTH2_STS": {
                "bit": 5,
                "description": "Charge Pump Low Status"
              },
              "CP_RDY_EN": {
                "bit": 2,
                "description": "Bridge Driver on Charge Pump Ready Enable"
              },
              "CP_EN": {
                "bit": 0,
                "description": "Charge Pump Enable"
              }
            },
            "CTRL1": {
              "HS2_OC_DIS": {
                "bit": 31,
                "description": "High Side Driver Overcurrent Shutdown Disable"
              },
              "HS2_OC_STS": {
                "bit": 30,
                "description": "External High Side 2 FET Over-current Status"
              },
              "HS2_SUPERR_STS": {
                "bit": 29,
                "description": "High Side Driver 2 Supply Error Status"
              },
              "HS2_DS_STS": {
                "bit": 28,
                "description": "High Side Driver 2 Drain Source Monitoring Status in OFF-State"
              },
              "HS2_DCS_EN": {
                "bit": 27,
                "description": "High Side Driver 2 Diagnosis Current Source Enable"
              },
              "HS2_ON": {
                "bit": 26,
                "description": "High Side Driver 2 On"
              },
              "HS2_PWM": {
                "bit": 25,
                "description": "High Side Driver 2 PWM Enable"
              },
              "HS2_EN": {
                "bit": 24,
                "description": "High Side Driver 2 Enable"
              },
              "HS1_OC_DIS": {
                "bit": 23,
                "description": "High Side Driver Overcurrent Shutdown Disable"
              },
              "HS1_OC_STS": {
                "bit": 22,
                "description": "External High Side 1 FET Over-current Status"
              },
              "HS1_SUPERR_STS": {
                "bit": 21,
                "description": "High Side Driver 1 Supply Error Status"
              },
              "HS1_DS_STS": {
                "bit": 20,
                "description": "High Side Driver 1 Drain Source Monitoring Status in OFF-State"
              },
              "HS1_DCS_EN": {
                "bit": 19,
                "description": "High Side Driver 1 Diagnosis Current Source Enable"
              },
              "HS1_ON": {
                "bit": 18,
                "description": "High Side Driver 1 On"
              },
              "HS1_PWM": {
                "bit": 17,
                "description": "High Side Driver 1 PWM Enable"
              },
              "HS1_EN": {
                "bit": 16,
                "description": "High Side Driver 1 Enable"
              },
              "LS2_OC_DIS": {
                "bit": 15,
                "description": "Low Side Driver Overcurrent Shutdown Disable"
              },
              "LS2_OC_STS": {
                "bit": 14,
                "description": "External Low Side 2 FET Over-current Status"
              },
              "LS2_SUPERR_STS": {
                "bit": 13,
                "description": "Low Side Driver 2 Supply Error Status"
              },
              "LS2_DS_STS": {
                "bit": 12,
                "description": "Low Side Driver 2 Drain Source Monitoring Status in OFF-State"
              },
              "LS2_DCS_EN": {
                "bit": 11,
                "description": "Low Side Driver 2 Diagnosis Current Source Enable"
              },
              "LS2_ON": {
                "bit": 10,
                "description": "Low Side Driver 2 On"
              },
              "LS2_PWM": {
                "bit": 9,
                "description": "Low Side Driver 2 PWM Enable"
              },
              "LS2_EN": {
                "bit": 8,
                "description": "Low Side Driver 2 Enable"
              },
              "LS1_OC_DIS": {
                "bit": 7,
                "description": "Low Side Driver 1 Overcurrent Shutdown Disable"
              },
              "LS1_OC_STS": {
                "bit": 6,
                "description": "External Low Side 1 FET Over-current Status"
              },
              "LS1_SUPERR_STS": {
                "bit": 5,
                "description": "Low Side Driver 1 Supply Error Status"
              },
              "LS1_DS_STS": {
                "bit": 4,
                "description": "Low Side Driver 1 Drain Source Monitoring Status in OFF-State"
              },
              "LS1_DCS_EN": {
                "bit": 3,
                "description": "Low Side Driver 1 Diagnosis Current Source Enable"
              },
              "LS1_ON": {
                "bit": 2,
                "description": "Low Side Driver 1 On"
              },
              "LS1_PWM": {
                "bit": 1,
                "description": "Low Side Driver 1 PWM Enable"
              },
              "LS1_EN": {
                "bit": 0,
                "description": "Low Side Driver 1 Enable"
              }
            },
            "CTRL2": {
              "DLY_DIAG_DIRSEL": {
                "bit": 31,
                "description": "Ext. power diag timer on / off select"
              },
              "DLY_DIAG_CHSEL": {
                "bit": 28,
                "description": "Ext. power on/off timer channel select",
                "width": 3
              },
              "DLY_DIAG_STS": {
                "bit": 27,
                "description": "Ext. power diag timer valid flag"
              },
              "DLY_DIAG_SCLR": {
                "bit": 26,
                "description": "Ext. power diag timer valid flag clear"
              },
              "DLY_DIAG_TIM": {
                "bit": 16,
                "description": "Ext. power on/off diag timer result register",
                "width": 10
              }
            },
            "CTRL3": {
              "DRV_CCP_DIS": {
                "bit": 26,
                "description": "Dynamic cross conduction protection Disable"
              },
              "DRV_CCP_TIMSEL": {
                "bit": 24,
                "description": "minimum cross conduction protection time setting",
                "width": 2
              },
              "DSMONVTH": {
                "bit": 16,
                "description": "Voltage Threshold for Drain-Source Monitoring of external FETs",
                "width": 3
              },
              "OFF_SEQ_EN": {
                "bit": 15,
                "description": "Turn Off Slewrate Sequencer enable"
              },
              "IDISCHARGEDIV2_N": {
                "bit": 14,
                "description": "IDISCHARGE Current divide by 2 not"
              },
              "IDISCHARGE_TRIM": {
                "bit": 8,
                "description": "Trimming of the internal driver dis-charge current",
                "width": 5
              },
              "ON_SEQ_EN": {
                "bit": 7,
                "description": "Turn On SlewrateSequencer enable"
              },
              "ICHARGEDIV2_N": {
                "bit": 6,
                "description": "ICHARGE Current divide by 2 not"
              },
              "ICHARGE_TRIM": {
                "bit": 0,
                "description": "Trimming of the internal driver charge current",
                "width": 5
              }
            },
            "OFF_SEQ_CTRL": {
              "DRV_OFF_I_1": {
                "bit": 27,
                "description": "Slew rate sequencer off phase 1 current",
                "width": 5
              },
              "DRV_OFF_t_1": {
                "bit": 24,
                "description": "Slew rate sequencer off phase 1 time",
                "width": 3
              },
              "DRV_OFF_I_2": {
                "bit": 19,
                "description": "Slew rate sequencer off phase 2 current",
                "width": 5
              },
              "DRV_OFF_t_2": {
                "bit": 16,
                "description": "Slew rate sequencer off phase 2 time",
                "width": 3
              },
              "DRV_OFF_I_3": {
                "bit": 11,
                "description": "Slew rate sequencer off phase 3 current",
                "width": 5
              },
              "DRV_OFF_t_3": {
                "bit": 8,
                "description": "Slew rate sequencer off phase 3 time",
                "width": 3
              },
              "DRV_OFF_I_4": {
                "bit": 3,
                "description": "Slew rate sequencer off phase 4 current",
                "width": 5
              },
              "DRV_OFF_t_4": {
                "bit": 0,
                "description": "Slew rate sequencer off phase 4 time",
                "width": 3
              }
            },
            "ON_SEQ_CTRL": {
              "DRV_ON_I_1": {
                "bit": 27,
                "description": "Slew rate sequencer on phase 1 current",
                "width": 5
              },
              "DRV_ON_t_1": {
                "bit": 24,
                "description": "Slew rate sequencer on phase 1 time",
                "width": 3
              },
              "DRV_ON_I_2": {
                "bit": 19,
                "description": "Slew rate sequencer on phase 2 current",
                "width": 5
              },
              "DRV_ON_t_2": {
                "bit": 16,
                "description": "Slew rate sequencer on phase 2 time",
                "width": 3
              },
              "DRV_ON_I_3": {
                "bit": 11,
                "description": "Slew rate sequencer on phase 3 current",
                "width": 5
              },
              "DRV_ON_t_3": {
                "bit": 8,
                "description": "Slew rate sequencer on phase 3 time",
                "width": 3
              },
              "DRV_ON_I_4": {
                "bit": 3,
                "description": "Slew rate sequencer on phase 4 current",
                "width": 5
              },
              "DRV_ON_t_4": {
                "bit": 0,
                "description": "Slew rate sequencer on phase 4 time",
                "width": 3
              }
            },
            "TRIM_DRVx": {
              "CPLOW_TFILT_SEL": {
                "bit": 24,
                "description": "Filter Time for Charge Pump Voltage Low Diagnosis",
                "width": 2
              },
              "HS2DRV_OCSDN_DIS": {
                "bit": 22,
                "description": "High Side 2 Predriver in overcurrent situation disable"
              },
              "HS1DRV_OCSDN_DIS": {
                "bit": 21,
                "description": "High Side 1 Predriver in overcurrent situation disable"
              },
              "HS2DRV_FDISCHG_DIS": {
                "bit": 19,
                "description": "High Side 2 Predriver in overcurrent situation disable"
              },
              "HS1DRV_FDISCHG_DIS": {
                "bit": 18,
                "description": "High Side 1 Predriver in overcurrent situation disable"
              },
              "HSDRV_DS_TFILT_SEL": {
                "bit": 16,
                "description": "Filter Time for Drain-Source Monitoring of High Side Drivers",
                "width": 2
              },
              "LS2DRV_OCSDN_DIS": {
                "bit": 14,
                "description": "Low Side 2 Predriver in overcurrent situation disable"
              },
              "LS1DRV_OCSDN_DIS": {
                "bit": 13,
                "description": "Low Side 1 Predriver in overcurrent situation disable"
              },
              "LS2DRV_FDISCHG_DIS": {
                "bit": 11,
                "description": "Low Side 2 Predriver in overcurrent situation disable"
              },
              "LS1DRV_FDISCHG_DIS": {
                "bit": 10,
                "description": "Low Side 1 Predriver in overcurrent situation disable"
              },
              "LSDRV_DS_TFILT_SEL": {
                "bit": 8,
                "description": "Filter Time for Drain-Source Monitoring of Low Side Drivers",
                "width": 2
              },
              "DRV_CCPTIMMUL": {
                "bit": 5,
                "description": "Multiplier bits for cross conduction time settings in register DRV_CCP_TIMSEL",
                "width": 2
              },
              "LS_HS_BT_TFILT_SEL": {
                "bit": 0,
                "description": "Blanking Time for Drain-Source Monitoring of Low / High Side Drivers",
                "width": 2
              }
            }
          }
        },
        "CCU6": {
          "instances": [
            {
              "name": "CCU6",
              "base": "0x4000C000",
              "irq": 4
            }
          ],
          "registers": {
            "CC60R": {
              "offset": "0x34",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC60"
            },
            "CC60SR": {
              "offset": "0x14",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC60"
            },
            "CC61R": {
              "offset": "0x38",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC61"
            },
            "CC61SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC61"
            },
            "CC62R": {
              "offset": "0x3C",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC62"
            },
            "CC62SR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC62"
            },
            "CC63R": {
              "offset": "0x00",
              "size": 32,
              "description": "Capture/Compare Register for Channel CC63"
            },
            "CC63SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Capture/Compare Shadow Register for Channel CC63"
            },
            "CMPMODIF": {
              "offset": "0x10",
              "size": 32,
              "description": "Compare State Modification Register"
            },
            "CMPSTAT": {
              "offset": "0x80",
              "size": 32,
              "description": "Compare State Register"
            },
            "IEN": {
              "offset": "0x44",
              "size": 32,
              "description": "Capture/Compare Interrupt Enable Register"
            },
            "INP": {
              "offset": "0x48",
              "size": 32,
              "description": "Capture/Compare Interrupt Node Pointer Register"
            },
            "IS": {
              "offset": "0x68",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Reset Register"
            },
            "ISS": {
              "offset": "0x4C",
              "size": 32,
              "description": "Capture/Compare Interrupt Status Set Register"
            },
            "MCMCTR": {
              "offset": "0x54",
              "size": 32,
              "description": "Multi-Channel Mode Control Register"
            },
            "MCMOUT": {
              "offset": "0x64",
              "size": 32,
              "description": "Multi-Channel Mode Output Register"
            },
            "MCMOUTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Multi-Channel Mode Output Shadow Register"
            },
            "MODCTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Modulation Control Register"
            },
            "PISEL0": {
              "offset": "0x6C",
              "size": 32,
              "description": "Port Input Select Register 0"
            },
            "PISEL2": {
              "offset": "0x74",
              "size": 32,
              "description": "Port Input Select Register 2"
            },
            "PSLR": {
              "offset": "0x50",
              "size": 32,
              "description": "Passive State Level Register"
            },
            "T12": {
              "offset": "0x78",
              "size": 32,
              "description": "Timer T12 Counter Register"
            },
            "T12DTC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timer T12 Dead-Time Control Register"
            },
            "T12MSEL": {
              "offset": "0x40",
              "size": 32,
              "description": "Capture/Compare T12 Mode Select Register"
            },
            "T12PR": {
              "offset": "0x24",
              "size": 32,
              "description": "Timer T12 Period Register"
            },
            "T13": {
              "offset": "0x7C",
              "size": 32,
              "description": "Timer T13 Counter Register"
            },
            "T13PR": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer T13 Period Register"
            },
            "TCTR0": {
              "offset": "0x30",
              "size": 32,
              "description": "Timer Control Register 0"
            },
            "TCTR2": {
              "offset": "0x58",
              "size": 32,
              "description": "Timer Control Register 2"
            },
            "TCTR4": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register 4"
            },
            "TRPCTR": {
              "offset": "0x60",
              "size": 32,
              "description": "Trap Control Register"
            }
          },
          "bits": {
            "CC60R": {
              "CCV": {
                "bit": 0,
                "description": "Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC60SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC61R": {
              "CCV": {
                "bit": 0,
                "description": "Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC61SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC62R": {
              "CCV": {
                "bit": 0,
                "description": "Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC62SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel x Capture/Compare Value",
                "width": 16
              }
            },
            "CC63R": {
              "CCV": {
                "bit": 0,
                "description": "Channel CC63 Compare Value",
                "width": 16
              }
            },
            "CC63SR": {
              "CCS": {
                "bit": 0,
                "description": "Shadow Register for Channel CC63 Compare Value",
                "width": 16
              }
            },
            "CMPMODIF": {
              "MCC60S": {
                "bit": 0,
                "description": "Capture/Compare Status Modification Bits (Set) (x = 0, 1, 2, 3)"
              },
              "MCC61S": {
                "bit": 1,
                "description": "Capture/Compare Status Modification Bits (Set) (x = 0, 1, 2, 3)"
              },
              "MCC62S": {
                "bit": 2,
                "description": "Capture/Compare Status Modification Bits (Set) (x = 0, 1, 2, 3)"
              },
              "MCC63S": {
                "bit": 6,
                "description": "Capture/Compare Status Modification Bits (Set) (x = 0, 1, 2, 3)"
              },
              "MCC60R": {
                "bit": 8,
                "description": "Capture/Compare Status Modification Bits (Reset) (x = 0, 1, 2, 3)"
              },
              "MCC61R": {
                "bit": 9,
                "description": "Capture/Compare Status Modification Bits (Reset) (x = 0, 1, 2, 3)"
              },
              "MCC62R": {
                "bit": 10,
                "description": "Capture/Compare Status Modification Bits (Reset) (x = 0, 1, 2, 3)"
              },
              "MCC63R": {
                "bit": 14,
                "description": "Capture/Compare Status Modification Bits (Reset) (x = 0, 1, 2, 3)"
              }
            },
            "CMPSTAT": {
              "CC60ST": {
                "bit": 0,
                "description": "Capture/Compare State Bits (x = 0, 1, 2, 3)"
              },
              "CC61ST": {
                "bit": 1,
                "description": "Capture/Compare State Bits (x = 0, 1, 2, 3)"
              },
              "CC62ST": {
                "bit": 2,
                "description": "Capture/Compare State Bits (x = 0, 1, 2, 3)"
              },
              "CC63ST": {
                "bit": 6,
                "description": "Capture/Compare State Bits (x = 0, 1, 2, 3)"
              },
              "CCPOS0": {
                "bit": 3,
                "description": "Sampled Hall Pattern Bits (x = 0, 1, 2)"
              },
              "CCPOS1": {
                "bit": 4,
                "description": "Sampled Hall Pattern Bits (x = 0, 1, 2)"
              },
              "CCPOS2": {
                "bit": 5,
                "description": "Sampled Hall Pattern Bits (x = 0, 1, 2)"
              },
              "CC60PS": {
                "bit": 8,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC61PS": {
                "bit": 10,
                "description": "Passive State Select for Compare Outputs"
              },
              "CC62PS": {
                "bit": 12,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT60PS": {
                "bit": 9,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT61PS": {
                "bit": 11,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT62PS": {
                "bit": 13,
                "description": "Passive State Select for Compare Outputs"
              },
              "COUT63PS": {
                "bit": 14,
                "description": "Passive State Select for Compare Outputs"
              },
              "T13IM": {
                "bit": 15,
                "description": "T13 Inverted Modulation"
              }
            },
            "IEN": {
              "ENCC60R": {
                "bit": 0,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 0"
              },
              "ENCC60F": {
                "bit": 1,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 0"
              },
              "ENCC61R": {
                "bit": 2,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 1"
              },
              "ENCC61F": {
                "bit": 3,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 1"
              },
              "ENCC62R": {
                "bit": 4,
                "description": "Capture, Compare-Match Rising Edge Interrupt Enable for Channel 2"
              },
              "ENCC62F": {
                "bit": 5,
                "description": "Capture, Compare-Match Falling Edge Interrupt Enable for Channel 2"
              },
              "ENT12OM": {
                "bit": 6,
                "description": "Enable Interrupt for T12 One-Match"
              },
              "ENT12PM": {
                "bit": 7,
                "description": "Enable Interrupt for T12 Period-Match"
              },
              "ENT13CM": {
                "bit": 8,
                "description": "Enable Interrupt for T13 Compare-Match"
              },
              "ENT13PM": {
                "bit": 9,
                "description": "Enable Interrupt for T13 Period-Match"
              },
              "ENTRPF": {
                "bit": 10,
                "description": "Enable Interrupt for Trap Flag"
              },
              "ENCHE": {
                "bit": 12,
                "description": "Enable Interrupt for Correct Hall Event"
              },
              "ENWHE": {
                "bit": 13,
                "description": "Enable Interrupt for Wrong Hall Event"
              },
              "ENIDLE": {
                "bit": 14,
                "description": "Enable Idle"
              },
              "ENSTR": {
                "bit": 15,
                "description": "Enable Multi-Channel Mode Shadow Transfer Interrupt"
              }
            },
            "INP": {
              "INPCC60": {
                "bit": 0,
                "description": "Interrupt Node Pointer for Channel 0 Interrupts",
                "width": 2
              },
              "INPCC61": {
                "bit": 2,
                "description": "Interrupt Node Pointer for Channel 1 Interrupts",
                "width": 2
              },
              "INPCC62": {
                "bit": 4,
                "description": "Interrupt Node Pointer for Channel 2 Interrupts",
                "width": 2
              },
              "INPCHE": {
                "bit": 6,
                "description": "Interrupt Node Pointer for the CHE Interrupt",
                "width": 2
              },
              "INPERR": {
                "bit": 8,
                "description": "Interrupt Node Pointer for Error Interrupts",
                "width": 2
              },
              "INPT12": {
                "bit": 10,
                "description": "Interrupt Node Pointer for Timer T12 Interrupts",
                "width": 2
              },
              "INPT13": {
                "bit": 12,
                "description": "Interrupt Node Pointer for Timer T13 Interrupts",
                "width": 2
              }
            },
            "IS": {
              "ICC60R": {
                "bit": 0,
                "description": "Capture, Compare-Match Rising Edge Flag (x = 0, 1, 2)"
              },
              "ICC61R": {
                "bit": 2,
                "description": "Capture, Compare-Match Rising Edge Flag (x = 0, 1, 2)"
              },
              "ICC62R": {
                "bit": 4,
                "description": "Capture, Compare-Match Rising Edge Flag (x = 0, 1, 2)"
              },
              "ICC60F": {
                "bit": 1,
                "description": "Capture, Compare-Match Falling Edge Flag (x = 0, 1, 2)"
              },
              "ICC61F": {
                "bit": 3,
                "description": "Capture, Compare-Match Falling Edge Flag (x = 0, 1, 2)"
              },
              "ICC62F": {
                "bit": 5,
                "description": "Capture, Compare-Match Falling Edge Flag (x = 0, 1, 2)"
              },
              "T12OM": {
                "bit": 6,
                "description": "Timer T12 One-Match Flag"
              },
              "T12PM": {
                "bit": 7,
                "description": "Timer T12 Period-Match Flag"
              },
              "T13CM": {
                "bit": 8,
                "description": "Timer T13 Compare-Match Flag"
              },
              "T13PM": {
                "bit": 9,
                "description": "Timer T13 Period-Match Flag"
              },
              "TRPF": {
                "bit": 10,
                "description": "Trap Flag"
              },
              "TRPS": {
                "bit": 11,
                "description": "Trap State"
              },
              "CHE": {
                "bit": 12,
                "description": "Correct Hall Event"
              },
              "WHE": {
                "bit": 13,
                "description": "Wrong Hall Event"
              },
              "IDLE": {
                "bit": 14,
                "description": "IDLE State"
              },
              "STR": {
                "bit": 15,
                "description": "Multi-Channel Mode Shadow Transfer Request"
              }
            },
            "ISR": {
              "RCC60R": {
                "bit": 0,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              },
              "RCC60F": {
                "bit": 1,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RCC61R": {
                "bit": 2,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              },
              "RCC61F": {
                "bit": 3,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RCC62R": {
                "bit": 4,
                "description": "Reset Capture, Compare-Match Rising Edge Flag"
              },
              "RCC62F": {
                "bit": 5,
                "description": "Reset Capture, Compare-Match Falling Edge Flag"
              },
              "RT12OM": {
                "bit": 6,
                "description": "Reset Timer T12 One-Match Flag"
              },
              "RT12PM": {
                "bit": 7,
                "description": "Reset Timer T12 Period-Match Flag"
              },
              "RT13CM": {
                "bit": 8,
                "description": "Reset Timer T13 Compare-Match Flag"
              },
              "RT13PM": {
                "bit": 9,
                "description": "Reset Timer T13 Period-Match Flag"
              },
              "RTRPF": {
                "bit": 10,
                "description": "Reset Trap Flag"
              },
              "RCHE": {
                "bit": 12,
                "description": "Reset Correct Hall Event Flag"
              },
              "RWHE": {
                "bit": 13,
                "description": "Reset Wrong Hall Event Flag"
              },
              "RIDLE": {
                "bit": 14,
                "description": "Reset IDLE Flag"
              },
              "RSTR": {
                "bit": 15,
                "description": "Reset STR Flag"
              }
            },
            "ISS": {
              "SCC60R": {
                "bit": 0,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              },
              "SCC60F": {
                "bit": 1,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "SCC61R": {
                "bit": 2,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              },
              "SCC61F": {
                "bit": 3,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "SCC62R": {
                "bit": 4,
                "description": "Set Capture, Compare-Match Rising Edge Flag"
              },
              "SCC62F": {
                "bit": 5,
                "description": "Set Capture, Compare-Match Falling Edge Flag"
              },
              "ST12OM": {
                "bit": 6,
                "description": "Set Timer T12 One-Match Flag"
              },
              "ST12PM": {
                "bit": 7,
                "description": "Set Timer T12 Period-Match Flag"
              },
              "ST13CM": {
                "bit": 8,
                "description": "Set Timer T13 Compare-Match Flag"
              },
              "ST13PM": {
                "bit": 9,
                "description": "Set Timer T13 Period-Match Flag"
              },
              "STRPF": {
                "bit": 10,
                "description": "Set Trap Flag"
              },
              "SWHC": {
                "bit": 11,
                "description": "Software Hall Compare"
              },
              "SCHE": {
                "bit": 12,
                "description": "Set Correct Hall Event Flag"
              },
              "SWHE": {
                "bit": 13,
                "description": "Set Wrong Hall Event Flag"
              },
              "SIDLE": {
                "bit": 14,
                "description": "Set IDLE Flag"
              },
              "SSTR": {
                "bit": 15,
                "description": "Set STR Flag"
              }
            },
            "MCMCTR": {
              "SWSEL": {
                "bit": 0,
                "description": "Switching Selection",
                "width": 3
              },
              "SWSYN": {
                "bit": 4,
                "description": "Switching Synchronization",
                "width": 2
              },
              "STE12U": {
                "bit": 8,
                "description": "Shadow Transfer Enable for T12 Upcounting"
              },
              "STE12D": {
                "bit": 9,
                "description": "Shadow Transfer Enable for T12 Downcounting"
              },
              "STE13U": {
                "bit": 10,
                "description": "Shadow Transfer Enable for T13 Upcounting"
              }
            },
            "MCMOUT": {
              "MCMP": {
                "bit": 0,
                "description": "Multi-Channel PWM Pattern",
                "width": 6
              },
              "R": {
                "bit": 6,
                "description": "Reminder Flag"
              },
              "EXPH": {
                "bit": 8,
                "description": "Expected Hall Pattern",
                "width": 3
              },
              "CURH": {
                "bit": 11,
                "description": "Current Hall Pattern",
                "width": 3
              }
            },
            "MCMOUTS": {
              "MCMPS": {
                "bit": 0,
                "description": "Multi-Channel PWM Pattern Shadow",
                "width": 6
              },
              "STRMCM": {
                "bit": 7,
                "description": "Shadow Transfer Request for MCMPS"
              },
              "EXPHS": {
                "bit": 8,
                "description": "Expected Hall Pattern Shadow",
                "width": 3
              },
              "CURHS": {
                "bit": 11,
                "description": "Current Hall Pattern Shadow",
                "width": 3
              },
              "STRHP": {
                "bit": 15,
                "description": "Shadow Transfer Request for the Hall Pattern"
              }
            },
            "MODCTR": {
              "T12MODEN": {
                "bit": 0,
                "description": "T12 Modulation Enable",
                "width": 6
              },
              "MCMEN": {
                "bit": 7,
                "description": "Multi-Channel Mode Enable"
              },
              "T13MODEN": {
                "bit": 8,
                "description": "T13 Modulation Enable",
                "width": 6
              },
              "ECT13O": {
                "bit": 15,
                "description": "Enable Compare Timer T13 Output"
              }
            },
            "PISEL0": {
              "ISCC60": {
                "bit": 0,
                "description": "Input Select for CC60",
                "width": 2
              },
              "ISCC61": {
                "bit": 2,
                "description": "Input Select for CC61",
                "width": 2
              },
              "ISCC62": {
                "bit": 4,
                "description": "Input Select for CC62",
                "width": 2
              },
              "ISTRP": {
                "bit": 6,
                "description": "Input Select for CTRAP",
                "width": 2
              },
              "ISPOS0": {
                "bit": 8,
                "description": "Input Select for CCPOS0",
                "width": 2
              },
              "ISPOS1": {
                "bit": 10,
                "description": "Input Select for CCPOS1",
                "width": 2
              },
              "ISPOS2": {
                "bit": 12,
                "description": "Input Select for CCPOS2",
                "width": 2
              },
              "IST12HR": {
                "bit": 14,
                "description": "Input Select for T12HR",
                "width": 2
              }
            },
            "PISEL2": {
              "IST13HR": {
                "bit": 0,
                "description": "Input Select for T13HR",
                "width": 2
              },
              "ISCNT12": {
                "bit": 2,
                "description": "Input Select for T12 Counting Input",
                "width": 2
              },
              "ISCNT13": {
                "bit": 4,
                "description": "Input Select for T13 Counting Input",
                "width": 2
              },
              "T12EXT": {
                "bit": 6,
                "description": "Extension for T12HR Inputs"
              },
              "T13EXT": {
                "bit": 7,
                "description": "Extension for T13HR Inputs"
              }
            },
            "PSLR": {
              "PSL": {
                "bit": 0,
                "description": "Compare Outputs Passive State Level",
                "width": 6
              },
              "PSL63": {
                "bit": 7,
                "description": "Passive State Level of Output COUT63"
              }
            },
            "T12": {
              "T12CV": {
                "bit": 0,
                "description": "Timer T12 Counter Value",
                "width": 16
              }
            },
            "T12DTC": {
              "DTM": {
                "bit": 0,
                "description": "Dead-Time",
                "width": 8
              },
              "DTE0": {
                "bit": 8,
                "description": "Dead-Time Enable Bits"
              },
              "DTE1": {
                "bit": 9,
                "description": "Dead-Time Enable Bits"
              },
              "DTE2": {
                "bit": 10,
                "description": "Dead-Time Enable Bits"
              },
              "DTR0": {
                "bit": 12,
                "description": "Dead-Time Run Indication Bits"
              },
              "DTR1": {
                "bit": 13,
                "description": "Dead-Time Run Indication Bits"
              },
              "DTR2": {
                "bit": 14,
                "description": "Dead-Time Run Indication Bits"
              }
            },
            "T12MSEL": {
              "MSEL60": {
                "bit": 0,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              },
              "MSEL61": {
                "bit": 4,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              },
              "MSEL62": {
                "bit": 8,
                "description": "Capture/Compare Mode Selection",
                "width": 4
              },
              "HSYNC": {
                "bit": 12,
                "description": "Hall Synchronization",
                "width": 3
              },
              "DBYP": {
                "bit": 15,
                "description": "Delay Bypass"
              }
            },
            "T12PR": {
              "T12PV": {
                "bit": 0,
                "description": "T12 Period Value",
                "width": 16
              }
            },
            "T13": {
              "T13CV": {
                "bit": 0,
                "description": "Timer T13 Counter Value",
                "width": 16
              }
            },
            "T13PR": {
              "T13PV": {
                "bit": 0,
                "description": "T13 Period Value",
                "width": 16
              }
            },
            "TCTR0": {
              "T12CLK": {
                "bit": 0,
                "description": "Timer T12 Input Clock Select",
                "width": 3
              },
              "T12PRE": {
                "bit": 3,
                "description": "Timer T12 Prescaler Bit"
              },
              "T12R": {
                "bit": 4,
                "description": "Timer T12 Run Bit"
              },
              "STE12": {
                "bit": 5,
                "description": "Timer T12 Shadow Transfer Enable"
              },
              "CDIR": {
                "bit": 6,
                "description": "Count Direction of Timer T12"
              },
              "CTM": {
                "bit": 7,
                "description": "T12 Operating Mode"
              },
              "T13CLK": {
                "bit": 8,
                "description": "Timer T13 Input Clock Select",
                "width": 3
              },
              "T13PRE": {
                "bit": 11,
                "description": "Timer T13 Prescaler Bit"
              },
              "T13R": {
                "bit": 12,
                "description": "Timer T13 Run Bit"
              },
              "STE13": {
                "bit": 13,
                "description": "Timer T13 Shadow Transfer Enable"
              }
            },
            "TCTR2": {
              "T12SSC": {
                "bit": 0,
                "description": "Timer T12 Single Shot Control"
              },
              "T13SSC": {
                "bit": 1,
                "description": "Timer T13 Single Shot Control"
              },
              "T13TEC": {
                "bit": 2,
                "description": "T13 Trigger Event Control",
                "width": 3
              },
              "T13TED": {
                "bit": 5,
                "description": "Timer T13 Trigger Event Direction",
                "width": 2
              },
              "T12RSEL": {
                "bit": 8,
                "description": "Timer T12 External Run Selection",
                "width": 2
              },
              "T13RSEL": {
                "bit": 10,
                "description": "Timer T13 External Run Selection",
                "width": 2
              }
            },
            "TCTR4": {
              "T12RR": {
                "bit": 0,
                "description": "Timer T12 Run Reset"
              },
              "T12RS": {
                "bit": 1,
                "description": "Timer T12 Run Set"
              },
              "T12RES": {
                "bit": 2,
                "description": "Timer T12 Reset"
              },
              "DTRES": {
                "bit": 3,
                "description": "Dead-Time Counter Reset"
              },
              "T12CNT": {
                "bit": 5,
                "description": "Timer T12 Count Event"
              },
              "T12STR": {
                "bit": 6,
                "description": "Timer T12 Shadow Transfer Request"
              },
              "T12STD": {
                "bit": 7,
                "description": "Timer T12 Shadow Transfer Disable"
              },
              "T13RR": {
                "bit": 8,
                "description": "Timer T13 Run Reset"
              },
              "T13RS": {
                "bit": 9,
                "description": "Timer T13 Run Set"
              },
              "T13RES": {
                "bit": 10,
                "description": "Timer T13 Reset"
              },
              "T13CNT": {
                "bit": 13,
                "description": "Timer T13 Count Event"
              },
              "T13STR": {
                "bit": 14,
                "description": "Timer T13 Shadow Transfer Request"
              },
              "T13STD": {
                "bit": 15,
                "description": "Timer T13 Shadow Transfer Disable"
              }
            },
            "TRPCTR": {
              "TRPM0": {
                "bit": 0,
                "description": "Trap Mode Control Bits 1, 0"
              },
              "TRPM1": {
                "bit": 1,
                "description": "Trap Mode Control Bits 1, 0"
              },
              "TRPM2": {
                "bit": 2,
                "description": "Trap Mode Control Bit 2"
              },
              "TRPEN": {
                "bit": 8,
                "description": "Trap Enable Control",
                "width": 6
              },
              "TRPEN13": {
                "bit": 14,
                "description": "Trap Enable Control for Timer T13"
              },
              "TRPPEN": {
                "bit": 15,
                "description": "Trap Pin Enable"
              }
            }
          }
        },
        "CPU": {
          "instances": [
            {
              "name": "CPU",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt/Reset Control Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "Bus Fault Status Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration Control Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPU ID Base Register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "Hard Fault Status Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control State Register"
            },
            "ICT": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Fault Status Register"
            },
            "NVIC_IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Active Bit Register Interrupt Active Flags"
            },
            "NVIC_ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable"
            },
            "NVIC_ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority"
            },
            "NVIC_ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable"
            },
            "NVIC_ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SYSTICK_CAL": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick Calibration Value"
            },
            "SYSTICK_CS": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status"
            },
            "SYSTICK_CUR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current Value"
            },
            "SYSTICK_RL": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload Value"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            }
          },
          "bits": {
            "AFSR": {
              "CP0": {
                "bit": 0,
                "description": "Access Privileges for Coprocessor 0 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP1": {
                "bit": 2,
                "description": "Access Privileges for Coprocessor 1 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP2": {
                "bit": 4,
                "description": "Access Privileges for Coprocessor 2 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP3": {
                "bit": 6,
                "description": "Access Privileges for Coprocessor 3 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP4": {
                "bit": 8,
                "description": "Access Privileges for Coprocessor 4 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP5": {
                "bit": 10,
                "description": "Access Privileges for Coprocessor 5 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP6": {
                "bit": 12,
                "description": "Access Privileges for Coprocessor 6 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP7": {
                "bit": 14,
                "description": "Access Privileges for Coprocessor 7 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP10": {
                "bit": 20,
                "description": "Access Privileges for Coprocessor 10 (n= 0-7, 10, 11)",
                "width": 2
              },
              "CP11": {
                "bit": 22,
                "description": "Access Privileges for Coprocessor 11 (n= 0-7, 10, 11)",
                "width": 2
              }
            },
            "AIRCR": {
              "VECTKEY": {
                "bit": 16,
                "description": "Vector Key",
                "width": 16
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Memory System Endianness"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Priority Grouping",
                "width": 3
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System Reset Request"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE for debug only"
              },
              "VECTRESET": {
                "bit": 0,
                "description": "VECTRESET for debug only"
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Data Address for a precise BusFault",
                "width": 32
              }
            },
            "CCR": {
              "STKALIGN": {
                "bit": 9,
                "description": "stack alignment"
              },
              "BFHFMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Indicates how the processor enters Thread mode"
              }
            },
            "CFSR": {
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by Zero"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access UsageFault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor UsageFault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load UsageFault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state UsageFault"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction UsageFault"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "BFAR Valid"
              },
              "STKERR": {
                "bit": 12,
                "description": "BusFault on stacking for exception entry"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "BusFault on unstacking for a return from exception"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "MemManage Fault Address Register (MMFAR) valid flag"
              },
              "MSTERR": {
                "bit": 4,
                "description": "MemManage fault on stacking for exception entry"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "MemManage fault on unstacking for a return from exception"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation flag"
              },
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation flag"
              }
            },
            "CPUID": {
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer Code",
                "width": 8
              },
              "VARIANT": {
                "bit": 20,
                "description": "Variant Number",
                "width": 4
              },
              "ARCHITECTURE": {
                "bit": 16,
                "description": "Architecture",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Part Number",
                "width": 12
              },
              "REVISION": {
                "bit": 0,
                "description": "Revision Number",
                "width": 4
              }
            },
            "DFSR": {
              "EXTERNAL": {
                "bit": 4,
                "description": "External"
              },
              "VCATCH": {
                "bit": 3,
                "description": "Vector Catch"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "DWTTRAP"
              },
              "BKPT": {
                "bit": 1,
                "description": "BKPT"
              },
              "HALTED": {
                "bit": 0,
                "description": "HALTED"
              }
            },
            "HFSR": {
              "DEBUGEVT": {
                "bit": 31,
                "description": "Debug Event"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced"
              },
              "VECTTBL": {
                "bit": 1,
                "description": "VECTTBL"
              }
            },
            "ICSR": {
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI PendSet"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending bit"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending bit"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "ISRPREEMPT"
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag. Excludes NMI and Faults"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending ISR number field",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "RETTOBASE"
              },
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active ISR number field",
                "width": 9
              }
            },
            "ICT": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Interrupt Lines",
                "width": 5
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Data Address for an MPU Fault",
                "width": 32
              }
            },
            "NVIC_IABR0": {
              "Int_BDRV": {
                "bit": 14,
                "description": "Interrupt Active for Bridge Driver"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Active for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Active for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Active for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Active for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Active for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Active for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Active for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Active for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Active for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Active for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Active for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Active for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Active for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Active for GPT1"
              }
            },
            "NVIC_ICER0": {
              "Int_BDRV": {
                "bit": 14,
                "description": "Interrupt Clear for Bridge Driver"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Clear for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Clear for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Clear for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Clear for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Clear for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Clear for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Clear for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Clear for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Clear for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Clear for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Clear for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Clear for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Clear for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Clear for GPT1"
              }
            },
            "NVIC_ICPR0": {
              "Int_BDRV": {
                "bit": 14,
                "description": "Interrupt Clear Pending for Bridge Driver"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Clear Pending for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Clear Pending for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Clear Pending for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Clear Pending for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Clear Pending for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Clear Pending for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Clear Pending for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Clear Pending for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Clear Pending for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Clear Pending for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Clear Pending for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Clear Pending for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Clear Pending for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Clear Pending for GPT1"
              }
            },
            "NVIC_IPR0": {
              "PRI_ADC1": {
                "bit": 24,
                "description": "Priority for ADC1",
                "width": 8
              },
              "PRI_ADC2": {
                "bit": 16,
                "description": "Priority for MU, ADC2",
                "width": 8
              },
              "PRI_GPT2": {
                "bit": 8,
                "description": "Priority for GPT2",
                "width": 8
              },
              "PRI_GPT1": {
                "bit": 0,
                "description": "Priority for GPT1",
                "width": 8
              }
            },
            "NVIC_IPR1": {
              "PRI_CCU6SR3": {
                "bit": 24,
                "description": "Priority for CCU6 SR3",
                "width": 8
              },
              "PRI_CCU6SR2": {
                "bit": 16,
                "description": "Priority for CCU6 SR2",
                "width": 8
              },
              "PRI_CCU6SR1": {
                "bit": 8,
                "description": "Priority for CCU6 SR1",
                "width": 8
              },
              "PRI_CCU6SR0": {
                "bit": 0,
                "description": "Priority for CCU6 SR0",
                "width": 8
              }
            },
            "NVIC_IPR2": {
              "PRI_UART2": {
                "bit": 24,
                "description": "Priority for UART2",
                "width": 8
              },
              "PRI_UART1": {
                "bit": 16,
                "description": "Priority for UART1",
                "width": 8
              },
              "PRI_SSC2": {
                "bit": 8,
                "description": "Priority for SSC2",
                "width": 8
              },
              "PRI_SSC1": {
                "bit": 0,
                "description": "Priority for SSC1",
                "width": 8
              }
            },
            "NVIC_IPR3": {
              "PRI_BDRV": {
                "bit": 16,
                "description": "Priority for Bridge Driver",
                "width": 8
              },
              "PRI_EXINT1": {
                "bit": 8,
                "description": "Priority for Ext. Int 1",
                "width": 8
              },
              "PRI_EXINT0": {
                "bit": 0,
                "description": "Priority for Ext. Int 0",
                "width": 8
              }
            },
            "NVIC_ISER0": {
              "Int_BDRV": {
                "bit": 14,
                "description": "Interrupt Set for Bridge Driver"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Set for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Set for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Set for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Set for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Set for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Set for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Set for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Set for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Set for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Set for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Set for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Set for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Set for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Set for GPT1"
              }
            },
            "NVIC_ISPR0": {
              "Int_BDRV": {
                "bit": 14,
                "description": "Interrupt Set Pending for Bridge Driver"
              },
              "Int_EXINT1": {
                "bit": 13,
                "description": "Interrupt Set Pending for External Int 1"
              },
              "Int_EXINT0": {
                "bit": 12,
                "description": "Interrupt Set Pending for External Int 0"
              },
              "Int_UART2": {
                "bit": 11,
                "description": "Interrupt Set Pending for UART2"
              },
              "Int_UART1": {
                "bit": 10,
                "description": "Interrupt Set Pending for UART1"
              },
              "Int_SSC2": {
                "bit": 9,
                "description": "Interrupt Set Pending for SSC2"
              },
              "Int_SSC1": {
                "bit": 8,
                "description": "Interrupt Set Pending for SSC1"
              },
              "Int_CCU6SR3": {
                "bit": 7,
                "description": "Interrupt Set Pending for CCU6 SR3"
              },
              "Int_CCU6SR2": {
                "bit": 6,
                "description": "Interrupt Set Pending for CCU6 SR2"
              },
              "Int_CCU6SR1": {
                "bit": 5,
                "description": "Interrupt Set Pending for CCU6 SR1"
              },
              "Int_CCU6SR0": {
                "bit": 4,
                "description": "Interrupt Set Pending for CCU6 SR0"
              },
              "Int_ADC1": {
                "bit": 3,
                "description": "Interrupt Set Pending for ADC1"
              },
              "Int_ADC2": {
                "bit": 2,
                "description": "Interrupt Set Pending for MU, ADC2"
              },
              "Int_GPT2": {
                "bit": 1,
                "description": "Interrupt Set Pending for GPT2"
              },
              "Int_GPT1": {
                "bit": 0,
                "description": "Interrupt Set Pending for GPT1"
              }
            },
            "SCR": {
              "SEVONPEND": {
                "bit": 4,
                "description": "SEVONPEND"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Sleep Deep"
              },
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep on Exit"
              }
            },
            "SHCSR": {
              "USGFAULTENA": {
                "bit": 18,
                "description": "USGFAULTENA"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "BUSFAULTENA"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MEMFAULTENA"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCALLPENDED"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BUSFAULTPENDED"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MEMFAULTPENDED"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "USGFAULTPENDED"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SYSTICKACT"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PENDSVACT"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "MONITORACT"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCALLACT"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "USGFAULTACT"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BUSFAULTACT"
              },
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MEMFAULTACT"
              }
            },
            "SHPR1": {
              "PRI_7": {
                "bit": 24,
                "description": "Reserved for Priority of System Handler 7",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of System Handler 6, UsageFault",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of System Handler 5, BusFault",
                "width": 8
              },
              "PRI_4": {
                "bit": 0,
                "description": "Priority of System Handler 4, MemManage",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of System Handler 11, SVCall",
                "width": 8
              },
              "PRI_10": {
                "bit": 16,
                "description": "Reserved for Priority of System Handler 10",
                "width": 8
              },
              "PRI_9": {
                "bit": 8,
                "description": "Reserved for Priority of System Handler 9",
                "width": 8
              },
              "PRI_8": {
                "bit": 0,
                "description": "Reserved for Priority of System Handler 8",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_15": {
                "bit": 24,
                "description": "Priority of System Handler 15, SysTick",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of System Handler 14, PendSV",
                "width": 8
              },
              "PRI_13": {
                "bit": 8,
                "description": "Reserved for Priority of System Handler 13",
                "width": 8
              },
              "PRI_12": {
                "bit": 0,
                "description": "Priority of System Handler 12, DebugMonitor",
                "width": 8
              }
            },
            "SYSTICK_CAL": {
              "NOREF": {
                "bit": 31,
                "description": "No Reference Clock"
              },
              "SKEW": {
                "bit": 30,
                "description": "Skew"
              },
              "TENMS": {
                "bit": 0,
                "description": "Tenms",
                "width": 24
              }
            },
            "SYSTICK_CS": {
              "COUNTFLAG": {
                "bit": 16,
                "description": "Count Flag"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "CLK Source"
              },
              "TICKINT": {
                "bit": 1,
                "description": "Enables SysTick exception request"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Enable"
              }
            },
            "SYSTICK_CUR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current",
                "width": 24
              }
            },
            "SYSTICK_RL": {
              "RELOAD": {
                "bit": 0,
                "description": "Reload",
                "width": 24
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector Table Offset",
                "width": 25
              }
            }
          }
        },
        "GPT12E": {
          "instances": [
            {
              "name": "GPT12E",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "CAPREL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Capture/Reload Register"
            },
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            },
            "PISEL": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Input Select Register"
            },
            "T2": {
              "offset": "0x20",
              "size": 32,
              "description": "Timer T2 Count Register"
            },
            "T2CON": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer T2 Control Register"
            },
            "T3": {
              "offset": "0x24",
              "size": 32,
              "description": "Timer T3 Count Register"
            },
            "T3CON": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer T3 Control Register"
            },
            "T4": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer T4 Count Register"
            },
            "T4CON": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer T4 Control Register"
            },
            "T5": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timer 5 Count Register"
            },
            "T5CON": {
              "offset": "0x14",
              "size": 32,
              "description": "Timer 5 Control Register"
            },
            "T6": {
              "offset": "0x30",
              "size": 32,
              "description": "Timer T6 Count Register"
            },
            "T6CON": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer T6 Control Register"
            }
          },
          "bits": {
            "CAPREL": {
              "CAPREL": {
                "bit": 0,
                "description": "Current reload value or Captured value",
                "width": 16
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Identification Number",
                "width": 8
              }
            },
            "PISEL": {
              "IST2IN": {
                "bit": 0,
                "description": "Input Select for T2IN"
              },
              "IST2EUD": {
                "bit": 1,
                "description": "Input Select for T2EUD"
              },
              "IST3IN": {
                "bit": 2,
                "description": "Input Select for T3IN",
                "width": 2
              },
              "IST3EUD": {
                "bit": 4,
                "description": "Input Select for T3EUD",
                "width": 2
              },
              "IST4IN": {
                "bit": 6,
                "description": "Input Select for T4IN",
                "width": 2
              },
              "IST4EUD": {
                "bit": 8,
                "description": "Input Select for T4EUD",
                "width": 2
              },
              "IST5IN": {
                "bit": 10,
                "description": "Input Select for T5IN"
              },
              "IST5EUD": {
                "bit": 11,
                "description": "Input Select for T5EUD"
              },
              "IST6IN": {
                "bit": 12,
                "description": "Input Select for T6IN"
              },
              "IST6EUD": {
                "bit": 13,
                "description": "Input Select for T6EUD"
              },
              "ISCAPIN": {
                "bit": 14,
                "description": "Input Select for CAPIN",
                "width": 2
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "Timer T2 Current Value",
                "width": 16
              }
            },
            "T2CON": {
              "T2I": {
                "bit": 0,
                "description": "Timer T2 Input Parameter Selection",
                "width": 3
              },
              "T2M": {
                "bit": 3,
                "description": "Timer T2 Mode Control (Basic Operating Mode)",
                "width": 3
              },
              "T2R": {
                "bit": 6,
                "description": "Timer T2 Run Bit"
              },
              "T2UD": {
                "bit": 7,
                "description": "Timer T2 Up/Down Control"
              },
              "T2UDE": {
                "bit": 8,
                "description": "Timer T2 External Up/Down Enable"
              },
              "T2RC": {
                "bit": 9,
                "description": "Timer T2 Remote Control"
              },
              "T2IRDIS": {
                "bit": 12,
                "description": "Timer T2 Interrupt Disable"
              },
              "T2EDGE": {
                "bit": 13,
                "description": "Timer T2 Edge Detection"
              },
              "T2CHDIR": {
                "bit": 14,
                "description": "Timer T2 Count Direction Change"
              },
              "T2RDIR": {
                "bit": 15,
                "description": "Timer T2 Rotation Direction"
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "Timer T3 Current Value",
                "width": 16
              }
            },
            "T3CON": {
              "T3I": {
                "bit": 0,
                "description": "Timer T3 Input Parameter Selection",
                "width": 3
              },
              "T3M": {
                "bit": 3,
                "description": "Timer T3 Mode Control",
                "width": 3
              },
              "T3R": {
                "bit": 6,
                "description": "Timer T3 Run Bit"
              },
              "T3UD": {
                "bit": 7,
                "description": "Timer T3 Up/Down Control"
              },
              "T3UDE": {
                "bit": 8,
                "description": "Timer T3 External Up/Down Enable"
              },
              "T3OE": {
                "bit": 9,
                "description": "Overflow/Underflow Output Enable"
              },
              "T3OTL": {
                "bit": 10,
                "description": "Timer T3 Overflow Toggle Latch"
              },
              "BPS1": {
                "bit": 11,
                "description": "GPT1 Block Prescaler Control",
                "width": 2
              },
              "T3EDGE": {
                "bit": 13,
                "description": "Timer T3 Edge Detection Flag"
              },
              "T3CHDIR": {
                "bit": 14,
                "description": "Timer T3 Count Direction Change Flag"
              },
              "T3RDIR": {
                "bit": 15,
                "description": "Timer T3 Rotation Direction Flag"
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "Timer T4 Current Value",
                "width": 16
              }
            },
            "T4CON": {
              "T4I": {
                "bit": 0,
                "description": "Timer T4 Input Parameter Selection",
                "width": 3
              },
              "T4M": {
                "bit": 3,
                "description": "Timer T4 Mode Control (Basic Operating Mode)",
                "width": 3
              },
              "T4R": {
                "bit": 6,
                "description": "Timer T4 Run Bit"
              },
              "T4UD": {
                "bit": 7,
                "description": "Timer T4 Up/Down Control"
              },
              "T4UDE": {
                "bit": 8,
                "description": "Timer T4 External Up/Down Enable"
              },
              "T4RC": {
                "bit": 9,
                "description": "Timer T4 Remote Control"
              },
              "CLRT2EN": {
                "bit": 10,
                "description": "Clear Timer T2 Enable"
              },
              "CLRT3EN": {
                "bit": 11,
                "description": "Clear Timer T3 Enable"
              },
              "T4IRDIS": {
                "bit": 12,
                "description": "Timer T4 Interrupt Disable"
              },
              "T4EDGE": {
                "bit": 13,
                "description": "Timer T4 Edge Detection"
              },
              "T4CHDIR": {
                "bit": 14,
                "description": "Timer T4 Count Direction Change"
              },
              "T4RDIR": {
                "bit": 15,
                "description": "Timer T4 Rotation Direction"
              }
            },
            "T5": {
              "T5": {
                "bit": 0,
                "description": "Timer T5 Current Value",
                "width": 16
              }
            },
            "T5CON": {
              "T5I": {
                "bit": 0,
                "description": "Timer T5 Input Parameter Selection",
                "width": 3
              },
              "T5M": {
                "bit": 3,
                "description": "Timer T5 Mode Control (Basic Operating Mode)",
                "width": 2
              },
              "T5R": {
                "bit": 6,
                "description": "Timer T5 Run Bit"
              },
              "T5UD": {
                "bit": 7,
                "description": "Timer T5 Up/Down Control"
              },
              "T5UDE": {
                "bit": 8,
                "description": "Timer T5 External Up/Down Enable"
              },
              "T5RC": {
                "bit": 9,
                "description": "Timer T5 Remote Control"
              },
              "CT3": {
                "bit": 10,
                "description": "Timer T3 Capture Trigger Enable"
              },
              "CI": {
                "bit": 12,
                "description": "Register CAPREL Capture Trigger Selection",
                "width": 2
              },
              "T5CLR": {
                "bit": 14,
                "description": "Timer T5 Clear Enable Bit"
              },
              "T5SC": {
                "bit": 15,
                "description": "Timer T5 Capture Mode Enable"
              }
            },
            "T6": {
              "T6": {
                "bit": 0,
                "description": "Timer T6 Current Value",
                "width": 16
              }
            },
            "T6CON": {
              "T6I": {
                "bit": 0,
                "description": "Timer T6 Input Parameter Selection",
                "width": 3
              },
              "T6M": {
                "bit": 3,
                "description": "Timer T6 Mode Control (Basic Operating Mode)",
                "width": 3
              },
              "T6R": {
                "bit": 6,
                "description": "Timer T6 Run Bit"
              },
              "T6UD": {
                "bit": 7,
                "description": "Timer T6 Up/Down Control"
              },
              "T6UDE": {
                "bit": 8,
                "description": "Timer T6 External Up/Down Enable"
              },
              "T6OE": {
                "bit": 9,
                "description": "Overflow/Underflow Output Enable"
              },
              "T6OTL": {
                "bit": 10,
                "description": "Timer T6 Overflow Toggle Latch"
              },
              "BPS2": {
                "bit": 11,
                "description": "GPT2 Block Prescaler Control",
                "width": 2
              },
              "T6CLR": {
                "bit": 14,
                "description": "Timer T6 Clear Enable Bit"
              },
              "T6SR": {
                "bit": 15,
                "description": "Timer T6 Reload Mode Enable"
              }
            }
          }
        },
        "LIN": {
          "instances": [
            {
              "name": "LIN",
              "base": "0x4801E000"
            }
          ],
          "registers": {
            "CTRL_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "LIN Transceiver Control and Status"
            }
          },
          "bits": {
            "CTRL_STS": {
              "M_SM_ERR_CLR": {
                "bit": 24,
                "description": "LIN Transceiver Mode or Slope Mode Error Clear"
              },
              "HV_MODE": {
                "bit": 21,
                "description": "LIN Transceiver High Voltage Input - Output Mode"
              },
              "MODE_FB": {
                "bit": 16,
                "description": "Feedback Signals for LIN Transmitter Mode Settings",
                "width": 3
              },
              "FB_SM3": {
                "bit": 15,
                "description": "Feedback Signal 3 for Slope Mode Setting"
              },
              "FB_SM2": {
                "bit": 14,
                "description": "Feedback Signal 2 for Slope Mode Setting"
              },
              "FB_SM1": {
                "bit": 13,
                "description": "Feedback Signal 1 for Slope Mode Setting"
              },
              "SM": {
                "bit": 11,
                "description": "LIN Transmitter Slope mode control",
                "width": 2
              },
              "RXD": {
                "bit": 10,
                "description": "Output Signal of Receiver"
              },
              "TXD": {
                "bit": 9,
                "description": "LIN Transmitter switch on (only used when LIN_HV_MODE is set)"
              },
              "TXD_TMOUT_STS": {
                "bit": 6,
                "description": "LIN TXD time-out status"
              },
              "OC_STS": {
                "bit": 5,
                "description": "LIN Receiver Overcurrent Status"
              },
              "OT_STS": {
                "bit": 4,
                "description": "LIN Receiver Overtemperature Status"
              },
              "M_SM_ERR": {
                "bit": 3,
                "description": "LIN Transceiver Mode or Slope Mode Error"
              },
              "MODE": {
                "bit": 1,
                "description": "LIN transceiver power mode control",
                "width": 2
              }
            }
          }
        },
        "MF": {
          "instances": [
            {
              "name": "MF",
              "base": "0x48018000"
            }
          ],
          "registers": {
            "P2_ADCSEL_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 2 ADC Selection Control Register"
            },
            "REF1_STS": {
              "offset": "0x14",
              "size": 32,
              "description": "Reference 1 Status Register"
            },
            "REF2_CTRL": {
              "offset": "0x18",
              "size": 32,
              "description": "Reference 2 Control Register"
            },
            "TEMPSENSE_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Temperature Sensor Control Register"
            },
            "VMON_SEN_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Supply Sense Control Register"
            }
          },
          "bits": {
            "P2_ADCSEL_CTRL": {
              "P2_7_ADC_SEL": {
                "bit": 5,
                "description": "Port 2.7 Input Selection"
              },
              "P2_5_ADC_SEL": {
                "bit": 4,
                "description": "Port 2.5 Input Selection"
              },
              "P2_4_ADC_SEL": {
                "bit": 3,
                "description": "Port 2.4 Input Selection"
              },
              "P2_3_ADC_SEL": {
                "bit": 2,
                "description": "Port 2.3 Input Selection"
              }
            },
            "REF1_STS": {
              "REFBG_UPTHWARN_STS": {
                "bit": 5,
                "description": "Status for Overvoltage Threshold Measurement of internal VAREF"
              },
              "REFBG_LOTHWARN_STS": {
                "bit": 4,
                "description": "Status for Undervoltage Threshold Measurement of internal VAREF"
              }
            },
            "REF2_CTRL": {
              "VREF5V_OV_STS": {
                "bit": 3,
                "description": "ADC1 Bit Reference Voltage Generation Overvoltage Bit"
              },
              "VREF5V_UV_STS": {
                "bit": 2,
                "description": "ADC1 Bit Reference Voltage Generation Undervoltage Bit"
              },
              "VREF5V_OVL_STS": {
                "bit": 1,
                "description": "ADC1 Bit Reference Voltage Generation Over Load Bit"
              },
              "VREF5V_PD_N": {
                "bit": 0,
                "description": "ADC1 Bit Reference Voltage Generation Power Down Bit"
              }
            },
            "TEMPSENSE_CTRL": {
              "SYS_OT_STS": {
                "bit": 7,
                "description": "System Overtemperature (MU) Status"
              },
              "SYS_OTWARN_STS": {
                "bit": 6,
                "description": "System Overtemperature Warning (MU) Status"
              },
              "PMU_OT_STS": {
                "bit": 5,
                "description": "PMU Regulator Overtemperature (MU) Status"
              },
              "PMU_OTWARN_STS": {
                "bit": 4,
                "description": "PMU Regulator Overtemperature Warning (MU) Status"
              }
            },
            "VMON_SEN_CTRL": {
              "VMON_SEN_SEL_INRANGE": {
                "bit": 5,
                "description": "Monitoring Input Attenuator Select Inputrange"
              },
              "VMON_SEN_HRESO_5V": {
                "bit": 4,
                "description": "Monitoring Input Attenuator High Impedance Output Control"
              },
              "VMON_SEN_PD_N": {
                "bit": 0,
                "description": "Monitoring Input Attenuator enable"
              }
            }
          }
        },
        "PMU": {
          "instances": [
            {
              "name": "PMU",
              "base": "0x50004000"
            }
          ],
          "registers": {
            "CNF_CYC_WAKE": {
              "offset": "0x2C",
              "size": 32,
              "description": "Dead Time in Cyclic Wake Register"
            },
            "CNF_PMU_SETTINGS": {
              "offset": "0x20",
              "size": 32,
              "description": "PMU Settings Register"
            },
            "CNF_RST_TFB": {
              "offset": "0x6C",
              "size": 32,
              "description": "Reset Blind Time Register"
            },
            "CNF_WAKE_FILTER": {
              "offset": "0xAC",
              "size": 32,
              "description": "PMU Wake-up Timing Register"
            },
            "GPUDATA00": {
              "offset": "0xC0",
              "size": 32,
              "description": "General Purpose User DATA0"
            },
            "GPUDATA01": {
              "offset": "0xC4",
              "size": 32,
              "description": "General Purpose User DATA1"
            },
            "GPUDATA02": {
              "offset": "0xC8",
              "size": 32,
              "description": "General Purpose User DATA2"
            },
            "GPUDATA03": {
              "offset": "0xCC",
              "size": 32,
              "description": "General Purpose User DATA3"
            },
            "GPUDATA04": {
              "offset": "0xD0",
              "size": 32,
              "description": "General Purpose User DATA4"
            },
            "GPUDATA05": {
              "offset": "0xD4",
              "size": 32,
              "description": "General Purpose User DATA5"
            },
            "GPUDATA06": {
              "offset": "0xD8",
              "size": 32,
              "description": "General Purpose User DATA6"
            },
            "GPUDATA07": {
              "offset": "0xDC",
              "size": 32,
              "description": "General Purpose User DATA7"
            },
            "GPUDATA08": {
              "offset": "0xE0",
              "size": 32,
              "description": "General Purpose User DATA8"
            },
            "GPUDATA09": {
              "offset": "0xE4",
              "size": 32,
              "description": "General Purpose User DATA9"
            },
            "GPUDATA10": {
              "offset": "0xE8",
              "size": 32,
              "description": "General Purpose User DATA10"
            },
            "GPUDATA11": {
              "offset": "0xEC",
              "size": 32,
              "description": "General Purpose User DATA11"
            },
            "LIN_WAKE_EN": {
              "offset": "0x50",
              "size": 32,
              "description": "LIN Wake Enable"
            },
            "MON_CNF": {
              "offset": "0x34",
              "size": 32,
              "description": "Settings Monitor 1"
            },
            "PMU_RESET_STS1": {
              "offset": "0x10",
              "size": 32,
              "description": "Reset Status Hard Register"
            },
            "PMU_RESET_STS2": {
              "offset": "0x14",
              "size": 32,
              "description": "Reset Status Soft Register"
            },
            "PMU_SUPPLY_STS": {
              "offset": "0x04",
              "size": 32,
              "description": "Voltage Reg Status Register"
            },
            "SYS_FAIL_STS": {
              "offset": "0x70",
              "size": 32,
              "description": "System Fail Status Register"
            },
            "SystemStartConfig": {
              "offset": "0x2D4",
              "size": 32,
              "description": "System Startup Config"
            },
            "VDDEXT_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "VDDEXT Control"
            },
            "WAKE_STATUS": {
              "offset": "0x00",
              "size": 32,
              "description": "Main wake status register"
            },
            "WAKE_STS_MON": {
              "offset": "0x84",
              "size": 32,
              "description": "Wake Source MON Input Register"
            }
          },
          "bits": {
            "CNF_CYC_WAKE": {
              "E01": {
                "bit": 4,
                "description": "Exponent",
                "width": 2
              },
              "M03": {
                "bit": 0,
                "description": "Mantissa",
                "width": 4
              }
            },
            "CNF_PMU_SETTINGS": {
              "EN_VDDEXT_OC_OFF_N": {
                "bit": 7,
                "description": "Disabling VDDEXT Shutdown in Overload Condition"
              },
              "CYC_WAKE_EN": {
                "bit": 2,
                "description": "Enabling Cyclic Wake"
              }
            },
            "CNF_RST_TFB": {
              "RST_TFB": {
                "bit": 0,
                "description": "Reset Pin Blind Time Selection Bits",
                "width": 2
              }
            },
            "CNF_WAKE_FILTER": {
              "CNF_MON_FT": {
                "bit": 1,
                "description": "Wake-up Filter time for Monitoring Inputs"
              },
              "CNF_LIN_FT": {
                "bit": 0,
                "description": "Wake-up Filter time for LIN WAKE"
              }
            },
            "GPUDATA00": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA01": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA02": {
              "DATA2": {
                "bit": 0,
                "description": "DATA2 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA03": {
              "DATA3": {
                "bit": 0,
                "description": "DATA3 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA04": {
              "DATA4": {
                "bit": 0,
                "description": "DATA4 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA05": {
              "DATA5": {
                "bit": 0,
                "description": "DATA5 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA06": {
              "DATA6": {
                "bit": 0,
                "description": "DATA6 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA07": {
              "DATA7": {
                "bit": 0,
                "description": "DATA7 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA08": {
              "DATA8": {
                "bit": 0,
                "description": "DATA8 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA09": {
              "DATA9": {
                "bit": 0,
                "description": "DATA9 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA10": {
              "DATA10": {
                "bit": 0,
                "description": "DATA10 Storage Byte",
                "width": 8
              }
            },
            "GPUDATA11": {
              "DATA11": {
                "bit": 0,
                "description": "DATA11 Storage Byte",
                "width": 8
              }
            },
            "LIN_WAKE_EN": {
              "LIN_EN": {
                "bit": 7,
                "description": "Lin Wake enable"
              }
            },
            "MON_CNF": {
              "STS": {
                "bit": 7,
                "description": "MON Status Input"
              },
              "PU": {
                "bit": 5,
                "description": "Pull-Up Current Source for MON Input Enable"
              },
              "PD": {
                "bit": 4,
                "description": "Pull-Down Current Source for MON Input Enable"
              },
              "RISE": {
                "bit": 2,
                "description": "MON Wake-up on Rising Edge Enable"
              },
              "FALL": {
                "bit": 1,
                "description": "MON Wake-up on Falling Edge Enable"
              },
              "EN": {
                "bit": 0,
                "description": "MON Enable"
              }
            },
            "PMU_RESET_STS1": {
              "PMU_1V5DidPOR": {
                "bit": 7,
                "description": "Power-On Reset Flag"
              },
              "PMU_PIN": {
                "bit": 6,
                "description": "PIN-Reset Flag"
              },
              "PMU_ExtWDT": {
                "bit": 5,
                "description": "External Watchdog (WDT1) Reset Flag"
              },
              "PMU_ClkWDT": {
                "bit": 4,
                "description": "Clock Watchdog (CLKWDT) Reset Flag"
              },
              "PMU_LPR": {
                "bit": 3,
                "description": "Low Priority Resets (see PMU_RESET_STS2)"
              },
              "PMU_SleepEX": {
                "bit": 2,
                "description": "Flag which indicates a reset caused by Sleep-Exit"
              },
              "SYS_FAIL": {
                "bit": 0,
                "description": "Flag which indicates a reset caused by a System Fail reported in the corresponding Fail Register"
              }
            },
            "PMU_RESET_STS2": {
              "LOCKUP": {
                "bit": 2,
                "description": "Lockup-Reset Flag"
              },
              "PMU_SOFT": {
                "bit": 1,
                "description": "Soft-Reset Flag"
              },
              "PMU_IntWDT": {
                "bit": 0,
                "description": "Internal Watchdog Reset Flag"
              }
            },
            "PMU_SUPPLY_STS": {
              "PMU_5V_FAIL_EN": {
                "bit": 6,
                "description": "Enabling of VDDP status information as interrupt source"
              },
              "PMU_5V_OVERLOAD": {
                "bit": 5,
                "description": "Overload at VDDP regulator"
              },
              "PMU_5V_OVERVOLT": {
                "bit": 4,
                "description": "Overvoltage at VDDP regulator"
              },
              "PMU_1V5_FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDC status information as interrupt source"
              },
              "PMU_1V5_OVERLOAD": {
                "bit": 1,
                "description": "Overload at VDDC regulator"
              },
              "PMU_1V5_OVERVOLT": {
                "bit": 0,
                "description": "Overvoltage at VDDC regulator"
              }
            },
            "SYS_FAIL_STS": {
              "WDT1_SEQ_FAIL": {
                "bit": 6,
                "description": "External Watchdog (WDT1) Sequential Fail"
              },
              "SYS_OT": {
                "bit": 5,
                "description": "System Overtemperature Indication Flag"
              },
              "PMU_5V_OVL": {
                "bit": 3,
                "description": "VDDP Overload Flag"
              },
              "PMU_1V5_OVL": {
                "bit": 2,
                "description": "VDDC Overload Flag"
              },
              "SUPP_TMOUT": {
                "bit": 1,
                "description": "Supply Time Out"
              },
              "SUPP_SHORT": {
                "bit": 0,
                "description": "Supply Short"
              }
            },
            "SystemStartConfig": {
              "MBIST_EN": {
                "bit": 0,
                "description": "System Startup Configuration Bit for RAM MBIST at Sleep Mode exit"
              }
            },
            "VDDEXT_CTRL": {
              "STABLE": {
                "bit": 7,
                "description": "VDDEXT Supply works inside its specified range 1"
              },
              "OK": {
                "bit": 6,
                "description": "VDDEXT Supply works inside its specified range 2"
              },
              "OVERLOAD": {
                "bit": 5,
                "description": "VDDEXT Supply Overload"
              },
              "OVERVOLT": {
                "bit": 4,
                "description": "VDDEXT Supply Overvoltage"
              },
              "SHORT": {
                "bit": 3,
                "description": "VDDEXT Supply Shorted Output"
              },
              "FAIL_EN": {
                "bit": 2,
                "description": "Enabling of VDDEXT Supply status information as interrupt source"
              },
              "ENABLE": {
                "bit": 0,
                "description": "VDDEXT Supply Enable"
              }
            },
            "WAKE_STATUS": {
              "CYC_WAKE": {
                "bit": 4,
                "description": "Wake-up caused by Cyclic Wake"
              },
              "MON_WAKE": {
                "bit": 1,
                "description": "Wake-up via MON"
              },
              "LIN_WAKE": {
                "bit": 0,
                "description": "Wake-up via LIN- Message"
              }
            },
            "WAKE_STS_MON": {
              "WAKE_STS": {
                "bit": 0,
                "description": "Status of MON"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT",
              "base": "0x48028000"
            }
          ],
          "registers": {
            "P0_ALTSEL0": {
              "offset": "0x30",
              "size": 32,
              "description": "Port 0 Alternate Select Register"
            },
            "P0_ALTSEL1": {
              "offset": "0x34",
              "size": 32,
              "description": "Port 0 Alternate Select Register"
            },
            "P0_DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 0 Data Register"
            },
            "P0_DIR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port 0 Direction Register"
            },
            "P0_OD": {
              "offset": "0x40",
              "size": 32,
              "description": "Port 0 Open Drain Control Register"
            },
            "P0_PUDEN": {
              "offset": "0x1C",
              "size": 32,
              "description": "Port 0 Pull-Up/Pull-Down Enable Register"
            },
            "P0_PUDSEL": {
              "offset": "0x18",
              "size": 32,
              "description": "Port 0 Pull-Up/Pull-Down Select Register"
            },
            "P1_ALTSEL0": {
              "offset": "0x38",
              "size": 32,
              "description": "Port 1 Alternate Select Register"
            },
            "P1_ALTSEL1": {
              "offset": "0x3C",
              "size": 32,
              "description": "Port 1 Alternate Select Register"
            },
            "P1_DATA": {
              "offset": "0x08",
              "size": 32,
              "description": "Port 1 Data Register"
            },
            "P1_DIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port 1 Direction Register"
            },
            "P1_OD": {
              "offset": "0x44",
              "size": 32,
              "description": "Port 1 Open Drain Control Register"
            },
            "P1_PUDEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 1 Pull-Up/Pull-Down Enable Register"
            },
            "P1_PUDSEL": {
              "offset": "0x20",
              "size": 32,
              "description": "Port 1 Pull-Up/Pull-Down Select Register"
            },
            "P2_DATA": {
              "offset": "0x10",
              "size": 32,
              "description": "Port 2 Data Register"
            },
            "P2_DIR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port 2 Direction Register"
            },
            "P2_PUDEN": {
              "offset": "0x2C",
              "size": 32,
              "description": "Port 2 Pull-Up/Pull-Down Enable Register"
            },
            "P2_PUDSEL": {
              "offset": "0x28",
              "size": 32,
              "description": "Port 2 Pull-Up/Pull-Down Select Register"
            }
          },
          "bits": {
            "P0_ALTSEL0": {
              "P0": {
                "bit": 0,
                "description": "Alternate Select Port 0 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Alternate Select Port 0 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Alternate Select Port 0 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Alternate Select Port 0 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Alternate Select Port 0 Bit 4"
              }
            },
            "P0_ALTSEL1": {
              "P0": {
                "bit": 0,
                "description": "Alternate Select Port 0 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Alternate Select Port 0 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Alternate Select Port 0 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Alternate Select Port 0 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Alternate Select Port 0 Bit 4"
              }
            },
            "P0_DATA": {
              "P0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Data Value"
              },
              "P1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Data Value"
              },
              "P2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Data Value"
              },
              "P3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Data Value"
              },
              "P4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Data Value"
              }
            },
            "P0_DIR": {
              "P0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Direction Control"
              },
              "P1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Direction Control"
              },
              "P2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Direction Control"
              },
              "P3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Direction Control"
              },
              "P4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Direction Control"
              }
            },
            "P0_OD": {
              "P0": {
                "bit": 0,
                "description": "Port 0 Pin 0 Open Drain Mode"
              },
              "P1": {
                "bit": 1,
                "description": "Port 0 Pin 1 Open Drain Mode"
              },
              "P2": {
                "bit": 2,
                "description": "Port 0 Pin 2 Open Drain Mode"
              },
              "P3": {
                "bit": 3,
                "description": "Port 0 Pin 3 Open Drain Mode"
              },
              "P4": {
                "bit": 4,
                "description": "Port 0 Pin 4 Open Drain Mode"
              }
            },
            "P0_PUDEN": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Enable at Port 0 Bit 4"
              }
            },
            "P0_PUDSEL": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Select Port 0 Bit 4"
              }
            },
            "P1_ALTSEL0": {
              "P0": {
                "bit": 0,
                "description": "Alternate Select Port 1 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Alternate Select Port 1 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Alternate Select Port 1 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Alternate Select Port 1 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Alternate Select Port 1 Bit 4"
              }
            },
            "P1_ALTSEL1": {
              "P0": {
                "bit": 0,
                "description": "Alternate Select Port 1 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Alternate Select Port 1 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Alternate Select Port 1 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Alternate Select Port 1 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Alternate Select Port 1 Bit 4"
              }
            },
            "P1_DATA": {
              "P0": {
                "bit": 0,
                "description": "Port 1 Pin 0 Data Value"
              },
              "P1": {
                "bit": 1,
                "description": "Port 1 Pin 1 Data Value"
              },
              "P2": {
                "bit": 2,
                "description": "Port 1 Pin 2 Data Value"
              },
              "P3": {
                "bit": 3,
                "description": "Port 1 Pin 3 Data Value"
              },
              "P4": {
                "bit": 4,
                "description": "Port 1 Pin 4 Data Value"
              }
            },
            "P1_DIR": {
              "P0": {
                "bit": 0,
                "description": "Port 1 Pin 0 Direction Control"
              },
              "P1": {
                "bit": 1,
                "description": "Port 1 Pin 1 Direction Control"
              },
              "P2": {
                "bit": 2,
                "description": "Port 1 Pin 2 Direction Control"
              },
              "P3": {
                "bit": 3,
                "description": "Port 1 Pin 3 Direction Control"
              },
              "P4": {
                "bit": 4,
                "description": "Port 1 Pin 4 Direction Control"
              }
            },
            "P1_OD": {
              "P0": {
                "bit": 1,
                "description": "P1.0 Open Drain Mode"
              },
              "P1": {
                "bit": 2,
                "description": "P1.1 Open Drain Mode"
              },
              "P3_P2": {
                "bit": 3,
                "description": "P1.3/P1.2 Open Drain Mode"
              },
              "P4": {
                "bit": 4,
                "description": "P1.4 Open Drain Mode"
              }
            },
            "P1_PUDEN": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Enable at Port 1 Bit 4"
              }
            },
            "P1_PUDSEL": {
              "P0": {
                "bit": 0,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 0"
              },
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 1"
              },
              "P2": {
                "bit": 2,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 2"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Select Port 1 Bit 4"
              }
            },
            "P2_DATA": {
              "P1": {
                "bit": 1,
                "description": "Port 2 Pin 1 Data Value"
              },
              "P3": {
                "bit": 3,
                "description": "Port 2 Pin 3 Data Value"
              },
              "P4": {
                "bit": 4,
                "description": "Port 2 Pin 4 Data Value"
              },
              "P5": {
                "bit": 5,
                "description": "Port 2 Pin 5 Data Value"
              },
              "P7": {
                "bit": 7,
                "description": "Port 2 Pin 7 Data Value"
              }
            },
            "P2_DIR": {
              "P1": {
                "bit": 1,
                "description": "Port 2 Pin 1 Driver Control"
              },
              "P3": {
                "bit": 3,
                "description": "Port 2 Pin 3 Driver Control"
              },
              "P4": {
                "bit": 4,
                "description": "Port 2 Pin 4 Driver Control"
              },
              "P5": {
                "bit": 5,
                "description": "Port 2 Pin 5 Driver Control"
              },
              "P7": {
                "bit": 7,
                "description": "Port 2 Pin 7 Driver Control"
              }
            },
            "P2_PUDEN": {
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 1"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 4"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 5"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Up/Pull-Down Enable at Port 2 Bit 7"
              }
            },
            "P2_PUDSEL": {
              "P1": {
                "bit": 1,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 1"
              },
              "P3": {
                "bit": 3,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 3"
              },
              "P4": {
                "bit": 4,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 4"
              },
              "P5": {
                "bit": 5,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 5"
              },
              "P7": {
                "bit": 7,
                "description": "Pull-Up/Pull-Down Select Port 2 Bit 7"
              }
            }
          }
        },
        "SCU": {
          "instances": [
            {
              "name": "SCU",
              "base": "0x50005000",
              "irq": 12
            }
          ],
          "registers": {
            "APCLK1": {
              "offset": "0x58",
              "size": 32,
              "description": "Analog Peripheral Clock Register 1, RESET_TYPE_4"
            },
            "APCLK2": {
              "offset": "0x5C",
              "size": 32,
              "description": "Analog Peripheral Clock Register 2, RESET_TYPE_4"
            },
            "APCLK_CTRL1": {
              "offset": "0x54",
              "size": 32,
              "description": "Analog Peripheral Clock Control 1 Register, RESET_TYPE_4"
            },
            "APCLK_CTRL2": {
              "offset": "0x6C",
              "size": 32,
              "description": "Analog Peripheral Clock Control 2 Register, RESET_TYPE_4"
            },
            "BCON1": {
              "offset": "0x88",
              "size": 32,
              "description": "Baud Rate Control Register 1, RESET_TYPE_3"
            },
            "BCON2": {
              "offset": "0x98",
              "size": 32,
              "description": "Baud Rate Control Register 2, RESET_TYPE_3"
            },
            "BGH1": {
              "offset": "0x90",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, High Byte, RESET_TYPE_3"
            },
            "BGH2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, High Byte, RESET_TYPE_3"
            },
            "BGL1": {
              "offset": "0x8C",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, Low Byte 1, RESET_TYPE_3"
            },
            "BGL2": {
              "offset": "0x9C",
              "size": 32,
              "description": "Baud Rate Timer/Reload Register, Low Byte 2, RESET_TYPE_3"
            },
            "CMCON1": {
              "offset": "0x48",
              "size": 32,
              "description": "Clock Control Register 1, RESET_TYPE_4"
            },
            "CMCON2": {
              "offset": "0x4C",
              "size": 32,
              "description": "Clock Control Register 2, RESET_TYPE_4"
            },
            "COCON": {
              "offset": "0xB4",
              "size": 32,
              "description": "Clock Output Control Register, RESET_TYPE_4"
            },
            "EDCCON": {
              "offset": "0xD4",
              "size": 32,
              "description": "Error Detection and Correction Control Register, RESET_TYPE_3"
            },
            "EDCSCLR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Error Detection and Correction Status Clear Register, RESET_TYPE_3"
            },
            "EDCSTAT": {
              "offset": "0xD8",
              "size": 32,
              "description": "Error Detection and Correction Status Register, RESET_TYPE_4"
            },
            "EXICON0": {
              "offset": "0x28",
              "size": 32,
              "description": "External Interrupt Control Register 0, RESET_TYPE_3"
            },
            "GPT12ICLR": {
              "offset": "0x164",
              "size": 32,
              "description": "Timer and Counter Control/Status Clear Register, RESET_TYPE_3"
            },
            "GPT12IEN": {
              "offset": "0x15C",
              "size": 32,
              "description": "General Purpose Timer 12 Interrupt Enable Register , RESET_TYPE_3"
            },
            "GPT12IRC": {
              "offset": "0x160",
              "size": 32,
              "description": "Timer and Counter Control/Status Register, RESET_TYPE_3"
            },
            "GPT12PISEL": {
              "offset": "0xD0",
              "size": 32,
              "description": "GPT12 Peripheral Input Select Register, RESET_TYPE_3"
            },
            "ID": {
              "offset": "0xA8",
              "size": 32,
              "description": "Identity Register, RESET_TYPE_3"
            },
            "IEN0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt Enable Register 0, RESET_TYPE_4"
            },
            "IRCON0": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Request Register 0, RESET_TYPE_3"
            },
            "IRCON0CLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Request 0 Clear Register, RESET_TYPE_3"
            },
            "IRCON1": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Request Register 1, RESET_TYPE_3"
            },
            "IRCON1CLR": {
              "offset": "0x178",
              "size": 32,
              "description": "Interrupt Request 1 Clear Register, RESET_TYPE_3"
            },
            "IRCON2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Request Register 2, RESET_TYPE_3"
            },
            "IRCON2CLR": {
              "offset": "0x17C",
              "size": 32,
              "description": "Interrupt Request 2 Clear Register, RESET_TYPE_3"
            },
            "IRCON3": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Request Register 3, RESET_TYPE_3"
            },
            "IRCON3CLR": {
              "offset": "0x190",
              "size": 32,
              "description": "Interrupt Request 3 Clear Register, RESET_TYPE_3"
            },
            "IRCON4": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Request Register 4, RESET_TYPE_3"
            },
            "IRCON4CLR": {
              "offset": "0x194",
              "size": 32,
              "description": "Interrupt Request 4 Clear Register, RESET_TYPE_3"
            },
            "LINSCLR": {
              "offset": "0xA4",
              "size": 32,
              "description": "LIN Status Clear Register, RESET_TYPE_3"
            },
            "LINST": {
              "offset": "0x94",
              "size": 32,
              "description": "LIN Status Register, RESET_TYPE_3"
            },
            "MEM_ACC_STS": {
              "offset": "0xE4",
              "size": 32,
              "description": "Memory Access Status Register, RESET_TYPE_3"
            },
            "MEMSTAT": {
              "offset": "0xDC",
              "size": 32,
              "description": "Memory Status Register, RESET_TYPE_3"
            },
            "MODIEN1": {
              "offset": "0x30",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 1, RESET_TYPE_3"
            },
            "MODIEN2": {
              "offset": "0x34",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 2, RESET_TYPE_3"
            },
            "MODIEN3": {
              "offset": "0x38",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 3, RESET_TYPE_3"
            },
            "MODIEN4": {
              "offset": "0x3C",
              "size": 32,
              "description": "Peripheral Interrupt Enable Register 4, RESET_TYPE_3"
            },
            "MODPISEL": {
              "offset": "0xB8",
              "size": 32,
              "description": "Peripheral Input Select Register, RESET_TYPE_3"
            },
            "MODPISEL1": {
              "offset": "0xBC",
              "size": 32,
              "description": "Peripheral Input Select Register 1, RESET_TYPE_3"
            },
            "MODPISEL2": {
              "offset": "0xC0",
              "size": 32,
              "description": "Peripheral Input Select Register 2, RESET_TYPE_3"
            },
            "MODPISEL3": {
              "offset": "0xC4",
              "size": 32,
              "description": "Peripheral Input Select Register, RESET_TYPE_3"
            },
            "MODSUSP1": {
              "offset": "0xC8",
              "size": 32,
              "description": "Module Suspend Control Register 1, RESET_TYPE_3"
            },
            "MODSUSP2": {
              "offset": "0xCC",
              "size": 32,
              "description": "Module Suspend Control Register 2, RESET_TYPE_3"
            },
            "NMICLR": {
              "offset": "0x00",
              "size": 32,
              "description": "NMI Clear Register, RESET_TYPE_3"
            },
            "NMICON": {
              "offset": "0x24",
              "size": 32,
              "description": "NMI Control Register, RESET_TYPE_4"
            },
            "NMISR": {
              "offset": "0x18",
              "size": 32,
              "description": "NMI Status Register, RESET_TYPE_4"
            },
            "NVM_PROT_STS": {
              "offset": "0xE0",
              "size": 32,
              "description": "NVM Protection Status Register, RESET_TYPE_4"
            },
            "OSC_CON": {
              "offset": "0xB0",
              "size": 32,
              "description": "OSC Control Register, RESET_TYPE_4"
            },
            "P0_POCON0": {
              "offset": "0xE8",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "P0_POCON1": {
              "offset": "0xEC",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "P0_POCON2": {
              "offset": "0xF0",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "P1_POCON0": {
              "offset": "0xF8",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "P1_POCON1": {
              "offset": "0xFC",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "P1_POCON2": {
              "offset": "0x100",
              "size": 32,
              "description": "Port Output Control Register, RESET_TYPE_3"
            },
            "PASSWD": {
              "offset": "0xAC",
              "size": 32,
              "description": "Password Register, RESET_TYPE_3"
            },
            "PLL_CON": {
              "offset": "0x44",
              "size": 32,
              "description": "PLL Control Register, RESET_TYPE_4"
            },
            "PMCON0": {
              "offset": "0x40",
              "size": 32,
              "description": "Power Mode Control Register 0, RESET_TYPE_3"
            },
            "PMCON1": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Management Control Register 1, RESET_TYPE_3"
            },
            "PMCON2": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Management Control Register 2, RESET_TYPE_3"
            },
            "RSTCON": {
              "offset": "0x68",
              "size": 32,
              "description": "Reset Control Register, RESET_TYPE_3"
            },
            "SYS_STRTUP_STS": {
              "offset": "0x74",
              "size": 32,
              "description": "System Startup Status Register"
            },
            "SYSCON0": {
              "offset": "0x70",
              "size": 32,
              "description": "System Control Register 0, RESET_TYPE_4"
            },
            "TCCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "Temperature Compensation Control Register, RESET_TYPE_3"
            },
            "WDTCON": {
              "offset": "0x50",
              "size": 32,
              "description": "Watchdog Timer Control Register, RESET_TYPE_3"
            },
            "WDTH": {
              "offset": "0x84",
              "size": 32,
              "description": "Watchdog Timer, High Byte, RESET_TYPE_3"
            },
            "WDTL": {
              "offset": "0x80",
              "size": 32,
              "description": "Watchdog Timer, Low Byte, RESET_TYPE_3"
            },
            "WDTREL": {
              "offset": "0x78",
              "size": 32,
              "description": "Watchdog Timer Reload Register, RESET_TYPE_3"
            },
            "WDTWINB": {
              "offset": "0x7C",
              "size": 32,
              "description": "Watchdog Window-Boundary Count, RESET_TYPE_3"
            }
          },
          "bits": {
            "APCLK1": {
              "APCLK3SCLR": {
                "bit": 7,
                "description": "Analog Peripherals Clock Status Clear"
              },
              "APCLK3STS": {
                "bit": 6,
                "description": "Loss of Clock Status"
              },
              "APCLK1STS": {
                "bit": 4,
                "description": "Analog Peripherals Clock Status",
                "width": 2
              },
              "APCLK1SCLR": {
                "bit": 2,
                "description": "Analog Peripherals Clock Status Clear"
              },
              "APCLK1FAC": {
                "bit": 0,
                "description": "Analog Module Clock Factor",
                "width": 2
              }
            },
            "APCLK2": {
              "APCLK2SCLR": {
                "bit": 7,
                "description": "Analog Peripherals Clock Status Clear"
              },
              "APCLK2STS": {
                "bit": 5,
                "description": "Analog Peripherals Clock Status",
                "width": 2
              },
              "APCLK2FAC": {
                "bit": 0,
                "description": "Slow Down Clock Divider for TFILT_CLK Generation",
                "width": 5
              }
            },
            "APCLK_CTRL1": {
              "CPCLK_DIV": {
                "bit": 7,
                "description": "Charge Pump Clock Divider"
              },
              "CPCLK_SEL": {
                "bit": 6,
                "description": "Charge Pump Clock Selection"
              },
              "BGCLK_DIV": {
                "bit": 5,
                "description": "Bandgap Clock Divider"
              },
              "BGCLK_SEL": {
                "bit": 4,
                "description": "Bandgap Clock Selection"
              },
              "CLKWDT_IE": {
                "bit": 3,
                "description": "Clock Watchdog Interrupt Enable"
              },
              "T3CLK_SEL": {
                "bit": 2,
                "description": "Timer 3 Clock Selection"
              },
              "APCLK_SET": {
                "bit": 1,
                "description": "Set and Overtake Flag for Clock Settings"
              },
              "PLL_LOCK": {
                "bit": 0,
                "description": "PLL Lock Indicator"
              }
            },
            "APCLK_CTRL2": {
              "T3CLK_DIV": {
                "bit": 2,
                "description": "Timer 3 Clock Divider",
                "width": 2
              },
              "SDADCCLK_DIV": {
                "bit": 0,
                "description": "SD-ADC Clock Divider",
                "width": 2
              }
            },
            "BCON1": {
              "R": {
                "bit": 0,
                "description": "Baud Rate Generator Run Control Bit"
              },
              "BRPRE": {
                "bit": 1,
                "description": "Prescaler Bit",
                "width": 3
              }
            },
            "BCON2": {
              "R": {
                "bit": 0,
                "description": "Baud Rate Generator Run Control Bit"
              },
              "BRPRE": {
                "bit": 1,
                "description": "Prescaler Bit",
                "width": 3
              }
            },
            "BGH1": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Value",
                "width": 8
              }
            },
            "BGH2": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Value",
                "width": 8
              }
            },
            "BGL1": {
              "FD_SEL": {
                "bit": 0,
                "description": "Fractional Divider Selection",
                "width": 5
              },
              "BR_VALUE": {
                "bit": 5,
                "description": "Baud Rate Timer/Reload Value",
                "width": 3
              }
            },
            "BGL2": {
              "FD_SEL": {
                "bit": 0,
                "description": "Fractional Divider Selection",
                "width": 5
              },
              "BR_VALUE": {
                "bit": 5,
                "description": "Baud Rate Timer/Reload Value",
                "width": 3
              }
            },
            "CMCON1": {
              "VCOSEL": {
                "bit": 7,
                "description": "VCOSEL Setting"
              },
              "K1DIV": {
                "bit": 6,
                "description": "PLL K1-Divider"
              },
              "K2DIV": {
                "bit": 4,
                "description": "PLL K2-Divider",
                "width": 2
              },
              "CLKREL": {
                "bit": 0,
                "description": "Slow Down Clock Divider for fCCLK Generation",
                "width": 4
              }
            },
            "CMCON2": {
              "PBA0CLKREL": {
                "bit": 0,
                "description": "PBA0 Clock Divider"
              }
            },
            "COCON": {
              "EN": {
                "bit": 7,
                "description": "CLKOUT Enable"
              },
              "COUTS1": {
                "bit": 6,
                "description": "Clock Out Source Select Bit 1"
              },
              "TLEN": {
                "bit": 5,
                "description": "Toggle Latch Enable"
              },
              "COUTS0": {
                "bit": 4,
                "description": "Clock Out Source Select Bit 0"
              },
              "COREL": {
                "bit": 0,
                "description": "Clock Output Divider",
                "width": 4
              }
            },
            "EDCCON": {
              "NVMIE": {
                "bit": 2,
                "description": "NVM Double Bit ECC Error Interrupt Enable"
              },
              "RIE": {
                "bit": 0,
                "description": "RAM Double Bit ECC Error Interrupt Enable"
              }
            },
            "EDCSCLR": {
              "RSBEC": {
                "bit": 4,
                "description": "RAM Single Bit Error Clear"
              },
              "NVMDBEC": {
                "bit": 2,
                "description": "NVM Double Bit Error Clear"
              },
              "RDBEC": {
                "bit": 0,
                "description": "RAM Double Bit Error Clear"
              }
            },
            "EDCSTAT": {
              "RSBE": {
                "bit": 4,
                "description": "RAM Single Bit Error"
              },
              "NVMDBE": {
                "bit": 2,
                "description": "NVM Double Bit Error"
              },
              "RDBE": {
                "bit": 0,
                "description": "RAM Double Bit Error"
              }
            },
            "EXICON0": {
              "MON_Trig_Sel": {
                "bit": 6,
                "description": "MON Input Trigger Select",
                "width": 2
              },
              "EXINT2": {
                "bit": 4,
                "description": "External Interrupt 2 Trigger Select",
                "width": 2
              },
              "EXINT1": {
                "bit": 2,
                "description": "External Interrupt 1 Trigger Select",
                "width": 2
              },
              "EXINT0": {
                "bit": 0,
                "description": "External Interrupt 0 Trigger Select",
                "width": 2
              }
            },
            "GPT12ICLR": {
              "CRC": {
                "bit": 5,
                "description": "GPT Module 2 Capture Reload Interrupt Status Clear"
              },
              "T6C": {
                "bit": 4,
                "description": "GPT Module 2Timer6 Interrupt Status Clear"
              },
              "T5C": {
                "bit": 3,
                "description": "GPT Module 2 Timer5 Interrupt Status Clear"
              },
              "T4C": {
                "bit": 2,
                "description": "GPT Module 1 Timer4 Interrupt Status Clear"
              },
              "T3C": {
                "bit": 1,
                "description": "GPT Module 1 Timer3 Interrupt Status Clear"
              },
              "T2C": {
                "bit": 0,
                "description": "GPT Module 1 Timer 2 Interrupt Status Clear"
              }
            },
            "GPT12IEN": {
              "CRIE": {
                "bit": 5,
                "description": "General Purpose Timer 12 Capture and Reload Interrupt Enable"
              },
              "T6IE": {
                "bit": 4,
                "description": "General Purpose Timer 12 T6 Interrupt Enable"
              },
              "T5IE": {
                "bit": 3,
                "description": "General Purpose Timer 12 T5 Interrupt Enable"
              },
              "T4IE": {
                "bit": 2,
                "description": "General Purpose Timer 12 T4 Interrupt Enable"
              },
              "T3IE": {
                "bit": 1,
                "description": "General Purpose Timer 12 T3 Interrupt Enable"
              },
              "T2IE": {
                "bit": 0,
                "description": "General Purpose Timer 12 T2 Interrupt Enable"
              }
            },
            "GPT12IRC": {
              "CR": {
                "bit": 5,
                "description": "GPT Module 2 Capture Reload Interrupt Status"
              },
              "T6": {
                "bit": 4,
                "description": "GPT Module 2Timer6 Interrupt Status"
              },
              "T5": {
                "bit": 3,
                "description": "GPT Module 2 Timer5 Interrupt Status"
              },
              "T4": {
                "bit": 2,
                "description": "GPT Module 1 Timer4 Interrupt Status"
              },
              "T3": {
                "bit": 1,
                "description": "GPT Module 1 Timer3 Interrupt Status"
              },
              "T2": {
                "bit": 0,
                "description": "GPT Module 1 Timer 2 Interrupt Status"
              }
            },
            "GPT12PISEL": {
              "T3_GPT12_SEL": {
                "bit": 5,
                "description": "CCU6_INT_SEL."
              },
              "TRIG_CONF": {
                "bit": 4,
                "description": "CCU6 Trigger Configuration."
              },
              "GPT12": {
                "bit": 0,
                "description": "GPT12 TIN3B / TIN4D Input Select",
                "width": 4
              }
            },
            "ID": {
              "PRODID": {
                "bit": 3,
                "description": "Product ID",
                "width": 5
              },
              "VERID": {
                "bit": 0,
                "description": "Version ID",
                "width": 3
              }
            },
            "IEN0": {
              "EA": {
                "bit": 7,
                "description": "Global Interrupt Mask"
              }
            },
            "IRCON0": {
              "MONF": {
                "bit": 7,
                "description": "Interrupt Flag for External Interrupt MON on falling edge"
              },
              "MONR": {
                "bit": 6,
                "description": "Interrupt Flag for External Interrupt MON on rising edge"
              },
              "EXINT2F": {
                "bit": 5,
                "description": "Interrupt Flag for External Interrupt 2x on falling edge"
              },
              "EXINT2R": {
                "bit": 4,
                "description": "Interrupt Flag for External Interrupt 2x on rising edge"
              },
              "EXINT1F": {
                "bit": 3,
                "description": "Interrupt Flag for External Interrupt 1x on falling edge"
              },
              "EXINT1R": {
                "bit": 2,
                "description": "Interrupt Flag for External Interrupt 1x on rising edge"
              },
              "EXINT0F": {
                "bit": 1,
                "description": "Interrupt Flag for External Interrupt 0x on falling edge"
              },
              "EXINT0R": {
                "bit": 0,
                "description": "Interrupt Flag for External Interrupt 0x on rising edge"
              }
            },
            "IRCON0CLR": {
              "MONFC": {
                "bit": 7,
                "description": "Interrupt Flag for External Interrupt MON on falling edge clear"
              },
              "MONRC": {
                "bit": 6,
                "description": "Interrupt Flag for External Interrupt MON on rising edge clear"
              },
              "EXINT2FC": {
                "bit": 5,
                "description": "Interrupt Flag for External Interrupt 2x on falling edge clear"
              },
              "EXINT2RC": {
                "bit": 4,
                "description": "Interrupt Flag for External Interrupt 2x on rising edge clear"
              },
              "EXINT1FC": {
                "bit": 3,
                "description": "Interrupt Flag for External Interrupt 1x on falling edge clear"
              },
              "EXINT1RC": {
                "bit": 2,
                "description": "Interrupt Flag for External Interrupt 1x on rising edge clear"
              },
              "EXINT0FC": {
                "bit": 1,
                "description": "Interrupt Flag for External Interrupt 0x on falling edge clear"
              },
              "EXINT0RC": {
                "bit": 0,
                "description": "Interrupt Flag for External Interrupt 0x on rising edge clear"
              }
            },
            "IRCON1": {
              "RIR": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC1"
              },
              "TIR": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC1"
              },
              "EIR": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC1"
              }
            },
            "IRCON1CLR": {
              "RIRC": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC1 Clear"
              },
              "TIRC": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC1 Clear"
              },
              "EIRC": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC1 Clear"
              }
            },
            "IRCON2": {
              "RIR": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC2"
              },
              "TIR": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC2"
              },
              "EIR": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC2"
              }
            },
            "IRCON2CLR": {
              "RIRC": {
                "bit": 2,
                "description": "Receive Interrupt Flag for SSC2 Clear"
              },
              "TIRC": {
                "bit": 1,
                "description": "Transmit Interrupt Flag for SSC2 Clear"
              },
              "EIRC": {
                "bit": 0,
                "description": "Error Interrupt Flag for SSC2 Clear"
              }
            },
            "IRCON3": {
              "CCU6SR1": {
                "bit": 4,
                "description": "Interrupt Flag 1 for CCU6"
              },
              "CCU6SR0": {
                "bit": 0,
                "description": "Interrupt Flag 0 for CCU6"
              }
            },
            "IRCON3CLR": {
              "CCU6SR1C": {
                "bit": 4,
                "description": "Interrupt Flag 1 for CCU6 Clear"
              },
              "CCU6SR0C": {
                "bit": 0,
                "description": "Interrupt Flag 0 for CCU6 Clear"
              }
            },
            "IRCON4": {
              "CCU6SR3": {
                "bit": 4,
                "description": "Interrupt Flag 3 for CCU6"
              },
              "CCU6SR2": {
                "bit": 0,
                "description": "Interrupt Flag 2 for CCU6"
              }
            },
            "IRCON4CLR": {
              "CCU6SR3C": {
                "bit": 4,
                "description": "Interrupt Flag 3 for CCU6 Clear"
              },
              "CCU6SR2C": {
                "bit": 0,
                "description": "Interrupt Flag 2 for CCU6 Clear"
              }
            },
            "LINSCLR": {
              "BRKC": {
                "bit": 3,
                "description": "Break Field Flag Clear"
              },
              "EOFSYNC": {
                "bit": 4,
                "description": "End of SYN Byte Interrupt Flag Clear"
              },
              "ERRSYNC": {
                "bit": 5,
                "description": "SYN Byte Error Interrupt Flag"
              }
            },
            "LINST": {
              "BRDIS": {
                "bit": 0,
                "description": "Baud Rate Detection Disable"
              },
              "BGSEL": {
                "bit": 1,
                "description": "Baud Rate Select for Detection",
                "width": 2
              },
              "BRK": {
                "bit": 3,
                "description": "Break Field Flag"
              },
              "EOFSYN": {
                "bit": 4,
                "description": "End of SYN Byte Interrupt Flag"
              },
              "ERRSYN": {
                "bit": 5,
                "description": "SYN Byte Error Interrupt Flag"
              },
              "SYNEN": {
                "bit": 6,
                "description": "End of SYN Byte and SYN Byte Error Interrupts Enable"
              }
            },
            "MEM_ACC_STS": {
              "RAM_PROT_ERR": {
                "bit": 6,
                "description": "RAM Access Protection"
              },
              "ROM_ADDR_ERR": {
                "bit": 5,
                "description": "ROM Address Protection"
              },
              "ROM_PROT_ERR": {
                "bit": 4,
                "description": "ROM Access Protection"
              },
              "NVM_SFR_ADDR_ERR": {
                "bit": 3,
                "description": "NVM SFR Address Protection"
              },
              "NVM_SFR_PROT_ERR": {
                "bit": 2,
                "description": "NVM SFR Access Protection"
              },
              "NVM_ADDR_ERR": {
                "bit": 1,
                "description": "NVM Address Protection"
              },
              "NVM_PROT_ERR": {
                "bit": 0,
                "description": "NVM Access Protection"
              }
            },
            "MEMSTAT": {
              "SASTATUS": {
                "bit": 6,
                "description": "Service Algorithm Status",
                "width": 2
              },
              "SECTORINFO": {
                "bit": 0,
                "description": "Sector Information",
                "width": 6
              }
            },
            "MODIEN1": {
              "TIEN1": {
                "bit": 7,
                "description": "UART 1 Transmit Interrupt Enable"
              },
              "RIEN1": {
                "bit": 6,
                "description": "UART 1 Receive Interrupt Enable"
              },
              "RIREN1": {
                "bit": 2,
                "description": "SSC 1 Receive Interrupt Enable"
              },
              "TIREN1": {
                "bit": 1,
                "description": "SSC 1 Transmit Interrupt Enable"
              },
              "EIREN1": {
                "bit": 0,
                "description": "SSC 1 Error Interrupt Enable"
              }
            },
            "MODIEN2": {
              "TIEN2": {
                "bit": 7,
                "description": "UART 2 Transmit Interrupt Enable"
              },
              "RIEN2": {
                "bit": 6,
                "description": "UART 2 Receive Interrupt Enable"
              },
              "EXINT2_EN": {
                "bit": 5,
                "description": "External Interrupt 2 Enable"
              },
              "RIREN2": {
                "bit": 2,
                "description": "SSC 2 Receive Interrupt Enable"
              },
              "TIREN2": {
                "bit": 1,
                "description": "SSC 2 Transmit Interrupt Enable"
              },
              "EIREN2": {
                "bit": 0,
                "description": "SSC 2 Error Interrupt Enable"
              }
            },
            "MODIEN3": {
              "MONSTS": {
                "bit": 5,
                "description": "MON Input Status"
              },
              "MONIE": {
                "bit": 4,
                "description": "MON Interrupt Enable"
              },
              "IE0": {
                "bit": 0,
                "description": "External Interrupt Enable"
              }
            },
            "MODIEN4": {
              "IE1": {
                "bit": 0,
                "description": "External Interrupt Enable"
              }
            },
            "MODPISEL": {
              "U_TX_CONDIS": {
                "bit": 7,
                "description": "UART1 TxD Connection Disable"
              },
              "URIOS1": {
                "bit": 6,
                "description": "UART1 Input/Output Select"
              },
              "EXINT2IS": {
                "bit": 4,
                "description": "External Interrupt 2 Input Select",
                "width": 2
              },
              "EXINT1IS": {
                "bit": 2,
                "description": "External Interrupt 1 Input Select",
                "width": 2
              },
              "EXINT0IS": {
                "bit": 0,
                "description": "External Interrupt 0 Input Select",
                "width": 2
              }
            },
            "MODPISEL1": {
              "T21EXCON": {
                "bit": 7,
                "description": "Timer 21 External Input Control"
              },
              "T2EXCON": {
                "bit": 6,
                "description": "Timer 2 External Input Control"
              },
              "GPT12CAPINB": {
                "bit": 0,
                "description": "GPT12 CAPINB Input Control"
              }
            },
            "MODPISEL2": {
              "T21EXIS": {
                "bit": 6,
                "description": "Timer 21 External Input Select",
                "width": 2
              },
              "T2EXIS": {
                "bit": 4,
                "description": "Timer 2 External Input Select",
                "width": 2
              },
              "T21IS": {
                "bit": 2,
                "description": "Timer 21 Input Select",
                "width": 2
              },
              "T2IS": {
                "bit": 0,
                "description": "Timer 2 Input Select",
                "width": 2
              }
            },
            "MODPISEL3": {
              "URIOS2": {
                "bit": 6,
                "description": "UART2 Input/Output Select"
              }
            },
            "MODSUSP1": {
              "T21_SUSP": {
                "bit": 6,
                "description": "Timer21 Debug Suspend Bit"
              },
              "GPT12_SUSP": {
                "bit": 4,
                "description": "GPT12 Debug Suspend Bit"
              },
              "T2_SUSP": {
                "bit": 3,
                "description": "Timer2 Debug Suspend Bit"
              },
              "T13SUSP": {
                "bit": 2,
                "description": "Timer 13 Debug Suspend Bit"
              },
              "T12SUSP": {
                "bit": 1,
                "description": "Timer 12 Debug Suspend Bit"
              },
              "WDTSUSP": {
                "bit": 0,
                "description": "SCU Watchdog Timer Debug Suspend Bit"
              }
            },
            "MODSUSP2": {
              "ADC1_SUSP": {
                "bit": 2,
                "description": "ADC1 Unit Debug Suspend Bit"
              },
              "MU_SUSP": {
                "bit": 1,
                "description": "Measurement Unit Debug Suspend Bit"
              },
              "T3_SUSP": {
                "bit": 0,
                "description": "Measurement Unit Debug Suspend Bit"
              }
            },
            "NMICLR": {
              "NMISUPC": {
                "bit": 7,
                "description": "Supply Prewarning NMI Clear"
              },
              "NMIECCC": {
                "bit": 6,
                "description": "ECC Error NMI Clear"
              },
              "NMIMAPC": {
                "bit": 5,
                "description": "NVM Map Error NMI Clear"
              },
              "NMIOWDC": {
                "bit": 4,
                "description": "Oscillator Watchdog NMI Clear"
              },
              "NMIOTC": {
                "bit": 3,
                "description": "NMI OT Clear"
              },
              "NMINVMC": {
                "bit": 2,
                "description": "NVM Operation Complete NMI Clear"
              },
              "NMIPLLC": {
                "bit": 1,
                "description": "PLL Loss of Lock NMI Clear"
              },
              "NMIWDTC": {
                "bit": 0,
                "description": "Watchdog Timer NMI Clear"
              }
            },
            "NMICON": {
              "NMISUP": {
                "bit": 7,
                "description": "Supply Prewarning NMI Enable"
              },
              "NMIECC": {
                "bit": 6,
                "description": "ECC Error NMI Enable"
              },
              "NMIMAP": {
                "bit": 5,
                "description": "NVM Map Error NMI Enable"
              },
              "NMIOWD": {
                "bit": 4,
                "description": "Oscillator Watchdog NMI Enable"
              },
              "NMIOT": {
                "bit": 3,
                "description": "NMI OT Enable"
              },
              "NMINVM": {
                "bit": 2,
                "description": "NVM Operation Complete NMI Enable"
              },
              "NMIPLL": {
                "bit": 1,
                "description": "PLL Loss of Lock NMI Enable"
              },
              "NMIWDT": {
                "bit": 0,
                "description": "Watchdog Timer NMI Enable"
              }
            },
            "NMISR": {
              "FNMISUP": {
                "bit": 7,
                "description": "Supply Prewarning NMI Flag"
              },
              "FNMIECC": {
                "bit": 6,
                "description": "ECC Error NMI Flag"
              },
              "FNMIMAP": {
                "bit": 5,
                "description": "NVM Map Error NMI Flag"
              },
              "FNMIOWD": {
                "bit": 4,
                "description": "Oscillator Watchdog or MI_CLK Watchdog NMI Flag"
              },
              "FNMIOT": {
                "bit": 3,
                "description": "Over-temperature NMI Flag"
              },
              "FNMINVM": {
                "bit": 2,
                "description": "NVM Operation Complete NMI Flag"
              },
              "FNMIPLL": {
                "bit": 1,
                "description": "PLL NMI Flag"
              },
              "FNMIWDT": {
                "bit": 0,
                "description": "Watchdog Timer NMI Flag"
              }
            },
            "NVM_PROT_STS": {
              "NVMPROTSTSL_3": {
                "bit": 3,
                "description": "NVM Protection Status Register Low Flags"
              },
              "NVMPROTSTSL_2": {
                "bit": 2,
                "description": "NVM Protection Status Register Low Flags"
              },
              "NVMPROTSTSL_1": {
                "bit": 1,
                "description": "NVM Protection Status Register Low Flags"
              },
              "NVMPROTSTSL_0": {
                "bit": 0,
                "description": "NVM Protection Status Register Low Flags"
              }
            },
            "OSC_CON": {
              "OSCTRIM_8": {
                "bit": 7,
                "description": "OSC_PLL Trim Configuration Bit [8]"
              },
              "XPD": {
                "bit": 4,
                "description": "XTAL (OSC_HP) Power Down Control"
              },
              "OSC2L": {
                "bit": 3,
                "description": "OSC-Too-Low Condition Flag"
              },
              "OSCWDTRST": {
                "bit": 2,
                "description": "Oscillator Watchdog Reset"
              },
              "OSCSS": {
                "bit": 0,
                "description": "Oscillator Source Select",
                "width": 2
              }
            },
            "P0_POCON0": {
              "PDM1": {
                "bit": 4,
                "description": "P0.1 Port Driver Mode",
                "width": 3
              },
              "PDM0": {
                "bit": 0,
                "description": "P0.0 Port Driver Mode",
                "width": 3
              }
            },
            "P0_POCON1": {
              "PDM3": {
                "bit": 4,
                "description": "P0.3 Port Driver Mode",
                "width": 3
              },
              "PDM2": {
                "bit": 0,
                "description": "P0.2 Port Driver Mode",
                "width": 3
              }
            },
            "P0_POCON2": {
              "PDM4": {
                "bit": 0,
                "description": "P0.4 Port Driver Mode",
                "width": 3
              }
            },
            "P1_POCON0": {
              "PDM1": {
                "bit": 4,
                "description": "P1.1 Port Driver Mode",
                "width": 3
              },
              "PDM0": {
                "bit": 0,
                "description": "P1.0 Port Driver Mode",
                "width": 3
              }
            },
            "P1_POCON1": {
              "PDM3": {
                "bit": 4,
                "description": "P1.3 Port Driver Mode",
                "width": 3
              },
              "PDM2": {
                "bit": 0,
                "description": "P1.2 Port Driver Mode",
                "width": 3
              }
            },
            "P1_POCON2": {
              "PDM4": {
                "bit": 0,
                "description": "P1.4 Port Driver Mode",
                "width": 3
              }
            },
            "PASSWD": {
              "PASS": {
                "bit": 3,
                "description": "Password Bits",
                "width": 5
              },
              "PROTECT_S": {
                "bit": 2,
                "description": "Bit-Protection Signal Status Bit"
              },
              "MODE": {
                "bit": 0,
                "description": "Bit-Protection Scheme Control Bit",
                "width": 2
              }
            },
            "PLL_CON": {
              "NDIV": {
                "bit": 4,
                "description": "PLL N-Divider",
                "width": 4
              },
              "VCOBYP": {
                "bit": 3,
                "description": "PLL VCO Bypass Mode Select"
              },
              "OSCDISC": {
                "bit": 2,
                "description": "Oscillator Disconnect"
              },
              "RESLD": {
                "bit": 1,
                "description": "Restart Lock Detection"
              },
              "LOCK": {
                "bit": 0,
                "description": "PLL Lock Status Flag"
              }
            },
            "PMCON0": {
              "SD": {
                "bit": 3,
                "description": "Slow Down Mode Enable. Active High."
              },
              "SL": {
                "bit": 1,
                "description": "Sleep Mode Enable. Active High."
              },
              "XTAL_ON": {
                "bit": 0,
                "description": "OSC_HP Operation in Power Down Mode"
              }
            },
            "PMCON1": {
              "GPT12_DIS": {
                "bit": 4,
                "description": "General Purpose Timer 12 Disable Request. Active high."
              },
              "T2_DIS": {
                "bit": 3,
                "description": "T2 Disable Request. Active high."
              },
              "CCU6_DIS": {
                "bit": 2,
                "description": "CCU6 Disable Request. Active high."
              },
              "SSC1_DIS": {
                "bit": 1,
                "description": "SSC1 Disable Request. Active high."
              },
              "ADC1_DIS": {
                "bit": 0,
                "description": "ADC1 Disable Request. Active high."
              }
            },
            "PMCON2": {
              "T3_DIS": {
                "bit": 5,
                "description": "T3 Disable Request. Active high."
              },
              "T21_DIS": {
                "bit": 3,
                "description": "T21 Disable Request. Active high."
              },
              "SSC2_DIS": {
                "bit": 1,
                "description": "SSC2 Disable Request. Active high."
              }
            },
            "RSTCON": {
              "LOCKUP_EN": {
                "bit": 7,
                "description": "Lockup Reset Enable Flag"
              },
              "LOCKUP": {
                "bit": 0,
                "description": "Lockup Flag"
              }
            },
            "SYS_STRTUP_STS": {
              "PG100TP_CHKS_ERR": {
                "bit": 2,
                "description": "100 TP Page Checksum Error"
              },
              "MRAMINITSTS": {
                "bit": 1,
                "description": "Map RAM Initialization Status"
              },
              "INIT_FAIL": {
                "bit": 0,
                "description": "Initialization at startup failed"
              }
            },
            "SYSCON0": {
              "SYSCLKSEL": {
                "bit": 6,
                "description": "System Clock Select",
                "width": 2
              },
              "NVMCLKFAC": {
                "bit": 4,
                "description": "NVM Access Clock Factor",
                "width": 2
              }
            },
            "TCCR": {
              "TCC": {
                "bit": 0,
                "description": "Temperature Compensation Control",
                "width": 2
              }
            },
            "WDTCON": {
              "WINBEN": {
                "bit": 5,
                "description": "Watchdog Window-Boundary Enable"
              },
              "WDTPR": {
                "bit": 4,
                "description": "Watchdog Prewarning Mode Flag"
              },
              "WDTEN": {
                "bit": 2,
                "description": "WDT Enable"
              },
              "WDTRS": {
                "bit": 1,
                "description": "WDT Refresh Start"
              },
              "WDTIN": {
                "bit": 0,
                "description": "Watchdog Timer Input Frequency Selection"
              }
            },
            "WDTH": {
              "WDT": {
                "bit": 0,
                "description": "Watchdog Timer Current Value",
                "width": 8
              }
            },
            "WDTL": {
              "WDT": {
                "bit": 0,
                "description": "Watchdog Timer Current Value",
                "width": 8
              }
            },
            "WDTREL": {
              "WDTREL": {
                "bit": 0,
                "description": "Watchdog Timer Reload Value",
                "width": 8
              }
            },
            "WDTWINB": {
              "WDTWINB": {
                "bit": 0,
                "description": "Watchdog Window-Boundary Count Value",
                "width": 8
              }
            }
          }
        },
        "SCUPM": {
          "instances": [
            {
              "name": "SCUPM",
              "base": "0x50006000"
            }
          ],
          "registers": {
            "AMCLK_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Analog Module Clock Control"
            },
            "AMCLK_FREQ_STS": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog Module Clock Frequency Status Register"
            },
            "AMCLK_TH_HYS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Analog Module Clock Limit Register"
            },
            "BDRV_IRQ_CTRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Bridge Driver Interrupt Control"
            },
            "BDRV_IS": {
              "offset": "0x58",
              "size": 32,
              "description": "Bridge Driver Interrrupt Status"
            },
            "BDRV_ISCLR": {
              "offset": "0x54",
              "size": 32,
              "description": "Bridge Driver Interrrupt Status Clear"
            },
            "BFSTS": {
              "offset": "0x80",
              "size": 32,
              "description": "Bus Fault Status"
            },
            "BFSTS_CLR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Bus Fault Status Clear Register"
            },
            "DBFA": {
              "offset": "0x84",
              "size": 32,
              "description": "Data Bus Fault Address Register"
            },
            "PCU_CTRL_STS": {
              "offset": "0x30",
              "size": 32,
              "description": "Power Control Unit Control Status"
            },
            "SBFA": {
              "offset": "0x88",
              "size": 32,
              "description": "System Bus Fault Address Register"
            },
            "STCALIB": {
              "offset": "0x6C",
              "size": 32,
              "description": "System Tick Calibration Register"
            },
            "SYS_IRQ_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "System Interrupt Control"
            },
            "SYS_IS": {
              "offset": "0x18",
              "size": 32,
              "description": "System Interrupt Status"
            },
            "SYS_ISCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "System Interrupt Status Clear"
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "System Supply Interrupt Status Clear"
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "System Supply Interrupt Control"
            },
            "SYS_SUPPLY_IRQ_STS": {
              "offset": "0x1C",
              "size": 32,
              "description": "System Supply Interrupt Status"
            },
            "WDT1_TRIG": {
              "offset": "0x34",
              "size": 32,
              "description": "WDT1 Watchdog Control"
            }
          },
          "bits": {
            "AMCLK_CTRL": {
              "CLKWDT_PD_N": {
                "bit": 0,
                "description": "Clock Watchdog Powerdown"
              }
            },
            "AMCLK_FREQ_STS": {
              "AMCLK2_FREQ": {
                "bit": 8,
                "description": "Current frequency of Analog Module Clock 2 (TFILT_CLK)",
                "width": 6
              },
              "AMCLK1_FREQ": {
                "bit": 0,
                "description": "Current frequency of Analog Module Clock System Clock (MI_CLK)",
                "width": 6
              }
            },
            "AMCLK_TH_HYS": {
              "AMCLK2_LOW_HYS": {
                "bit": 30,
                "description": "Analog Module Clock 2 (TFILT_CLK) Lower Hysteresis",
                "width": 2
              },
              "AMCLK2_LOW_TH": {
                "bit": 24,
                "description": "Analog Module Clock 2 (TFILT_CLK) Lower Limit Threshold",
                "width": 6
              },
              "AMCLK2_UP_HYS": {
                "bit": 22,
                "description": "Analog Module Clock 2 (TFILT_CLK) Upper Hysteresis",
                "width": 2
              },
              "AMCLK2_UP_TH": {
                "bit": 16,
                "description": "Analog Module Clock 2 (TFILT_CLK) Upper Limit Threshold",
                "width": 6
              },
              "AMCLK1_LOW_HYS": {
                "bit": 14,
                "description": "Analog Module Clock 1 (MI_CLK) Lower Hysteresis",
                "width": 2
              },
              "AMCLK1_LOW_TH": {
                "bit": 8,
                "description": "Analog Module Clock 1 (MI_CLK) Lower Limit Threshold",
                "width": 6
              },
              "AMCLK1_UP_HYS": {
                "bit": 6,
                "description": "Analog Module Clock 1 (MI_CLK) Upper Hysteresis",
                "width": 2
              },
              "AMCLK1_UP_TH": {
                "bit": 0,
                "description": "Analog Module Clock 1 (MI_CLK) Upper Limit Threshold",
                "width": 6
              }
            },
            "BDRV_IRQ_CTRL": {
              "VSD_UPTH_IE": {
                "bit": 20,
                "description": "VSD Measurement Upper Threshold Interrupt Enable"
              },
              "VSD_LOWTH_IE": {
                "bit": 19,
                "description": "VSD Measurement Lower Threshold Interrupt Enable"
              },
              "VCP_UPTH_IE": {
                "bit": 18,
                "description": "VCP Measurement Upper Threshold Interrupt Enable"
              },
              "VCP_LOWTH1_IE": {
                "bit": 17,
                "description": "VCP Measurement Lower Threshold 1 Interrupt Enable"
              },
              "VCP_LOWTH2_IE": {
                "bit": 16,
                "description": "VCP Measurement Lower Threshold 2 Interrupt Enable"
              },
              "HS2_OC_IE": {
                "bit": 13,
                "description": "External High Side 2 FET Over-current Interrupt Enable"
              },
              "HS1_OC_IE": {
                "bit": 12,
                "description": "External High Side 1 FET Over-current Interrupt Enable"
              },
              "LS2_OC_IE": {
                "bit": 11,
                "description": "External Low Side 2 FET Over-current Interrupt Enable"
              },
              "LS1_OC_IE": {
                "bit": 10,
                "description": "External Low Side 1 FET Over-current Interrupt Enable"
              },
              "HS2_DS_IE": {
                "bit": 3,
                "description": "Bridge Driver High Side 2 Pre-Driver Short Interrupt Enable"
              },
              "HS1_DS_IE": {
                "bit": 2,
                "description": "Bridge Driver High Side 1 Pre-Driver Short Interrupt Enable"
              },
              "LS2_DS_IE": {
                "bit": 1,
                "description": "Bridge Driver Low Side 2 Pre-Driver Short Interrupt Enable"
              },
              "LS1_DS_IE": {
                "bit": 0,
                "description": "Bridge Driver Low Side 1 Pre-Driver Short Interrupt Enable"
              }
            },
            "BDRV_IS": {
              "VSD_UPTH_STS": {
                "bit": 28,
                "description": "Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Status"
              },
              "VSD_LOWTH_STS": {
                "bit": 27,
                "description": "Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Status"
              },
              "VCP_UPTH_STS": {
                "bit": 26,
                "description": "Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Status"
              },
              "VCP_LOWTH1_STS": {
                "bit": 25,
                "description": "Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Status"
              },
              "VCP_LOWTH2_STS": {
                "bit": 24,
                "description": "Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Status"
              },
              "VSD_UPTH_IS": {
                "bit": 20,
                "description": "Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Interrupt Status"
              },
              "VSD_LOWTH_IS": {
                "bit": 19,
                "description": "Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Interrupt Status"
              },
              "VCP_UPTH_IS": {
                "bit": 18,
                "description": "Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Interrupt Status"
              },
              "VCP_LOWTH1_IS": {
                "bit": 17,
                "description": "Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Interrupt Status"
              },
              "VCP_LOWTH2_IS": {
                "bit": 16,
                "description": "Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Interrupt Status"
              },
              "HS2_OC_IS": {
                "bit": 13,
                "description": "External High Side 2 FET Over-current Status"
              },
              "HS1_OC_IS": {
                "bit": 12,
                "description": "External High 1 FET Over-current Status"
              },
              "LS2_OC_IS": {
                "bit": 11,
                "description": "External Low Side 2 FET Over-current Status"
              },
              "LS1_OC_IS": {
                "bit": 10,
                "description": "External Low Side 1 FET Over-current Status"
              },
              "HS2_DS_IS": {
                "bit": 3,
                "description": "Bridge Driver High Side 2 Pre-Driver short Interrupt Status"
              },
              "HS1_DS_IS": {
                "bit": 2,
                "description": "Bridge Driver High Side 1 Pre-Driver short Interrupt Status"
              },
              "LS2_DS_IS": {
                "bit": 1,
                "description": "Bridge Driver Low Side 2 Pre-Driver short Interrupt Status"
              },
              "LS1_DS_IS": {
                "bit": 0,
                "description": "Bridge Driver Low Side 1 Pre-Driver short Interrupt Status"
              }
            },
            "BDRV_ISCLR": {
              "VSD_UPTH_SCLR": {
                "bit": 28,
                "description": "Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Status"
              },
              "VSD_LOWTH_SCLR": {
                "bit": 27,
                "description": "Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Status"
              },
              "VCP_UPTH_SCLR": {
                "bit": 26,
                "description": "Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Status"
              },
              "VCP_LOWTH1_SCLR": {
                "bit": 25,
                "description": "Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Status"
              },
              "VCP_LOWTH2_SCLR": {
                "bit": 24,
                "description": "Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Status"
              },
              "VSD_UPTH_ICLR": {
                "bit": 20,
                "description": "Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Interrupt Status"
              },
              "VSD_LOWTH_ICLR": {
                "bit": 19,
                "description": "Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Interrupt Status"
              },
              "VCP_UPTH_ICLR": {
                "bit": 18,
                "description": "Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Interrupt Status"
              },
              "VCP_LOWTH1_ICLR": {
                "bit": 17,
                "description": "Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Interrupt Status"
              },
              "VCP_LOWTH2_ICLR": {
                "bit": 16,
                "description": "Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Interrupt Status"
              },
              "HS2_OC_ICLR": {
                "bit": 13,
                "description": "External High Side 2 FET Over-current Status"
              },
              "HS1_OC_ICLR": {
                "bit": 12,
                "description": "External High 1 FET Over-current Status"
              },
              "LS2_OC_ICLR": {
                "bit": 11,
                "description": "External Low Side 2 FET Over-current Status"
              },
              "LS1_OC_ICLR": {
                "bit": 10,
                "description": "External Low Side 1 FET Over-current Status"
              },
              "HS2_DS_ICLR": {
                "bit": 3,
                "description": "Bridge Driver High Side 2 Pre-Driver short Interrupt Status"
              },
              "HS1_DS_ICLR": {
                "bit": 2,
                "description": "Bridge Driver High Side 1 Pre-Driver short Interrupt Status"
              },
              "LS2_DS_ICLR": {
                "bit": 1,
                "description": "Bridge Driver Low Side 2 Pre-Driver short Interrupt Status"
              },
              "LS1_DS_ICLR": {
                "bit": 0,
                "description": "Bridge Driver Low Side 1 Pre-Driver short Interrupt Status"
              }
            },
            "BFSTS": {
              "SBFSTS": {
                "bit": 1,
                "description": "System Bus Fault Status Valid Flag"
              },
              "DBFSTS": {
                "bit": 0,
                "description": "Data Bus Fault Status Valid Flag"
              }
            },
            "BFSTS_CLR": {
              "SBFSTSCLR": {
                "bit": 1,
                "description": "System Bus Fault Status Clear Flag"
              },
              "DBFSTSCLR": {
                "bit": 0,
                "description": "Data Bus Fault Status Clear Flag"
              }
            },
            "DBFA": {
              "DBFA": {
                "bit": 0,
                "description": "Data Bus Fault Address Register",
                "width": 32
              }
            },
            "PCU_CTRL_STS": {
              "CLKWDT_RES_SD_DIS": {
                "bit": 26,
                "description": "Clock Watchdog Reset Disable"
              },
              "CLKLOSS_SD_DIS": {
                "bit": 25,
                "description": "Power Switches Loss of Clock Shutdown Disable (AMCLK3)"
              },
              "SYS_OT_PS_DIS": {
                "bit": 24,
                "description": "System Overtemperature Power Switches Shutdown Disable"
              },
              "SYS_VSD_OV_SLM_DIS": {
                "bit": 14,
                "description": "VSD Overvoltage Shutdown for Peripherals Disable"
              },
              "LIN_VS_UV_SD_DIS": {
                "bit": 8,
                "description": "LIN Module VS Undervoltage Transmitter Shutdown"
              },
              "FAIL_PS_DIS": {
                "bit": 7,
                "description": "Disable LIN, BDRV and CP because of Overtemperature"
              },
              "CLKWDT_SD_DIS": {
                "bit": 1,
                "description": "Power Modules Clock Watchdog Shutdown Disable"
              }
            },
            "SBFA": {
              "SBFA": {
                "bit": 0,
                "description": "System Bus Fault Address Register",
                "width": 32
              }
            },
            "STCALIB": {
              "STCALIB": {
                "bit": 0,
                "description": "System Tick Calibration",
                "width": 26
              }
            },
            "SYS_IRQ_CTRL": {
              "ADC4_EOC_IE": {
                "bit": 23,
                "description": "ADC4 EOC Interrupt Enable"
              },
              "ADC3_EOC_IE": {
                "bit": 22,
                "description": "ADC3 EOC Interrupt Enable"
              },
              "ADC2_ESM_IE": {
                "bit": 15,
                "description": "ADC2 Exceptional Sequence Measurement Interrupt Enable"
              },
              "VREF5V_OVL_IE": {
                "bit": 14,
                "description": "VREF5V Overload Interrupt Enable"
              },
              "VREF5V_UPTH_IE": {
                "bit": 13,
                "description": "VREF5V ADC1 Reference Overvoltage (ADC2, Channel 4) Interrupt Enable"
              },
              "VREF5V_LOWTH_IE": {
                "bit": 12,
                "description": "VREF5V ADC1 Reference Undervoltage (ADC2, Channel 4) Interrupt Enable"
              },
              "REFBG_UPTHWARN_IE": {
                "bit": 11,
                "description": "Reference Voltage Overvoltage Interrupt Enable"
              },
              "REFBG_LOTHWARN_IE": {
                "bit": 10,
                "description": "Reference Voltage Undervoltage Interrupt Enable"
              },
              "SYS_OT_IE": {
                "bit": 9,
                "description": "System Overtemperature Shutdown Interrupt Enable (leads to shutdown of System)"
              },
              "SYS_OTWARN_IE": {
                "bit": 8,
                "description": "System Overtemperature Warning Interrupt Enable"
              },
              "PMU_OT_IE": {
                "bit": 7,
                "description": "PMU Regulator Overtemperature Shutdown Interrupt Enable (leads to shutdown of System)"
              },
              "PMU_OTWARN_IE": {
                "bit": 6,
                "description": "PMU Regulator Overtemperature Warning Interrupt Enable"
              },
              "LIN_TMOUT_IE": {
                "bit": 2,
                "description": "LIN TXD timeout Interrupt Enable"
              },
              "LIN_OT_IE": {
                "bit": 1,
                "description": "LIN Overtemperature Interrupt Enable"
              },
              "LIN_OC_IE": {
                "bit": 0,
                "description": "LIN Overcurrent Interrupt Enable"
              }
            },
            "SYS_IS": {
              "ADC4_EOC_IS": {
                "bit": 23,
                "description": "ADC4 EOC Interrupt Status"
              },
              "ADC3_EOC_IS": {
                "bit": 22,
                "description": "ADC3 EOC Interrupt Status"
              },
              "ADC2_ESM_IS": {
                "bit": 15,
                "description": "ADC2 Exceptional Sequence Measurement Interrupt Status"
              },
              "VREF5V_OVL_IS": {
                "bit": 14,
                "description": "VREF5V Overload Interrupt Status"
              },
              "VREF5V_UPTH_IS": {
                "bit": 13,
                "description": "VREF5V ADC1 Reference Overvoltage (ADC2, Channel 4) Interrupt Status"
              },
              "VREF5V_LOWTH_IS": {
                "bit": 12,
                "description": "VREF5V ADC1 Reference Undervoltage (ADC2, Channel 4) Interrupt Status"
              },
              "REFBG_UPTHWARN_IS": {
                "bit": 11,
                "description": "8 Bit ADC2 Reference Overvoltage (ADC2, Channel 5) interrupt status"
              },
              "REFBG_LOTHWARN_IS": {
                "bit": 10,
                "description": "8 Bit ADC2 Reference Undervoltage (ADC2, Channel 5) interrupt status"
              },
              "SYS_OT_IS": {
                "bit": 9,
                "description": "System Overtemperature Shutdown (ADC2, Channel 8) interrupt status"
              },
              "SYS_OTWARN_IS": {
                "bit": 8,
                "description": "System Overtemperature Prewarning (ADC2, Channel 8) interrupt status"
              },
              "PMU_OT_IS": {
                "bit": 7,
                "description": "PMU Regulator Overtemperature Shutdown (ADC2, Channel 9) interrupt status"
              },
              "PMU_OTWARN_IS": {
                "bit": 6,
                "description": "PMU Regulator Overtemperature Prewarning (ADC2, Channel 9) interrupt status"
              },
              "LIN_TMOUT_IS": {
                "bit": 2,
                "description": "LIN TXD timeout"
              },
              "LIN_OT_IS": {
                "bit": 1,
                "description": "LIN Overtemperature interrupt status"
              },
              "LIN_OC_IS": {
                "bit": 0,
                "description": "LIN Overcurrent interrupt status"
              }
            },
            "SYS_ISCLR": {
              "ADC4_EOC_ICLR": {
                "bit": 23,
                "description": "ADC4 EOC Interrupt Status"
              },
              "ADC3_EOC_ICLR": {
                "bit": 22,
                "description": "ADC3 EOC Interrupt Status"
              },
              "ADC2_ESM_ICLR": {
                "bit": 15,
                "description": "ADC2 Exceptional Sequence Measurement Interrupt Status"
              },
              "VREF5V_OVL_ICLR": {
                "bit": 14,
                "description": "VREF5V Overload Interrupt Status"
              },
              "VREF5V_UPTH_ICLR": {
                "bit": 13,
                "description": "VREF5V ADC1 Reference Overvoltage (ADC2, Channel 4) Interrupt Status"
              },
              "VREF5V_LOWTH_ICLR": {
                "bit": 12,
                "description": "VREF5V ADC1 Reference Undervoltage (ADC2, Channel 4) Interrupt Status"
              },
              "REFBG_UPTHWARN_ICLR": {
                "bit": 11,
                "description": "8 Bit ADC2 Reference Overvoltage (ADC2, Channel 5) interrupt status"
              },
              "REFBG_LOTHWARN_ICLR": {
                "bit": 10,
                "description": "8 Bit ADC2 Reference Undervoltage (ADC2, Channel 5) interrupt status"
              },
              "SYS_OT_ICLR": {
                "bit": 9,
                "description": "System Overtemperature Shutdown (ADC2, Channel 8) interrupt status"
              },
              "SYS_OTWARN_ICLR": {
                "bit": 8,
                "description": "System Overtemperature Prewarning (ADC2, Channel 8) interrupt status"
              },
              "PMU_OT_ICLR": {
                "bit": 7,
                "description": "PMU Regulator Overtemperature Shutdown (ADC2, Channel 9) interrupt status"
              },
              "PMU_OTWARN_ICLR": {
                "bit": 6,
                "description": "PMU Regulator Overtemperature Prewarning (ADC2, Channel 9) interrupt status"
              },
              "LIN_TMOUT_ICLR": {
                "bit": 2,
                "description": "LIN TXD timeout"
              },
              "LIN_OT_ICLR": {
                "bit": 1,
                "description": "LIN Overtemperature interrupt status"
              },
              "LIN_OC_ICLR": {
                "bit": 0,
                "description": "LIN Overcurrent interrupt status"
              }
            },
            "SYS_SUPPLY_IRQ_CLR": {
              "VDD1V5_OV_SCLR": {
                "bit": 23,
                "description": "VDDC Overvoltage Status"
              },
              "VDD5V_OV_SCLR": {
                "bit": 22,
                "description": "VDDP Overvoltage Status"
              },
              "VS_OV_SCLR": {
                "bit": 21,
                "description": "VS Overvoltage Interrupt Status"
              },
              "VBAT_OV_SCLR": {
                "bit": 20,
                "description": "VBAT Overvoltage Status"
              },
              "VDD1V5_UV_SCLR": {
                "bit": 19,
                "description": "VDDC Undervoltage Status"
              },
              "VDD5V_UV_SCLR": {
                "bit": 18,
                "description": "VDDP Undervoltage Status"
              },
              "VS_UV_SCLR": {
                "bit": 17,
                "description": "VS Undervoltage Status"
              },
              "VBAT_UV_SCLR": {
                "bit": 16,
                "description": "VBAT Undervoltage Status"
              },
              "VDD1V5_OV_ICLR": {
                "bit": 7,
                "description": "VDDC Overvoltage Interrupt Status (ADC2 channel 8)"
              },
              "VDD5V_OV_ICLR": {
                "bit": 6,
                "description": "VDDP Overvoltage Interrupt Status (ADC2 channel 5)"
              },
              "VS_OV_ICLR": {
                "bit": 5,
                "description": "VS Overvoltage Interrupt Status (ADC2 channel 1)"
              },
              "VBAT_OV_ICLR": {
                "bit": 4,
                "description": "VBAT Overvoltage Interrupt Status (ADC2 channel 0)"
              },
              "VDD1V5_UV_ICLR": {
                "bit": 3,
                "description": "VDDC Undervoltage Interrupt Status (ADC2 channel 8)"
              },
              "VDD5V_UV_ICLR": {
                "bit": 2,
                "description": "VDDP Undervoltage Interrupt Status (ADC2 channel 5)"
              },
              "VS_UV_ICLR": {
                "bit": 1,
                "description": "VS Undervoltage Interrupt Status (ADC2 channel 1)"
              },
              "VBAT_UV_ICLR": {
                "bit": 0,
                "description": "VBAT Undervoltage Interrupt Status (ADC2 channel 0)"
              }
            },
            "SYS_SUPPLY_IRQ_CTRL": {
              "VDD1V5_OV_IE": {
                "bit": 7,
                "description": "VDD1V5 Overvoltage Interrupt Enable"
              },
              "VDD5V_OV_IE": {
                "bit": 6,
                "description": "VDD5V Overvoltage Interrupt Enable"
              },
              "VS_OV_IE": {
                "bit": 5,
                "description": "VS Overvoltage Interrupt Enable"
              },
              "VBAT_OV_IE": {
                "bit": 4,
                "description": "VBAT Overvoltage Interrupt Enable"
              },
              "VDD1V5_UV_IE": {
                "bit": 3,
                "description": "VDD1V5 Undervoltage Interrupt Enable"
              },
              "VDD5V_UV_IE": {
                "bit": 2,
                "description": "VDD5V Undervoltage Interrupt Enable"
              },
              "VS_UV_IE": {
                "bit": 1,
                "description": "VS Undervoltage Interrupt Enable"
              },
              "VBAT_UV_IE": {
                "bit": 0,
                "description": "VBAT Undervoltage Interrupt Enable"
              }
            },
            "SYS_SUPPLY_IRQ_STS": {
              "VDD1V5_OV_STS": {
                "bit": 23,
                "description": "VDDC Overvoltage Status"
              },
              "VDD5V_OV_STS": {
                "bit": 22,
                "description": "VDDP Overvoltage Status"
              },
              "VS_OV_STS": {
                "bit": 21,
                "description": "VS Overvoltage Interrupt Status"
              },
              "VBAT_OV_STS": {
                "bit": 20,
                "description": "VBAT Overvoltage Status"
              },
              "VDD1V5_UV_STS": {
                "bit": 19,
                "description": "VDDC Undervoltage Status"
              },
              "VDD5V_UV_STS": {
                "bit": 18,
                "description": "VDDP Undervoltage Status"
              },
              "VS_UV_STS": {
                "bit": 17,
                "description": "VS Undervoltage Status"
              },
              "VBAT_UV_STS": {
                "bit": 16,
                "description": "VBAT Undervoltage Status"
              },
              "VDD1V5_OV_IS": {
                "bit": 7,
                "description": "VDDC Overvoltage Interrupt Status (ADC2 channel 8)"
              },
              "VDD5V_OV_IS": {
                "bit": 6,
                "description": "VDDP Overvoltage Interrupt Status (ADC2 channel 5)"
              },
              "VS_OV_IS": {
                "bit": 5,
                "description": "VS Overvoltage Interrupt Status (ADC2 channel 1)"
              },
              "VBAT_OV_IS": {
                "bit": 4,
                "description": "VBAT Overvoltage Interrupt Status (ADC2 channel 0)"
              },
              "VDD1V5_UV_IS": {
                "bit": 3,
                "description": "VDDC Undervoltage Interrupt Status (ADC2 channel 8)"
              },
              "VDD5V_UV_IS": {
                "bit": 2,
                "description": "VDDP Undervoltage Interrupt Status (ADC2 channel 5)"
              },
              "VS_UV_IS": {
                "bit": 1,
                "description": "VS Undervoltage Interrupt Status (ADC2 channel 1)"
              },
              "VBAT_UV_IS": {
                "bit": 0,
                "description": "VBAT Undervoltage Interrupt Status (ADC2 channel 0)"
              }
            },
            "WDT1_TRIG": {
              "SOWCONF": {
                "bit": 6,
                "description": "Short Open Window Configuration",
                "width": 2
              },
              "WDP_SEL": {
                "bit": 0,
                "description": "Watchdog Period Selection and trigger",
                "width": 6
              }
            }
          }
        },
        "SSC1": {
          "instances": [
            {
              "name": "SSC1",
              "base": "0x48024000",
              "irq": 8
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud Rate Timer Reload Register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status Register Clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Input Select Register, RESET_TYPE_3"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver Buffer Register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter Buffer Register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Register Value",
                "width": 16
              }
            },
            "CON": {
              "BC": {
                "bit": 0,
                "description": "Bit Count Field",
                "width": 4
              },
              "TE": {
                "bit": 8,
                "description": "Transmit Error Flag"
              },
              "RE": {
                "bit": 9,
                "description": "Receive Error Flag"
              },
              "PE": {
                "bit": 10,
                "description": "Phase Error Flag"
              },
              "BE": {
                "bit": 11,
                "description": "Baud Rate Error Flag"
              },
              "BSY": {
                "bit": 12,
                "description": "Busy Flag"
              },
              "MS": {
                "bit": 14,
                "description": "Master Select Bit"
              },
              "EN": {
                "bit": 15,
                "description": "Enable Bit = 1"
              }
            },
            "ISRCLR": {
              "TECLR": {
                "bit": 8,
                "description": "Transmit Error Flag Clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive Error Flag Clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase Error Flag Clear"
              },
              "BECLR": {
                "bit": 11,
                "description": "Baud Rate Error Flag Clear"
              }
            },
            "PISEL": {
              "MIS_0": {
                "bit": 0,
                "description": "Master Mode Receiver Input Select: 0b0=see (SSC1)., 0b1=see (SSC1)., 0b0=Receiver input (Port A: P1.2) is selected (SSC2)., 0b1=Receiver input (Port B: P2.5) is selected (SSC2).,"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave Mode Receiver Input Select: 0b0=Receiver input (Port A: P0.2) is selected (SSC1)., 0b1=Receiver input (Port B: P0.2) is selected (SSC1)., 0b0=Receiver input (Port A: P1.1) is selected (SSC2)., 0b1=Receiver input (Port B: P1.1) is selected (SSC2).,"
              },
              "CIS": {
                "bit": 2,
                "description": "Slave Mode Clock Input Select: 0b0=Clock input (Port A: P0.3) is selected (SSC1)., 0b1=Clock input (Port B: P0.3) is selected (SSC1)., 0b0=Clock input (Port A: P1.0) is selected (SSC2)., 0b1=Clock input (Port B: P1.0) is selected (SSC2).,"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master Mode Receiver Input Select: 0b0=see (SSC1)., 0b1=see (SSC1)., 0b0=n/a (SSC2)., 0b1=n/a (SSC2).,"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive Data Register Value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit Data Register Value",
                "width": 16
              }
            }
          }
        },
        "SSC2": {
          "instances": [
            {
              "name": "SSC2",
              "base": "0x48026000",
              "irq": 9
            }
          ],
          "registers": {
            "BR": {
              "offset": "0x10",
              "size": 32,
              "description": "Baud Rate Timer Reload Register"
            },
            "CON": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "ISRCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Status Register Clear"
            },
            "PISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Input Select Register, RESET_TYPE_3"
            },
            "RB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receiver Buffer Register"
            },
            "TB": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmitter Buffer Register"
            }
          },
          "bits": {
            "BR": {
              "BR_VALUE": {
                "bit": 0,
                "description": "Baud Rate Timer/Reload Register Value",
                "width": 16
              }
            },
            "CON": {
              "BC": {
                "bit": 0,
                "description": "Bit Count Field",
                "width": 4
              },
              "TE": {
                "bit": 8,
                "description": "Transmit Error Flag"
              },
              "RE": {
                "bit": 9,
                "description": "Receive Error Flag"
              },
              "PE": {
                "bit": 10,
                "description": "Phase Error Flag"
              },
              "BE": {
                "bit": 11,
                "description": "Baud Rate Error Flag"
              },
              "BSY": {
                "bit": 12,
                "description": "Busy Flag"
              },
              "MS": {
                "bit": 14,
                "description": "Master Select Bit"
              },
              "EN": {
                "bit": 15,
                "description": "Enable Bit = 1"
              }
            },
            "ISRCLR": {
              "TECLR": {
                "bit": 8,
                "description": "Transmit Error Flag Clear"
              },
              "RECLR": {
                "bit": 9,
                "description": "Receive Error Flag Clear"
              },
              "PECLR": {
                "bit": 10,
                "description": "Phase Error Flag Clear"
              },
              "BECLR": {
                "bit": 11,
                "description": "Baud Rate Error Flag Clear"
              }
            },
            "PISEL": {
              "MIS_0": {
                "bit": 0,
                "description": "Master Mode Receiver Input Select: 0b0=see (SSC1)., 0b1=see (SSC1)., 0b0=Receiver input (Port A: P1.2) is selected (SSC2)., 0b1=Receiver input (Port B: P2.5) is selected (SSC2).,"
              },
              "SIS": {
                "bit": 1,
                "description": "Slave Mode Receiver Input Select: 0b0=Receiver input (Port A: P0.2) is selected (SSC1)., 0b1=Receiver input (Port B: P0.2) is selected (SSC1)., 0b0=Receiver input (Port A: P1.1) is selected (SSC2)., 0b1=Receiver input (Port B: P1.1) is selected (SSC2).,"
              },
              "CIS": {
                "bit": 2,
                "description": "Slave Mode Clock Input Select: 0b0=Clock input (Port A: P0.3) is selected (SSC1)., 0b1=Clock input (Port B: P0.3) is selected (SSC1)., 0b0=Clock input (Port A: P1.0) is selected (SSC2)., 0b1=Clock input (Port B: P1.0) is selected (SSC2).,"
              },
              "MIS_1": {
                "bit": 3,
                "description": "Master Mode Receiver Input Select: 0b0=see (SSC1)., 0b1=see (SSC1)., 0b0=n/a (SSC2)., 0b1=n/a (SSC2).,"
              }
            },
            "RB": {
              "RB_VALUE": {
                "bit": 0,
                "description": "Receive Data Register Value",
                "width": 16
              }
            },
            "TB": {
              "TB_VALUE": {
                "bit": 0,
                "description": "Transmit Data Register Value",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER2",
              "base": "0x48004000"
            },
            {
              "name": "TIMER21",
              "base": "0x48005000"
            },
            {
              "name": "TIMER3",
              "base": "0x48006000"
            }
          ],
          "registers": {
            "RC2H": {
              "offset": "0x0C",
              "size": 32,
              "description": "Timer 2 Reload/Capture Register, High Byte"
            },
            "RC2L": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer 2 Reload/Capture Register, Low Byte"
            },
            "T2CON": {
              "offset": "0x00",
              "size": 32,
              "description": "Timer 2 Control Register"
            },
            "T2CON1": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer 2 Control Register 1"
            },
            "T2H": {
              "offset": "0x14",
              "size": 32,
              "description": "Timer 2, High Byte"
            },
            "T2ICLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Timer 2 Interrupt Clear Register"
            },
            "T2L": {
              "offset": "0x10",
              "size": 32,
              "description": "Timer 2, Low Byte"
            },
            "T2MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer 2 Mode Register"
            }
          },
          "bits": {
            "RC2H": {
              "RC2": {
                "bit": 0,
                "description": "Reload/Capture Value",
                "width": 8
              }
            },
            "RC2L": {
              "RC2": {
                "bit": 0,
                "description": "Reload/Capture Value",
                "width": 8
              }
            },
            "T2CON": {
              "CP_RL2": {
                "bit": 0,
                "description": "Capture/Reload Select"
              },
              "C_T2": {
                "bit": 1,
                "description": "Timer or Counter Select"
              },
              "TR2": {
                "bit": 2,
                "description": "Timer 2 Start/Stop Control"
              },
              "EXEN2": {
                "bit": 3,
                "description": "Timer 2 External Enable Control"
              },
              "EXF2": {
                "bit": 6,
                "description": "Timer 2 External Flag"
              },
              "TF2": {
                "bit": 7,
                "description": "Timer 2 Overflow/Underflow Flag"
              }
            },
            "T2CON1": {
              "EXF2EN": {
                "bit": 0,
                "description": "External Interrupt Enable"
              },
              "TF2EN": {
                "bit": 1,
                "description": "Overflow/Underflow Interrupt Enable"
              }
            },
            "T2H": {
              "T2H": {
                "bit": 0,
                "description": "Timer 2 Value",
                "width": 8
              }
            },
            "T2ICLR": {
              "EXF2CLR": {
                "bit": 6,
                "description": "External Interrupt Clear Flag"
              },
              "TF2CLR": {
                "bit": 7,
                "description": "Overflow/Underflow Interrupt Clear Flag"
              }
            },
            "T2L": {
              "T2L": {
                "bit": 0,
                "description": "Timer 2 Value",
                "width": 8
              }
            },
            "T2MOD": {
              "DCEN": {
                "bit": 0,
                "description": "Up/Down Counter Enable"
              },
              "T2PRE": {
                "bit": 1,
                "description": "Timer 2 Prescaler Bit",
                "width": 3
              },
              "PREN": {
                "bit": 4,
                "description": "Prescaler Enable"
              },
              "EDGESEL": {
                "bit": 5,
                "description": "Edge Select in Capture Mode/Reload Mode"
              },
              "T2RHEN": {
                "bit": 6,
                "description": "Timer 2 External Start Enable"
              },
              "T2REGS": {
                "bit": 7,
                "description": "Edge Select for Timer 2 External Start"
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART1",
              "base": "0x48020000",
              "irq": 10
            },
            {
              "name": "UART2",
              "base": "0x48022000",
              "irq": 11
            }
          ],
          "registers": {
            "SBUF": {
              "offset": "0x04",
              "size": 32,
              "description": "Serial Data Buffer"
            },
            "SCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial Channel Control Register"
            },
            "SCONCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Serial Channel Control Clear Register"
            }
          },
          "bits": {
            "SBUF": {
              "VAL": {
                "bit": 0,
                "description": "Serial Interface Buffer Register",
                "width": 8
              }
            },
            "SCON": {
              "RI": {
                "bit": 0,
                "description": "Receive Interrupt Flag"
              },
              "TI": {
                "bit": 1,
                "description": "Transmit Interrupt Flag"
              },
              "RB8": {
                "bit": 2,
                "description": "Serial Port Receiver Bit 9"
              },
              "TB8": {
                "bit": 3,
                "description": "Serial Port Transmitter Bit 9"
              },
              "REN": {
                "bit": 4,
                "description": "Enable Receiver of Serial Port"
              },
              "SM2": {
                "bit": 5,
                "description": "Enable Serial Port Multiprocessor Communication in Modes 2 and 3"
              },
              "SM1_SM0": {
                "bit": 6,
                "description": "Serial Port Operating Mode Selection",
                "width": 2
              }
            },
            "SCONCLR": {
              "RICLR": {
                "bit": 0,
                "description": "Receive Interrupt Clear Flag"
              },
              "TICLR": {
                "bit": 1,
                "description": "Transmit Interrupt Clear Flag"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 31,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "GPT1_Int_IRQHandler"
          },
          {
            "number": 17,
            "name": "GPT2_Int_IRQHandler"
          },
          {
            "number": 18,
            "name": "ADC2_Tmr3_Int_IRQHandler"
          },
          {
            "number": 19,
            "name": "ADC1_VREF5_Int_IRQHandler"
          },
          {
            "number": 20,
            "name": "CCU6_SR0_Int_IRQHandler"
          },
          {
            "number": 21,
            "name": "CCU6_SR1_Int_IRQHandler"
          },
          {
            "number": 22,
            "name": "CCU6_SR2_Int_IRQHandler"
          },
          {
            "number": 23,
            "name": "CCU6_SR3_Int_IRQHandler"
          },
          {
            "number": 24,
            "name": "SSC1_Int_IRQHandler"
          },
          {
            "number": 25,
            "name": "SSC2_Int_IRQHandler"
          },
          {
            "number": 26,
            "name": "UART1_LIN_Tmr2_Int_IRQHandler"
          },
          {
            "number": 27,
            "name": "UART2_Tmr21_EINT2_Int_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXINT0_MON_Int_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXINT1_Int_IRQHandler"
          },
          {
            "number": 30,
            "name": "BDRV_CP_Int_IRQHandler"
          }
        ]
      }
    }
  }
}