Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jan 24 23:31:42 2025
| Host         : iwolfs-Aspire-A14-51z running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.011        0.000                      0                   14        0.195        0.000                      0                   14        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.011        0.000                      0                   14        0.195        0.000                      0                   14        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.484ns (30.215%)  route 1.118ns (69.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.415     6.149    clear
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.484ns (32.269%)  route 1.016ns (67.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.313     6.047    clear
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.484ns (32.350%)  route 1.012ns (67.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.309     6.043    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.484ns (32.350%)  route 1.012ns (67.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.309     6.043    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.484ns (32.350%)  route 1.012ns (67.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.309     6.043    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.484ns (32.350%)  route 1.012ns (67.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.309     6.043    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.484ns (32.350%)  route 1.012ns (67.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.703     5.629    counter_reg[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.734 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.309     6.043    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.692ns (39.740%)  route 1.049ns (60.260%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.725     5.621    counter_reg[3]
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.239     5.860 r  counter[6]_i_3/O
                         net (fo=1, routed)           0.324     6.184    counter[6]_i_3_n_0
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.105     6.289 r  counter[6]_i_2/O
                         net (fo=1, routed)           0.000     6.289    p_0_in[6]
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.238    14.522    
                         clock uncertainty           -0.035    14.487    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.030    14.517    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.597ns (45.150%)  route 0.725ns (54.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.725     5.621    counter_reg[3]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.249     5.870 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.870    p_0_in[4]
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.239    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.045    14.534    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.600ns (44.886%)  route 0.737ns (55.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.737     5.633    counter_reg[1]
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.252     5.885 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.885    p_0_in[1]
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.263    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X1Y69          FDRE (Setup_fdre_C_D)        0.069    14.582    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  8.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.458%)  route 0.124ns (39.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.124     1.715    counter_reg_n_0_[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.048     1.763 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    p_0_in[4]
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.568    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.160     1.751    counter_reg[5]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    p_0_in[5]
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.092     1.542    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.511%)  route 0.187ns (50.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.187     1.778    counter_reg_n_0_[0]
    SLICE_X1Y69          LUT2 (Prop_lut2_I0_O)        0.042     1.820 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in[1]
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.107     1.557    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.184ns (49.381%)  route 0.189ns (50.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.189     1.780    counter_reg_n_0_[0]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.043     1.823 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    p_0_in[3]
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.107     1.557    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.917%)  route 0.187ns (50.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.187     1.778    counter_reg_n_0_[0]
    SLICE_X1Y69          LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    p_0_in[0]
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091     1.541    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.651%)  route 0.189ns (50.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.189     1.780    counter_reg_n_0_[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.045     1.825 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    p_0_in[2]
    SLICE_X1Y69          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.092     1.542    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.565%)  route 0.189ns (50.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.189     1.779    counter_reg[6]
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.824    p_0_in[6]
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     1.540    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.214%)  route 0.285ns (55.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.147     1.725    counter_reg[3]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.098     1.823 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.138     1.961    clear
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X0Y69          FDRE (Hold_fdre_C_R)        -0.018     1.445    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.226ns (44.540%)  route 0.281ns (55.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.147     1.725    counter_reg[3]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.098     1.823 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.134     1.957    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_R)        -0.018     1.432    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.226ns (44.540%)  route 0.281ns (55.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.147     1.725    counter_reg[3]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.098     1.823 r  counter[6]_i_1/O
                         net (fo=7, routed)           0.134     1.957    clear
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X1Y69          FDRE (Hold_fdre_C_R)        -0.018     1.432    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 4.038ns (64.567%)  route 2.216ns (35.433%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 f  counter_reg[3]/Q
                         net (fo=9, routed)           0.732     5.628    counter_reg[3]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.249     5.877 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.484     7.361    led_OBUF[1]
    F18                  OBUF (Prop_obuf_I_O)         3.441    10.802 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.802    led[1]
    F18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 3.861ns (64.521%)  route 2.123ns (35.479%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 f  counter_reg[3]/Q
                         net (fo=9, routed)           0.732     5.628    counter_reg[3]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.239     5.867 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.392     7.258    led_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         3.274    10.533 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.533    led[3]
    E15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.979ns  (logic 3.732ns (62.430%)  route 2.246ns (37.570%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.379     4.927 f  counter_reg[4]/Q
                         net (fo=8, routed)           0.708     5.635    counter_reg[4]
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.105     5.740 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.538     7.278    led_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         3.248    10.527 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.527    led[0]
    F15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.763ns (64.386%)  route 2.081ns (35.614%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.379     4.927 f  counter_reg[4]/Q
                         net (fo=8, routed)           0.705     5.632    counter_reg[4]
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.105     5.737 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.376     7.113    led_OBUF[2]
    E14                  OBUF (Prop_obuf_I_O)         3.279    10.392 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.392    led[2]
    E14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.420ns (73.991%)  route 0.499ns (26.009%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[5]/Q
                         net (fo=7, routed)           0.179     1.770    counter_reg[5]
    SLICE_X0Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.320     2.135    led_OBUF[2]
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.369 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    led[2]
    E14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.416ns (72.531%)  route 0.536ns (27.469%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[4]/Q
                         net (fo=8, routed)           0.193     1.784    counter_reg[4]
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.343     2.172    led_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.402 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.402    led[3]
    E15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.390ns (70.370%)  route 0.585ns (29.630%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[5]/Q
                         net (fo=7, routed)           0.185     1.776    counter_reg[5]
    SLICE_X0Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.221    led_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.425 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.425    led[0]
    F15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.477ns (71.679%)  route 0.584ns (28.321%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[4]/Q
                         net (fo=8, routed)           0.193     1.784    counter_reg[4]
    SLICE_X0Y69          LUT5 (Prop_lut5_I0_O)        0.043     1.827 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.218    led_OBUF[1]
    F18                  OBUF (Prop_obuf_I_O)         1.293     3.511 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.511    led[1]
    F18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





