

================================================================
== Synthesis Summary Report of 'kernel_gemm'
================================================================
+ General Information: 
    * Date:           Sun Sep  1 01:16:43 2024
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        version2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ kernel_gemm                       |  Timing|  -0.61|   390402|  1.300e+06|         -|   390403|     -|        no|     -|  140 (1%)|  22387 (~0%)|   18351 (1%)|    -|
    | + mm1                              |  Timing|  -0.61|   390401|  1.300e+06|         -|   390401|     -|        no|     -|  140 (1%)|  22384 (~0%)|   18337 (1%)|    -|
    |  o l_mm1_i0                        |       -|   2.43|   390400|  1.300e+06|      1952|        -|   200|        no|     -|         -|            -|            -|    -|
    |   + mm1_Pipeline_l_j0_init         |       -|   1.15|        6|     19.980|         -|        6|     -|        no|     -|         -|     13 (~0%)|     81 (~0%)|    -|
    |    o l_j0_init                     |       -|   2.43|        4|     13.320|         1|        1|     4|       yes|     -|         -|            -|            -|    -|
    |   + mm1_Pipeline_l_S_k0_0_k0_l_j0  |  Timing|  -0.61|     1934|  6.440e+03|         -|     1934|     -|        no|     -|  140 (1%)|  20548 (~0%)|  12491 (~0%)|    -|
    |    o l_S_k0_0_k0_l_j0              |      II|   2.43|     1932|  6.434e+03|        15|        2|   960|       yes|     -|         -|            -|            -|    -|
    |   + mm1_Pipeline_l_j0_back         |       -|   0.51|        6|     19.980|         -|        6|     -|        no|     -|         -|     17 (~0%)|    109 (~0%)|    -|
    |    o l_j0_back                     |       -|   2.43|        4|     13.320|         2|        1|     4|       yes|     -|         -|            -|            -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| out_AB_0_address0  | 10       |
| out_AB_0_d0        | 32       |
| out_AB_10_address0 | 10       |
| out_AB_10_d0       | 32       |
| out_AB_11_address0 | 10       |
| out_AB_11_d0       | 32       |
| out_AB_12_address0 | 10       |
| out_AB_12_d0       | 32       |
| out_AB_13_address0 | 10       |
| out_AB_13_d0       | 32       |
| out_AB_14_address0 | 10       |
| out_AB_14_d0       | 32       |
| out_AB_15_address0 | 10       |
| out_AB_15_d0       | 32       |
| out_AB_16_address0 | 10       |
| out_AB_16_d0       | 32       |
| out_AB_17_address0 | 10       |
| out_AB_17_d0       | 32       |
| out_AB_18_address0 | 10       |
| out_AB_18_d0       | 32       |
| out_AB_19_address0 | 10       |
| out_AB_19_d0       | 32       |
| out_AB_1_address0  | 10       |
| out_AB_1_d0        | 32       |
| out_AB_20_address0 | 10       |
| out_AB_20_d0       | 32       |
| out_AB_21_address0 | 10       |
| out_AB_21_d0       | 32       |
| out_AB_22_address0 | 10       |
| out_AB_22_d0       | 32       |
| out_AB_23_address0 | 10       |
| out_AB_23_d0       | 32       |
| out_AB_24_address0 | 10       |
| out_AB_24_d0       | 32       |
| out_AB_25_address0 | 10       |
| out_AB_25_d0       | 32       |
| out_AB_26_address0 | 10       |
| out_AB_26_d0       | 32       |
| out_AB_27_address0 | 10       |
| out_AB_27_d0       | 32       |
| out_AB_28_address0 | 10       |
| out_AB_28_d0       | 32       |
| out_AB_29_address0 | 10       |
| out_AB_29_d0       | 32       |
| out_AB_2_address0  | 10       |
| out_AB_2_d0        | 32       |
| out_AB_30_address0 | 10       |
| out_AB_30_d0       | 32       |
| out_AB_31_address0 | 10       |
| out_AB_31_d0       | 32       |
| out_AB_32_address0 | 10       |
| out_AB_32_d0       | 32       |
| out_AB_33_address0 | 10       |
| out_AB_33_d0       | 32       |
| out_AB_34_address0 | 10       |
| out_AB_34_d0       | 32       |
| out_AB_35_address0 | 10       |
| out_AB_35_d0       | 32       |
| out_AB_36_address0 | 10       |
| out_AB_36_d0       | 32       |
| out_AB_37_address0 | 10       |
| out_AB_37_d0       | 32       |
| out_AB_38_address0 | 10       |
| out_AB_38_d0       | 32       |
| out_AB_39_address0 | 10       |
| out_AB_39_d0       | 32       |
| out_AB_3_address0  | 10       |
| out_AB_3_d0        | 32       |
| out_AB_40_address0 | 10       |
| out_AB_40_d0       | 32       |
| out_AB_41_address0 | 10       |
| out_AB_41_d0       | 32       |
| out_AB_42_address0 | 10       |
| out_AB_42_d0       | 32       |
| out_AB_43_address0 | 10       |
| out_AB_43_d0       | 32       |
| out_AB_44_address0 | 10       |
| out_AB_44_d0       | 32       |
| out_AB_45_address0 | 10       |
| out_AB_45_d0       | 32       |
| out_AB_46_address0 | 10       |
| out_AB_46_d0       | 32       |
| out_AB_47_address0 | 10       |
| out_AB_47_d0       | 32       |
| out_AB_48_address0 | 10       |
| out_AB_48_d0       | 32       |
| out_AB_49_address0 | 10       |
| out_AB_49_d0       | 32       |
| out_AB_4_address0  | 10       |
| out_AB_4_d0        | 32       |
| out_AB_50_address0 | 10       |
| out_AB_50_d0       | 32       |
| out_AB_51_address0 | 10       |
| out_AB_51_d0       | 32       |
| out_AB_52_address0 | 10       |
| out_AB_52_d0       | 32       |
| out_AB_53_address0 | 10       |
| out_AB_53_d0       | 32       |
| out_AB_54_address0 | 10       |
| out_AB_54_d0       | 32       |
| out_AB_5_address0  | 10       |
| out_AB_5_d0        | 32       |
| out_AB_6_address0  | 10       |
| out_AB_6_d0        | 32       |
| out_AB_7_address0  | 10       |
| out_AB_7_d0        | 32       |
| out_AB_8_address0  | 10       |
| out_AB_8_d0        | 32       |
| out_AB_9_address0  | 10       |
| out_AB_9_d0        | 32       |
| v24_address0       | 16       |
| v24_q0             | 32       |
| v25_0_address0     | 10       |
| v25_0_q0           | 32       |
| v25_10_address0    | 10       |
| v25_10_q0          | 32       |
| v25_11_address0    | 10       |
| v25_11_q0          | 32       |
| v25_12_address0    | 10       |
| v25_12_q0          | 32       |
| v25_13_address0    | 10       |
| v25_13_q0          | 32       |
| v25_14_address0    | 10       |
| v25_14_q0          | 32       |
| v25_15_address0    | 10       |
| v25_15_q0          | 32       |
| v25_16_address0    | 10       |
| v25_16_q0          | 32       |
| v25_17_address0    | 10       |
| v25_17_q0          | 32       |
| v25_18_address0    | 10       |
| v25_18_q0          | 32       |
| v25_19_address0    | 10       |
| v25_19_q0          | 32       |
| v25_1_address0     | 10       |
| v25_1_q0           | 32       |
| v25_20_address0    | 10       |
| v25_20_q0          | 32       |
| v25_21_address0    | 10       |
| v25_21_q0          | 32       |
| v25_22_address0    | 10       |
| v25_22_q0          | 32       |
| v25_23_address0    | 10       |
| v25_23_q0          | 32       |
| v25_24_address0    | 10       |
| v25_24_q0          | 32       |
| v25_25_address0    | 10       |
| v25_25_q0          | 32       |
| v25_26_address0    | 10       |
| v25_26_q0          | 32       |
| v25_27_address0    | 10       |
| v25_27_q0          | 32       |
| v25_28_address0    | 10       |
| v25_28_q0          | 32       |
| v25_29_address0    | 10       |
| v25_29_q0          | 32       |
| v25_2_address0     | 10       |
| v25_2_q0           | 32       |
| v25_30_address0    | 10       |
| v25_30_q0          | 32       |
| v25_31_address0    | 10       |
| v25_31_q0          | 32       |
| v25_32_address0    | 10       |
| v25_32_q0          | 32       |
| v25_33_address0    | 10       |
| v25_33_q0          | 32       |
| v25_34_address0    | 10       |
| v25_34_q0          | 32       |
| v25_35_address0    | 10       |
| v25_35_q0          | 32       |
| v25_36_address0    | 10       |
| v25_36_q0          | 32       |
| v25_37_address0    | 10       |
| v25_37_q0          | 32       |
| v25_38_address0    | 10       |
| v25_38_q0          | 32       |
| v25_39_address0    | 10       |
| v25_39_q0          | 32       |
| v25_3_address0     | 10       |
| v25_3_q0           | 32       |
| v25_40_address0    | 10       |
| v25_40_q0          | 32       |
| v25_41_address0    | 10       |
| v25_41_q0          | 32       |
| v25_42_address0    | 10       |
| v25_42_q0          | 32       |
| v25_43_address0    | 10       |
| v25_43_q0          | 32       |
| v25_44_address0    | 10       |
| v25_44_q0          | 32       |
| v25_45_address0    | 10       |
| v25_45_q0          | 32       |
| v25_46_address0    | 10       |
| v25_46_q0          | 32       |
| v25_47_address0    | 10       |
| v25_47_q0          | 32       |
| v25_48_address0    | 10       |
| v25_48_q0          | 32       |
| v25_49_address0    | 10       |
| v25_49_q0          | 32       |
| v25_4_address0     | 10       |
| v25_4_q0           | 32       |
| v25_50_address0    | 10       |
| v25_50_q0          | 32       |
| v25_51_address0    | 10       |
| v25_51_q0          | 32       |
| v25_52_address0    | 10       |
| v25_52_q0          | 32       |
| v25_53_address0    | 10       |
| v25_53_q0          | 32       |
| v25_54_address0    | 10       |
| v25_54_q0          | 32       |
| v25_5_address0     | 10       |
| v25_5_q0           | 32       |
| v25_6_address0     | 10       |
| v25_6_q0           | 32       |
| v25_7_address0     | 10       |
| v25_7_q0           | 32       |
| v25_8_address0     | 10       |
| v25_8_q0           | 32       |
| v25_9_address0     | 10       |
| v25_9_q0           | 32       |
+--------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v24      | in        | float*   |
| v25      | in        | float*   |
| out_AB   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------------+---------+----------+
| Argument | HW Interface       | HW Type | HW Usage |
+----------+--------------------+---------+----------+
| v24      | v24_address0       | port    | offset   |
| v24      | v24_ce0            | port    |          |
| v24      | v24_q0             | port    |          |
| v25      | v25_0_address0     | port    | offset   |
| v25      | v25_0_ce0          | port    |          |
| v25      | v25_0_q0           | port    |          |
| v25      | v25_1_address0     | port    | offset   |
| v25      | v25_1_ce0          | port    |          |
| v25      | v25_1_q0           | port    |          |
| v25      | v25_2_address0     | port    | offset   |
| v25      | v25_2_ce0          | port    |          |
| v25      | v25_2_q0           | port    |          |
| v25      | v25_3_address0     | port    | offset   |
| v25      | v25_3_ce0          | port    |          |
| v25      | v25_3_q0           | port    |          |
| v25      | v25_4_address0     | port    | offset   |
| v25      | v25_4_ce0          | port    |          |
| v25      | v25_4_q0           | port    |          |
| v25      | v25_5_address0     | port    | offset   |
| v25      | v25_5_ce0          | port    |          |
| v25      | v25_5_q0           | port    |          |
| v25      | v25_6_address0     | port    | offset   |
| v25      | v25_6_ce0          | port    |          |
| v25      | v25_6_q0           | port    |          |
| v25      | v25_7_address0     | port    | offset   |
| v25      | v25_7_ce0          | port    |          |
| v25      | v25_7_q0           | port    |          |
| v25      | v25_8_address0     | port    | offset   |
| v25      | v25_8_ce0          | port    |          |
| v25      | v25_8_q0           | port    |          |
| v25      | v25_9_address0     | port    | offset   |
| v25      | v25_9_ce0          | port    |          |
| v25      | v25_9_q0           | port    |          |
| v25      | v25_10_address0    | port    | offset   |
| v25      | v25_10_ce0         | port    |          |
| v25      | v25_10_q0          | port    |          |
| v25      | v25_11_address0    | port    | offset   |
| v25      | v25_11_ce0         | port    |          |
| v25      | v25_11_q0          | port    |          |
| v25      | v25_12_address0    | port    | offset   |
| v25      | v25_12_ce0         | port    |          |
| v25      | v25_12_q0          | port    |          |
| v25      | v25_13_address0    | port    | offset   |
| v25      | v25_13_ce0         | port    |          |
| v25      | v25_13_q0          | port    |          |
| v25      | v25_14_address0    | port    | offset   |
| v25      | v25_14_ce0         | port    |          |
| v25      | v25_14_q0          | port    |          |
| v25      | v25_15_address0    | port    | offset   |
| v25      | v25_15_ce0         | port    |          |
| v25      | v25_15_q0          | port    |          |
| v25      | v25_16_address0    | port    | offset   |
| v25      | v25_16_ce0         | port    |          |
| v25      | v25_16_q0          | port    |          |
| v25      | v25_17_address0    | port    | offset   |
| v25      | v25_17_ce0         | port    |          |
| v25      | v25_17_q0          | port    |          |
| v25      | v25_18_address0    | port    | offset   |
| v25      | v25_18_ce0         | port    |          |
| v25      | v25_18_q0          | port    |          |
| v25      | v25_19_address0    | port    | offset   |
| v25      | v25_19_ce0         | port    |          |
| v25      | v25_19_q0          | port    |          |
| v25      | v25_20_address0    | port    | offset   |
| v25      | v25_20_ce0         | port    |          |
| v25      | v25_20_q0          | port    |          |
| v25      | v25_21_address0    | port    | offset   |
| v25      | v25_21_ce0         | port    |          |
| v25      | v25_21_q0          | port    |          |
| v25      | v25_22_address0    | port    | offset   |
| v25      | v25_22_ce0         | port    |          |
| v25      | v25_22_q0          | port    |          |
| v25      | v25_23_address0    | port    | offset   |
| v25      | v25_23_ce0         | port    |          |
| v25      | v25_23_q0          | port    |          |
| v25      | v25_24_address0    | port    | offset   |
| v25      | v25_24_ce0         | port    |          |
| v25      | v25_24_q0          | port    |          |
| v25      | v25_25_address0    | port    | offset   |
| v25      | v25_25_ce0         | port    |          |
| v25      | v25_25_q0          | port    |          |
| v25      | v25_26_address0    | port    | offset   |
| v25      | v25_26_ce0         | port    |          |
| v25      | v25_26_q0          | port    |          |
| v25      | v25_27_address0    | port    | offset   |
| v25      | v25_27_ce0         | port    |          |
| v25      | v25_27_q0          | port    |          |
| v25      | v25_28_address0    | port    | offset   |
| v25      | v25_28_ce0         | port    |          |
| v25      | v25_28_q0          | port    |          |
| v25      | v25_29_address0    | port    | offset   |
| v25      | v25_29_ce0         | port    |          |
| v25      | v25_29_q0          | port    |          |
| v25      | v25_30_address0    | port    | offset   |
| v25      | v25_30_ce0         | port    |          |
| v25      | v25_30_q0          | port    |          |
| v25      | v25_31_address0    | port    | offset   |
| v25      | v25_31_ce0         | port    |          |
| v25      | v25_31_q0          | port    |          |
| v25      | v25_32_address0    | port    | offset   |
| v25      | v25_32_ce0         | port    |          |
| v25      | v25_32_q0          | port    |          |
| v25      | v25_33_address0    | port    | offset   |
| v25      | v25_33_ce0         | port    |          |
| v25      | v25_33_q0          | port    |          |
| v25      | v25_34_address0    | port    | offset   |
| v25      | v25_34_ce0         | port    |          |
| v25      | v25_34_q0          | port    |          |
| v25      | v25_35_address0    | port    | offset   |
| v25      | v25_35_ce0         | port    |          |
| v25      | v25_35_q0          | port    |          |
| v25      | v25_36_address0    | port    | offset   |
| v25      | v25_36_ce0         | port    |          |
| v25      | v25_36_q0          | port    |          |
| v25      | v25_37_address0    | port    | offset   |
| v25      | v25_37_ce0         | port    |          |
| v25      | v25_37_q0          | port    |          |
| v25      | v25_38_address0    | port    | offset   |
| v25      | v25_38_ce0         | port    |          |
| v25      | v25_38_q0          | port    |          |
| v25      | v25_39_address0    | port    | offset   |
| v25      | v25_39_ce0         | port    |          |
| v25      | v25_39_q0          | port    |          |
| v25      | v25_40_address0    | port    | offset   |
| v25      | v25_40_ce0         | port    |          |
| v25      | v25_40_q0          | port    |          |
| v25      | v25_41_address0    | port    | offset   |
| v25      | v25_41_ce0         | port    |          |
| v25      | v25_41_q0          | port    |          |
| v25      | v25_42_address0    | port    | offset   |
| v25      | v25_42_ce0         | port    |          |
| v25      | v25_42_q0          | port    |          |
| v25      | v25_43_address0    | port    | offset   |
| v25      | v25_43_ce0         | port    |          |
| v25      | v25_43_q0          | port    |          |
| v25      | v25_44_address0    | port    | offset   |
| v25      | v25_44_ce0         | port    |          |
| v25      | v25_44_q0          | port    |          |
| v25      | v25_45_address0    | port    | offset   |
| v25      | v25_45_ce0         | port    |          |
| v25      | v25_45_q0          | port    |          |
| v25      | v25_46_address0    | port    | offset   |
| v25      | v25_46_ce0         | port    |          |
| v25      | v25_46_q0          | port    |          |
| v25      | v25_47_address0    | port    | offset   |
| v25      | v25_47_ce0         | port    |          |
| v25      | v25_47_q0          | port    |          |
| v25      | v25_48_address0    | port    | offset   |
| v25      | v25_48_ce0         | port    |          |
| v25      | v25_48_q0          | port    |          |
| v25      | v25_49_address0    | port    | offset   |
| v25      | v25_49_ce0         | port    |          |
| v25      | v25_49_q0          | port    |          |
| v25      | v25_50_address0    | port    | offset   |
| v25      | v25_50_ce0         | port    |          |
| v25      | v25_50_q0          | port    |          |
| v25      | v25_51_address0    | port    | offset   |
| v25      | v25_51_ce0         | port    |          |
| v25      | v25_51_q0          | port    |          |
| v25      | v25_52_address0    | port    | offset   |
| v25      | v25_52_ce0         | port    |          |
| v25      | v25_52_q0          | port    |          |
| v25      | v25_53_address0    | port    | offset   |
| v25      | v25_53_ce0         | port    |          |
| v25      | v25_53_q0          | port    |          |
| v25      | v25_54_address0    | port    | offset   |
| v25      | v25_54_ce0         | port    |          |
| v25      | v25_54_q0          | port    |          |
| out_AB   | out_AB_0_address0  | port    | offset   |
| out_AB   | out_AB_0_ce0       | port    |          |
| out_AB   | out_AB_0_we0       | port    |          |
| out_AB   | out_AB_0_d0        | port    |          |
| out_AB   | out_AB_1_address0  | port    | offset   |
| out_AB   | out_AB_1_ce0       | port    |          |
| out_AB   | out_AB_1_we0       | port    |          |
| out_AB   | out_AB_1_d0        | port    |          |
| out_AB   | out_AB_2_address0  | port    | offset   |
| out_AB   | out_AB_2_ce0       | port    |          |
| out_AB   | out_AB_2_we0       | port    |          |
| out_AB   | out_AB_2_d0        | port    |          |
| out_AB   | out_AB_3_address0  | port    | offset   |
| out_AB   | out_AB_3_ce0       | port    |          |
| out_AB   | out_AB_3_we0       | port    |          |
| out_AB   | out_AB_3_d0        | port    |          |
| out_AB   | out_AB_4_address0  | port    | offset   |
| out_AB   | out_AB_4_ce0       | port    |          |
| out_AB   | out_AB_4_we0       | port    |          |
| out_AB   | out_AB_4_d0        | port    |          |
| out_AB   | out_AB_5_address0  | port    | offset   |
| out_AB   | out_AB_5_ce0       | port    |          |
| out_AB   | out_AB_5_we0       | port    |          |
| out_AB   | out_AB_5_d0        | port    |          |
| out_AB   | out_AB_6_address0  | port    | offset   |
| out_AB   | out_AB_6_ce0       | port    |          |
| out_AB   | out_AB_6_we0       | port    |          |
| out_AB   | out_AB_6_d0        | port    |          |
| out_AB   | out_AB_7_address0  | port    | offset   |
| out_AB   | out_AB_7_ce0       | port    |          |
| out_AB   | out_AB_7_we0       | port    |          |
| out_AB   | out_AB_7_d0        | port    |          |
| out_AB   | out_AB_8_address0  | port    | offset   |
| out_AB   | out_AB_8_ce0       | port    |          |
| out_AB   | out_AB_8_we0       | port    |          |
| out_AB   | out_AB_8_d0        | port    |          |
| out_AB   | out_AB_9_address0  | port    | offset   |
| out_AB   | out_AB_9_ce0       | port    |          |
| out_AB   | out_AB_9_we0       | port    |          |
| out_AB   | out_AB_9_d0        | port    |          |
| out_AB   | out_AB_10_address0 | port    | offset   |
| out_AB   | out_AB_10_ce0      | port    |          |
| out_AB   | out_AB_10_we0      | port    |          |
| out_AB   | out_AB_10_d0       | port    |          |
| out_AB   | out_AB_11_address0 | port    | offset   |
| out_AB   | out_AB_11_ce0      | port    |          |
| out_AB   | out_AB_11_we0      | port    |          |
| out_AB   | out_AB_11_d0       | port    |          |
| out_AB   | out_AB_12_address0 | port    | offset   |
| out_AB   | out_AB_12_ce0      | port    |          |
| out_AB   | out_AB_12_we0      | port    |          |
| out_AB   | out_AB_12_d0       | port    |          |
| out_AB   | out_AB_13_address0 | port    | offset   |
| out_AB   | out_AB_13_ce0      | port    |          |
| out_AB   | out_AB_13_we0      | port    |          |
| out_AB   | out_AB_13_d0       | port    |          |
| out_AB   | out_AB_14_address0 | port    | offset   |
| out_AB   | out_AB_14_ce0      | port    |          |
| out_AB   | out_AB_14_we0      | port    |          |
| out_AB   | out_AB_14_d0       | port    |          |
| out_AB   | out_AB_15_address0 | port    | offset   |
| out_AB   | out_AB_15_ce0      | port    |          |
| out_AB   | out_AB_15_we0      | port    |          |
| out_AB   | out_AB_15_d0       | port    |          |
| out_AB   | out_AB_16_address0 | port    | offset   |
| out_AB   | out_AB_16_ce0      | port    |          |
| out_AB   | out_AB_16_we0      | port    |          |
| out_AB   | out_AB_16_d0       | port    |          |
| out_AB   | out_AB_17_address0 | port    | offset   |
| out_AB   | out_AB_17_ce0      | port    |          |
| out_AB   | out_AB_17_we0      | port    |          |
| out_AB   | out_AB_17_d0       | port    |          |
| out_AB   | out_AB_18_address0 | port    | offset   |
| out_AB   | out_AB_18_ce0      | port    |          |
| out_AB   | out_AB_18_we0      | port    |          |
| out_AB   | out_AB_18_d0       | port    |          |
| out_AB   | out_AB_19_address0 | port    | offset   |
| out_AB   | out_AB_19_ce0      | port    |          |
| out_AB   | out_AB_19_we0      | port    |          |
| out_AB   | out_AB_19_d0       | port    |          |
| out_AB   | out_AB_20_address0 | port    | offset   |
| out_AB   | out_AB_20_ce0      | port    |          |
| out_AB   | out_AB_20_we0      | port    |          |
| out_AB   | out_AB_20_d0       | port    |          |
| out_AB   | out_AB_21_address0 | port    | offset   |
| out_AB   | out_AB_21_ce0      | port    |          |
| out_AB   | out_AB_21_we0      | port    |          |
| out_AB   | out_AB_21_d0       | port    |          |
| out_AB   | out_AB_22_address0 | port    | offset   |
| out_AB   | out_AB_22_ce0      | port    |          |
| out_AB   | out_AB_22_we0      | port    |          |
| out_AB   | out_AB_22_d0       | port    |          |
| out_AB   | out_AB_23_address0 | port    | offset   |
| out_AB   | out_AB_23_ce0      | port    |          |
| out_AB   | out_AB_23_we0      | port    |          |
| out_AB   | out_AB_23_d0       | port    |          |
| out_AB   | out_AB_24_address0 | port    | offset   |
| out_AB   | out_AB_24_ce0      | port    |          |
| out_AB   | out_AB_24_we0      | port    |          |
| out_AB   | out_AB_24_d0       | port    |          |
| out_AB   | out_AB_25_address0 | port    | offset   |
| out_AB   | out_AB_25_ce0      | port    |          |
| out_AB   | out_AB_25_we0      | port    |          |
| out_AB   | out_AB_25_d0       | port    |          |
| out_AB   | out_AB_26_address0 | port    | offset   |
| out_AB   | out_AB_26_ce0      | port    |          |
| out_AB   | out_AB_26_we0      | port    |          |
| out_AB   | out_AB_26_d0       | port    |          |
| out_AB   | out_AB_27_address0 | port    | offset   |
| out_AB   | out_AB_27_ce0      | port    |          |
| out_AB   | out_AB_27_we0      | port    |          |
| out_AB   | out_AB_27_d0       | port    |          |
| out_AB   | out_AB_28_address0 | port    | offset   |
| out_AB   | out_AB_28_ce0      | port    |          |
| out_AB   | out_AB_28_we0      | port    |          |
| out_AB   | out_AB_28_d0       | port    |          |
| out_AB   | out_AB_29_address0 | port    | offset   |
| out_AB   | out_AB_29_ce0      | port    |          |
| out_AB   | out_AB_29_we0      | port    |          |
| out_AB   | out_AB_29_d0       | port    |          |
| out_AB   | out_AB_30_address0 | port    | offset   |
| out_AB   | out_AB_30_ce0      | port    |          |
| out_AB   | out_AB_30_we0      | port    |          |
| out_AB   | out_AB_30_d0       | port    |          |
| out_AB   | out_AB_31_address0 | port    | offset   |
| out_AB   | out_AB_31_ce0      | port    |          |
| out_AB   | out_AB_31_we0      | port    |          |
| out_AB   | out_AB_31_d0       | port    |          |
| out_AB   | out_AB_32_address0 | port    | offset   |
| out_AB   | out_AB_32_ce0      | port    |          |
| out_AB   | out_AB_32_we0      | port    |          |
| out_AB   | out_AB_32_d0       | port    |          |
| out_AB   | out_AB_33_address0 | port    | offset   |
| out_AB   | out_AB_33_ce0      | port    |          |
| out_AB   | out_AB_33_we0      | port    |          |
| out_AB   | out_AB_33_d0       | port    |          |
| out_AB   | out_AB_34_address0 | port    | offset   |
| out_AB   | out_AB_34_ce0      | port    |          |
| out_AB   | out_AB_34_we0      | port    |          |
| out_AB   | out_AB_34_d0       | port    |          |
| out_AB   | out_AB_35_address0 | port    | offset   |
| out_AB   | out_AB_35_ce0      | port    |          |
| out_AB   | out_AB_35_we0      | port    |          |
| out_AB   | out_AB_35_d0       | port    |          |
| out_AB   | out_AB_36_address0 | port    | offset   |
| out_AB   | out_AB_36_ce0      | port    |          |
| out_AB   | out_AB_36_we0      | port    |          |
| out_AB   | out_AB_36_d0       | port    |          |
| out_AB   | out_AB_37_address0 | port    | offset   |
| out_AB   | out_AB_37_ce0      | port    |          |
| out_AB   | out_AB_37_we0      | port    |          |
| out_AB   | out_AB_37_d0       | port    |          |
| out_AB   | out_AB_38_address0 | port    | offset   |
| out_AB   | out_AB_38_ce0      | port    |          |
| out_AB   | out_AB_38_we0      | port    |          |
| out_AB   | out_AB_38_d0       | port    |          |
| out_AB   | out_AB_39_address0 | port    | offset   |
| out_AB   | out_AB_39_ce0      | port    |          |
| out_AB   | out_AB_39_we0      | port    |          |
| out_AB   | out_AB_39_d0       | port    |          |
| out_AB   | out_AB_40_address0 | port    | offset   |
| out_AB   | out_AB_40_ce0      | port    |          |
| out_AB   | out_AB_40_we0      | port    |          |
| out_AB   | out_AB_40_d0       | port    |          |
| out_AB   | out_AB_41_address0 | port    | offset   |
| out_AB   | out_AB_41_ce0      | port    |          |
| out_AB   | out_AB_41_we0      | port    |          |
| out_AB   | out_AB_41_d0       | port    |          |
| out_AB   | out_AB_42_address0 | port    | offset   |
| out_AB   | out_AB_42_ce0      | port    |          |
| out_AB   | out_AB_42_we0      | port    |          |
| out_AB   | out_AB_42_d0       | port    |          |
| out_AB   | out_AB_43_address0 | port    | offset   |
| out_AB   | out_AB_43_ce0      | port    |          |
| out_AB   | out_AB_43_we0      | port    |          |
| out_AB   | out_AB_43_d0       | port    |          |
| out_AB   | out_AB_44_address0 | port    | offset   |
| out_AB   | out_AB_44_ce0      | port    |          |
| out_AB   | out_AB_44_we0      | port    |          |
| out_AB   | out_AB_44_d0       | port    |          |
| out_AB   | out_AB_45_address0 | port    | offset   |
| out_AB   | out_AB_45_ce0      | port    |          |
| out_AB   | out_AB_45_we0      | port    |          |
| out_AB   | out_AB_45_d0       | port    |          |
| out_AB   | out_AB_46_address0 | port    | offset   |
| out_AB   | out_AB_46_ce0      | port    |          |
| out_AB   | out_AB_46_we0      | port    |          |
| out_AB   | out_AB_46_d0       | port    |          |
| out_AB   | out_AB_47_address0 | port    | offset   |
| out_AB   | out_AB_47_ce0      | port    |          |
| out_AB   | out_AB_47_we0      | port    |          |
| out_AB   | out_AB_47_d0       | port    |          |
| out_AB   | out_AB_48_address0 | port    | offset   |
| out_AB   | out_AB_48_ce0      | port    |          |
| out_AB   | out_AB_48_we0      | port    |          |
| out_AB   | out_AB_48_d0       | port    |          |
| out_AB   | out_AB_49_address0 | port    | offset   |
| out_AB   | out_AB_49_ce0      | port    |          |
| out_AB   | out_AB_49_we0      | port    |          |
| out_AB   | out_AB_49_d0       | port    |          |
| out_AB   | out_AB_50_address0 | port    | offset   |
| out_AB   | out_AB_50_ce0      | port    |          |
| out_AB   | out_AB_50_we0      | port    |          |
| out_AB   | out_AB_50_d0       | port    |          |
| out_AB   | out_AB_51_address0 | port    | offset   |
| out_AB   | out_AB_51_ce0      | port    |          |
| out_AB   | out_AB_51_we0      | port    |          |
| out_AB   | out_AB_51_d0       | port    |          |
| out_AB   | out_AB_52_address0 | port    | offset   |
| out_AB   | out_AB_52_ce0      | port    |          |
| out_AB   | out_AB_52_we0      | port    |          |
| out_AB   | out_AB_52_d0       | port    |          |
| out_AB   | out_AB_53_address0 | port    | offset   |
| out_AB   | out_AB_53_ce0      | port    |          |
| out_AB   | out_AB_53_we0      | port    |          |
| out_AB   | out_AB_53_d0       | port    |          |
| out_AB   | out_AB_54_address0 | port    | offset   |
| out_AB   | out_AB_54_ce0      | port    |          |
| out_AB   | out_AB_54_we0      | port    |          |
| out_AB   | out_AB_54_d0       | port    |          |
+----------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+------------+------+---------+---------+
| + kernel_gemm                          | 140 |        |            |      |         |         |
|  + mm1                                 | 140 |        |            |      |         |         |
|    add_ln23_fu_905_p2                  | -   |        | add_ln23   | add  | fabric  | 0       |
|    empty_12_fu_934_p2                  | -   |        | empty_12   | sub  | fabric  | 0       |
|   + mm1_Pipeline_l_j0_init             | 0   |        |            |      |         |         |
|     add_ln26_1_fu_940_p2               | -   |        | add_ln26_1 | add  | fabric  | 0       |
|     add_ln26_fu_1005_p2                | -   |        | add_ln26   | add  | fabric  | 0       |
|   + mm1_Pipeline_l_S_k0_0_k0_l_j0      | 140 |        |            |      |         |         |
|     add_ln31_2_fu_2074_p2              | -   |        | add_ln31_2 | add  | fabric  | 0       |
|     add_ln31_fu_2086_p2                | -   |        | add_ln31   | add  | fabric  | 0       |
|     add_ln31_1_fu_2165_p2              | -   |        | add_ln31_1 | add  | fabric  | 0       |
|     mul_8ns_10ns_17_1_1_U113           | -   |        | mul_ln36   | mul  | auto    | 0       |
|     add_ln36_fu_2178_p2                | -   |        | add_ln36   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U85  | 3   |        | v10        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_no_dsp_1_U84   | -   |        | v12        | fadd | fabric  | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U85  | 3   |        | v10_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U56 | 2   |        | v12_1      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U86  | 3   |        | v10_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U57 | 2   |        | v12_2      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U87  | 3   |        | v10_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U58 | 2   |        | v12_3      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U88  | 3   |        | v10_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U59 | 2   |        | v12_4      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U89  | 3   |        | v10_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U60 | 2   |        | v12_5      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U90  | 3   |        | v10_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U61 | 2   |        | v12_6      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U91  | 3   |        | v10_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U62 | 2   |        | v12_7      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U92  | 3   |        | v10_8      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U63 | 2   |        | v12_8      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93  | 3   |        | v10_9      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U64 | 2   |        | v12_9      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U94  | 3   |        | v10_10     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U65 | 2   |        | v12_10     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U95  | 3   |        | v10_11     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U66 | 2   |        | v12_11     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U96  | 3   |        | v10_12     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U67 | 2   |        | v12_12     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U97  | 3   |        | v10_13     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U68 | 2   |        | v12_13     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U98  | 3   |        | v10_14     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U69 | 2   |        | v12_14     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U99  | 3   |        | v10_15     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U70 | 2   |        | v12_15     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U100 | 3   |        | v10_16     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U71 | 2   |        | v12_16     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U101 | 3   |        | v10_17     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U72 | 2   |        | v12_17     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U102 | 3   |        | v10_18     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U73 | 2   |        | v12_18     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U103 | 3   |        | v10_19     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U74 | 2   |        | v12_19     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U104 | 3   |        | v10_20     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U75 | 2   |        | v12_20     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U105 | 3   |        | v10_21     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U76 | 2   |        | v12_21     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U106 | 3   |        | v10_22     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U77 | 2   |        | v12_22     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U107 | 3   |        | v10_23     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U78 | 2   |        | v12_23     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U108 | 3   |        | v10_24     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U79 | 2   |        | v12_24     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U109 | 3   |        | v10_25     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U80 | 2   |        | v12_25     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U110 | 3   |        | v10_26     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U81 | 2   |        | v12_26     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U111 | 3   |        | v10_27     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U82 | 2   |        | v12_27     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U112 | 3   |        | v10_28     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U83 | 2   |        | v12_28     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U86  | 3   |        | v10_29     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U56 | 2   |        | v12_29     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U87  | 3   |        | v10_30     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U57 | 2   |        | v12_30     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U88  | 3   |        | v10_31     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U58 | 2   |        | v12_31     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U89  | 3   |        | v10_32     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U59 | 2   |        | v12_32     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U90  | 3   |        | v10_33     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U60 | 2   |        | v12_33     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U91  | 3   |        | v10_34     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U61 | 2   |        | v12_34     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U92  | 3   |        | v10_35     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U62 | 2   |        | v12_35     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U93  | 3   |        | v10_36     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U63 | 2   |        | v12_36     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U94  | 3   |        | v10_37     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U64 | 2   |        | v12_37     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U95  | 3   |        | v10_38     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U65 | 2   |        | v12_38     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U96  | 3   |        | v10_39     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U66 | 2   |        | v12_39     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U97  | 3   |        | v10_40     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U67 | 2   |        | v12_40     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U98  | 3   |        | v10_41     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U68 | 2   |        | v12_41     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U99  | 3   |        | v10_42     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U69 | 2   |        | v12_42     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U100 | 3   |        | v10_43     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U70 | 2   |        | v12_43     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U101 | 3   |        | v10_44     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U71 | 2   |        | v12_44     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U102 | 3   |        | v10_45     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U72 | 2   |        | v12_45     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U103 | 3   |        | v10_46     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U73 | 2   |        | v12_46     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U104 | 3   |        | v10_47     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U74 | 2   |        | v12_47     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U105 | 3   |        | v10_48     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U75 | 2   |        | v12_48     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U106 | 3   |        | v10_49     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U76 | 2   |        | v12_49     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U107 | 3   |        | v10_50     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U77 | 2   |        | v12_50     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U108 | 3   |        | v10_51     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U78 | 2   |        | v12_51     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U109 | 3   |        | v10_52     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U79 | 2   |        | v12_52     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U110 | 3   |        | v10_53     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U80 | 2   |        | v12_53     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U111 | 3   |        | v10_54     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U81 | 2   |        | v12_54     | fadd | fulldsp | 6       |
|     add_ln32_fu_2134_p2                | -   |        | add_ln32   | add  | fabric  | 0       |
|   + mm1_Pipeline_l_j0_back             | 0   |        |            |      |         |         |
|     add_ln43_1_fu_1724_p2              | -   |        | add_ln43_1 | add  | fabric  | 0       |
|     add_ln47_fu_1808_p2                | -   |        | add_ln47   | add  | fabric  | 0       |
|     add_ln43_fu_1789_p2                | -   |        | add_ln43   | add  | fabric  | 0       |
+----------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + kernel_gemm | 0    | 0    |        |          |         |      |         |
|  + mm1        | 0    | 0    |        |          |         |      |         |
|    v4_U       | -    | -    |        | v4       | ram_1p  | auto | 1       |
|    v4_1_U     | -    | -    |        | v4_1     | ram_1p  | auto | 1       |
|    v4_2_U     | -    | -    |        | v4_2     | ram_1p  | auto | 1       |
|    v4_3_U     | -    | -    |        | v4_3     | ram_1p  | auto | 1       |
|    v4_4_U     | -    | -    |        | v4_4     | ram_1p  | auto | 1       |
|    v4_5_U     | -    | -    |        | v4_5     | ram_1p  | auto | 1       |
|    v4_6_U     | -    | -    |        | v4_6     | ram_1p  | auto | 1       |
|    v4_7_U     | -    | -    |        | v4_7     | ram_1p  | auto | 1       |
|    v4_8_U     | -    | -    |        | v4_8     | ram_1p  | auto | 1       |
|    v4_9_U     | -    | -    |        | v4_9     | ram_1p  | auto | 1       |
|    v4_10_U    | -    | -    |        | v4_10    | ram_1p  | auto | 1       |
|    v4_11_U    | -    | -    |        | v4_11    | ram_1p  | auto | 1       |
|    v4_12_U    | -    | -    |        | v4_12    | ram_1p  | auto | 1       |
|    v4_13_U    | -    | -    |        | v4_13    | ram_1p  | auto | 1       |
|    v4_14_U    | -    | -    |        | v4_14    | ram_1p  | auto | 1       |
|    v4_15_U    | -    | -    |        | v4_15    | ram_1p  | auto | 1       |
|    v4_16_U    | -    | -    |        | v4_16    | ram_1p  | auto | 1       |
|    v4_17_U    | -    | -    |        | v4_17    | ram_1p  | auto | 1       |
|    v4_18_U    | -    | -    |        | v4_18    | ram_1p  | auto | 1       |
|    v4_19_U    | -    | -    |        | v4_19    | ram_1p  | auto | 1       |
|    v4_20_U    | -    | -    |        | v4_20    | ram_1p  | auto | 1       |
|    v4_21_U    | -    | -    |        | v4_21    | ram_1p  | auto | 1       |
|    v4_22_U    | -    | -    |        | v4_22    | ram_1p  | auto | 1       |
|    v4_23_U    | -    | -    |        | v4_23    | ram_1p  | auto | 1       |
|    v4_24_U    | -    | -    |        | v4_24    | ram_1p  | auto | 1       |
|    v4_25_U    | -    | -    |        | v4_25    | ram_1p  | auto | 1       |
|    v4_26_U    | -    | -    |        | v4_26    | ram_1p  | auto | 1       |
|    v4_27_U    | -    | -    |        | v4_27    | ram_1p  | auto | 1       |
|    v4_28_U    | -    | -    |        | v4_28    | ram_1p  | auto | 1       |
|    v4_29_U    | -    | -    |        | v4_29    | ram_1p  | auto | 1       |
|    v4_30_U    | -    | -    |        | v4_30    | ram_1p  | auto | 1       |
|    v4_31_U    | -    | -    |        | v4_31    | ram_1p  | auto | 1       |
|    v4_32_U    | -    | -    |        | v4_32    | ram_1p  | auto | 1       |
|    v4_33_U    | -    | -    |        | v4_33    | ram_1p  | auto | 1       |
|    v4_34_U    | -    | -    |        | v4_34    | ram_1p  | auto | 1       |
|    v4_35_U    | -    | -    |        | v4_35    | ram_1p  | auto | 1       |
|    v4_36_U    | -    | -    |        | v4_36    | ram_1p  | auto | 1       |
|    v4_37_U    | -    | -    |        | v4_37    | ram_1p  | auto | 1       |
|    v4_38_U    | -    | -    |        | v4_38    | ram_1p  | auto | 1       |
|    v4_39_U    | -    | -    |        | v4_39    | ram_1p  | auto | 1       |
|    v4_40_U    | -    | -    |        | v4_40    | ram_1p  | auto | 1       |
|    v4_41_U    | -    | -    |        | v4_41    | ram_1p  | auto | 1       |
|    v4_42_U    | -    | -    |        | v4_42    | ram_1p  | auto | 1       |
|    v4_43_U    | -    | -    |        | v4_43    | ram_1p  | auto | 1       |
|    v4_44_U    | -    | -    |        | v4_44    | ram_1p  | auto | 1       |
|    v4_45_U    | -    | -    |        | v4_45    | ram_1p  | auto | 1       |
|    v4_46_U    | -    | -    |        | v4_46    | ram_1p  | auto | 1       |
|    v4_47_U    | -    | -    |        | v4_47    | ram_1p  | auto | 1       |
|    v4_48_U    | -    | -    |        | v4_48    | ram_1p  | auto | 1       |
|    v4_49_U    | -    | -    |        | v4_49    | ram_1p  | auto | 1       |
|    v4_50_U    | -    | -    |        | v4_50    | ram_1p  | auto | 1       |
|    v4_51_U    | -    | -    |        | v4_51    | ram_1p  | auto | 1       |
|    v4_52_U    | -    | -    |        | v4_52    | ram_1p  | auto | 1       |
|    v4_53_U    | -    | -    |        | v4_53    | ram_1p  | auto | 1       |
|    v4_54_U    | -    | -    |        | v4_54    | ram_1p  | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+----------------------------+
| Type            | Options                                 | Location                   |
+-----------------+-----------------------------------------+----------------------------+
| array_partition | variable=v1 type=cyclic factor=55 dim=2 | version2.cpp:21 in mm1, v1 |
| array_partition | variable=v2 type=cyclic factor=55 dim=2 | version2.cpp:22 in mm1, v2 |
| array_partition | variable=v4 type=cyclic factor=55 dim=1 | version2.cpp:25 in mm1, v4 |
| unroll          | factor=55                               | version2.cpp:27 in mm1     |
| pipeline        | II=1                                    | version2.cpp:28 in mm1     |
| pipeline        | II=1                                    | version2.cpp:33 in mm1     |
| unroll          | factor=55                               | version2.cpp:34 in mm1     |
| unroll          | factor=55                               | version2.cpp:44 in mm1     |
| pipeline        | II=1                                    | version2.cpp:45 in mm1     |
+-----------------+-----------------------------------------+----------------------------+


