tarted
grid
device HARD0
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        output LOGIC0,
        output LOGIC1 /* pragma PAP_ARC_INCREASE_PORT="output LOGIC1" */
    );
};
//grid device end

//grid device structure netlist started
structure netlist of HARD0
{
};
//grid device structure netlist end

timing hard0_tnl of HARD0
{
    LOGIC0 <= 1'b0;
    LOGIC1 <= 1'b1;
};
