Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot simulation_top_func_synth xil_defaultlib.simulation_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100011...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_7E=256'b0100000001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001000100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001100111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110011000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_06=256'b0100000000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_35=256'b0100000000...
Compiling module xil_defaultlib.blk_mem_rom
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="LOWER"...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="UPPER"...
Compiling module xil_defaultlib.blk_mem_gen_aram
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.DSP_LHRomMap
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.SCPU
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.CEGen
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.blk_mem_brr_buf
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.REGRAM
Compiling module xil_defaultlib.DSP
Compiling module xil_defaultlib.blk_mem_gen_cgram
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.blk_mem_gen_oam
Compiling module xil_defaultlib.SPPU
Compiling module xil_defaultlib.SPC700_ALU
Compiling module xil_defaultlib.SPC700_AddrGen
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SPC700
Compiling module xil_defaultlib.SMP
Compiling module xil_defaultlib.SNES
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.5,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.hdmi_tx_0_encode
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.hdmi_tx_0_encode__parameterized0
Compiling module xil_defaultlib.hdmi_tx_0_encode__parameterized1
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.hdmi_tx_0_serdes_10_to_1
Compiling module xil_defaultlib.hdmi_tx_0_serdes_10_to_1_0
Compiling module xil_defaultlib.hdmi_tx_0_serdes_10_to_1_1
Compiling module xil_defaultlib.hdmi_tx_0_serdes_10_to_1_2
Compiling module xil_defaultlib.hdmi_tx_0_srldelay
Compiling module xil_defaultlib.hdmi_tx_0_hdmi_tx_v1_0
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.main
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="LOWER"...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="UPPER"...
Compiling module xil_defaultlib.blk_mem_gen_vram
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="LOWER"...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="UPPER"...
Compiling module xil_defaultlib.WRAM
Compiling module xil_defaultlib.SNES_toplevel
Compiling module xil_defaultlib.simulation_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_top_func_synth
