$version Generated by VerilatedVcd $end
$date Wed Apr 12 16:19:46 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire 64 # in_x [63:0] $end
  $var wire 64 % in_y [63:0] $end
  $var wire  1 ) out_c $end
  $var wire 64 ' out_s [63:0] $end
  $scope module FulladderN $end
   $var wire 64 # in_x [63:0] $end
   $var wire 64 % in_y [63:0] $end
   $var wire  1 ) out_c $end
   $var wire 64 ' out_s [63:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b1111111111111111111111111111111100000000000000000000000000000000 #
b0000000000000000000000000000000011111111111111111111111111111111 %
b1111111111111111111111111111111111111111111111111111111111111111 '
0)
#2
b1111111111111111000000000000000011111111111111110000000000000000 #
b0000000000000000111111111111111100000000000000001111111111111111 %
#3
b1111111100000000111111110000000011111111000000001111111100000000 #
b0000000011111111000000001111111100000000111111110000000011111111 %
#4
b1111000011110000111100001111000011110000111100001111000011110000 #
b0000111100001111000011110000111100001111000011110000111100001111 %
#5
b1100110011001100110011001100110011001100110011001100110011001100 #
b0011001100110011001100110011001100110011001100110011001100110011 %
#6
b1010101010101010101010101010101010101010101010101010101010101010 #
b0101010101010101010101010101010101010101010101010101010101010101 %
#7
