#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 23 15:42:31 2021
# Process ID: 27108
# Current directory: E:/arch/reports/tijiao/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16340 E:\arch\reports\tijiao\lab05\lab05.xpr
# Log file: E:/arch/reports/tijiao/lab05/vivado.log
# Journal file: E:/arch/reports/tijiao/lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch/reports/tijiao/lab05/lab05.xpr
INFO: [Project 1-313] Project file moved from 'E:/arch/my_files/SSC_CS145/project_files/projects/lab05' since last save.
WARNING: [Project 1-312] File not found as 'E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Shift.v'; using path 'E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/pack/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 774.863 ; gain = 153.719
export_ip_user_files -of_objects  [get_files E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v] -no_script -reset -force -quiet
remove_files  E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v
remove_files  E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v
WARNING: [Vivado 12-818] No files matched 'E:/arch/my_files/SSC_CS145/project_files/projects/lab05/lab05.srcs/sources_1/new/Shift.v'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sources_1/imports/projects/lab04/lab04.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/imports/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/pack/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2844ffaa28ad4801ae3fa467961177c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Signext
Compiling module xil_defaultlib.Mux32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/arch/reports/tijiao/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -view {E:/arch/reports/tijiao/lab05/Top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/arch/reports/tijiao/lab05/Top_tb_behav.wcfg
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 827.543 ; gain = 20.668
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project E:/arch/reports/tijiao/lab06/lab06.xpr
INFO: [Project 1-313] Project file moved from 'E:/SSC_CS145/project_files/projects/lab06' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Flush.v', nor could it be found using path 'E:/SSC_CS145/project_files/projects/lab06/lab06.srcs/sources_1/new/Flush.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Shift.v', nor could it be found using path 'E:/SSC_CS145/project_files/projects/lab06/lab06.srcs/sources_1/imports/new/Shift.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Stall.v', nor could it be found using path 'E:/SSC_CS145/project_files/projects/lab06/lab06.srcs/sources_1/new/Stall.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/pack/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/InstMemory.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/InstMemory.v
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Mux32.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Mux32.v
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Mux5.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Mux5.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/pack/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1655e51ddf444b89cfbf658717bc3b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [E:/arch/reports/tijiao/lab06/lab06.srcs/sim_1/new/Top_tb.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch/reports/tijiao/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/pack/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1655e51ddf444b89cfbf658717bc3b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'Branch' [E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Top.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Signext
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 23 15:45:29 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/arch/reports/tijiao/lab06/lab06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 844.129 ; gain = 7.285
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Flush.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Flush.v
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Flush.v
WARNING: [Vivado 12-818] No files matched 'E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Flush.v'
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Shift.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/imports/new/Shift.v
export_ip_user_files -of_objects  [get_files E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Stall.v] -no_script -reset -force -quiet
remove_files  E:/arch/reports/tijiao/lab06/lab06.srcs/sources_1/new/Stall.v
save_wave_config {E:/arch/reports/tijiao/lab06/Top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/arch/reports/tijiao/lab06/Top_tb_behav.wcfg
set_property xsim.view E:/arch/reports/tijiao/lab06/Top_tb_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000ns
save_wave_config {E:/arch/reports/tijiao/lab06/Top_tb_behav.wcfg}
save_wave_config {E:/arch/reports/tijiao/lab06/Top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 15:47:48 2021...
