
gimbal_controller_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002930  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00002930  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000140  20000074  000029a4  00010074  2**2
                  ALLOC
  3 .stack        00002004  200001b4  00002ae4  00010074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010074  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000181ea  00000000  00000000  000100f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002a3b  00000000  00000000  000282e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000504d  00000000  00000000  0002ad1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000520  00000000  00000000  0002fd69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000578  00000000  00000000  00030289  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00012feb  00000000  00000000  00030801  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a5ad  00000000  00000000  000437ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005f280  00000000  00000000  0004dd99  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000011b8  00000000  00000000  000ad01c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021b8 	.word	0x200021b8
       4:	0000152d 	.word	0x0000152d
       8:	00001529 	.word	0x00001529
       c:	00001529 	.word	0x00001529
	...
      2c:	00001529 	.word	0x00001529
	...
      38:	00001529 	.word	0x00001529
      3c:	00001529 	.word	0x00001529
      40:	00001529 	.word	0x00001529
      44:	00001529 	.word	0x00001529
      48:	00001529 	.word	0x00001529
      4c:	00001529 	.word	0x00001529
      50:	00001529 	.word	0x00001529
      54:	00001529 	.word	0x00001529
      58:	00001529 	.word	0x00001529
      5c:	000005f1 	.word	0x000005f1
      60:	00000601 	.word	0x00000601
      64:	00000611 	.word	0x00000611
      68:	00000621 	.word	0x00000621
      6c:	00000631 	.word	0x00000631
      70:	00000641 	.word	0x00000641
      74:	00000d89 	.word	0x00000d89
      78:	00000d99 	.word	0x00000d99
      7c:	00000da9 	.word	0x00000da9
      80:	00000db9 	.word	0x00000db9
      84:	00000dc9 	.word	0x00000dc9
      88:	00000dd9 	.word	0x00000dd9
      8c:	00000de9 	.word	0x00000de9
      90:	00000df9 	.word	0x00000df9
      94:	00001529 	.word	0x00001529
      98:	00001529 	.word	0x00001529
      9c:	00001529 	.word	0x00001529
      a0:	00001529 	.word	0x00001529

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000074 	.word	0x20000074
      c4:	00000000 	.word	0x00000000
      c8:	00002930 	.word	0x00002930

000000cc <frame_dummy>:
      cc:	b508      	push	{r3, lr}
      ce:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4807      	ldr	r0, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4908      	ldr	r1, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x20>
      e4:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e6:	2b00      	cmp	r3, #0
      e8:	d000      	beq.n	ec <frame_dummy+0x20>
      ea:	4798      	blx	r3
      ec:	bd08      	pop	{r3, pc}
      ee:	46c0      	nop			; (mov r8, r8)
      f0:	00000000 	.word	0x00000000
      f4:	00002930 	.word	0x00002930
      f8:	20000078 	.word	0x20000078
      fc:	00002930 	.word	0x00002930
     100:	00000000 	.word	0x00000000

00000104 <delay_init>:
     104:	b510      	push	{r4, lr}
     106:	2000      	movs	r0, #0
     108:	4b08      	ldr	r3, [pc, #32]	; (12c <delay_init+0x28>)
     10a:	4798      	blx	r3
     10c:	4c08      	ldr	r4, [pc, #32]	; (130 <delay_init+0x2c>)
     10e:	21fa      	movs	r1, #250	; 0xfa
     110:	0089      	lsls	r1, r1, #2
     112:	47a0      	blx	r4
     114:	4b07      	ldr	r3, [pc, #28]	; (134 <delay_init+0x30>)
     116:	6018      	str	r0, [r3, #0]
     118:	21fa      	movs	r1, #250	; 0xfa
     11a:	0089      	lsls	r1, r1, #2
     11c:	47a0      	blx	r4
     11e:	4b06      	ldr	r3, [pc, #24]	; (138 <delay_init+0x34>)
     120:	6018      	str	r0, [r3, #0]
     122:	2205      	movs	r2, #5
     124:	4b05      	ldr	r3, [pc, #20]	; (13c <delay_init+0x38>)
     126:	601a      	str	r2, [r3, #0]
     128:	bd10      	pop	{r4, pc}
     12a:	46c0      	nop			; (mov r8, r8)
     12c:	000012e1 	.word	0x000012e1
     130:	00001b69 	.word	0x00001b69
     134:	20000004 	.word	0x20000004
     138:	20000000 	.word	0x20000000
     13c:	e000e010 	.word	0xe000e010

00000140 <delay_cycles_us>:
     140:	b530      	push	{r4, r5, lr}
     142:	4b08      	ldr	r3, [pc, #32]	; (164 <delay_cycles_us+0x24>)
     144:	681c      	ldr	r4, [r3, #0]
     146:	4a08      	ldr	r2, [pc, #32]	; (168 <delay_cycles_us+0x28>)
     148:	2500      	movs	r5, #0
     14a:	2180      	movs	r1, #128	; 0x80
     14c:	0249      	lsls	r1, r1, #9
     14e:	e006      	b.n	15e <delay_cycles_us+0x1e>
     150:	2c00      	cmp	r4, #0
     152:	d004      	beq.n	15e <delay_cycles_us+0x1e>
     154:	6054      	str	r4, [r2, #4]
     156:	6095      	str	r5, [r2, #8]
     158:	6813      	ldr	r3, [r2, #0]
     15a:	420b      	tst	r3, r1
     15c:	d0fc      	beq.n	158 <delay_cycles_us+0x18>
     15e:	3801      	subs	r0, #1
     160:	d2f6      	bcs.n	150 <delay_cycles_us+0x10>
     162:	bd30      	pop	{r4, r5, pc}
     164:	20000000 	.word	0x20000000
     168:	e000e010 	.word	0xe000e010

0000016c <delay_cycles_ms>:
     16c:	b530      	push	{r4, r5, lr}
     16e:	4b08      	ldr	r3, [pc, #32]	; (190 <delay_cycles_ms+0x24>)
     170:	681c      	ldr	r4, [r3, #0]
     172:	4a08      	ldr	r2, [pc, #32]	; (194 <delay_cycles_ms+0x28>)
     174:	2500      	movs	r5, #0
     176:	2180      	movs	r1, #128	; 0x80
     178:	0249      	lsls	r1, r1, #9
     17a:	e006      	b.n	18a <delay_cycles_ms+0x1e>
     17c:	2c00      	cmp	r4, #0
     17e:	d004      	beq.n	18a <delay_cycles_ms+0x1e>
     180:	6054      	str	r4, [r2, #4]
     182:	6095      	str	r5, [r2, #8]
     184:	6813      	ldr	r3, [r2, #0]
     186:	420b      	tst	r3, r1
     188:	d0fc      	beq.n	184 <delay_cycles_ms+0x18>
     18a:	3801      	subs	r0, #1
     18c:	d2f6      	bcs.n	17c <delay_cycles_ms+0x10>
     18e:	bd30      	pop	{r4, r5, pc}
     190:	20000004 	.word	0x20000004
     194:	e000e010 	.word	0xe000e010

00000198 <_sercom_get_sync_baud_val>:
     198:	b510      	push	{r4, lr}
     19a:	1c03      	adds	r3, r0, #0
     19c:	0849      	lsrs	r1, r1, #1
     19e:	2040      	movs	r0, #64	; 0x40
     1a0:	4299      	cmp	r1, r3
     1a2:	d30c      	bcc.n	1be <_sercom_get_sync_baud_val+0x26>
     1a4:	2400      	movs	r4, #0
     1a6:	1ac9      	subs	r1, r1, r3
     1a8:	1c60      	adds	r0, r4, #1
     1aa:	b280      	uxth	r0, r0
     1ac:	428b      	cmp	r3, r1
     1ae:	d801      	bhi.n	1b4 <_sercom_get_sync_baud_val+0x1c>
     1b0:	1c04      	adds	r4, r0, #0
     1b2:	e7f8      	b.n	1a6 <_sercom_get_sync_baud_val+0xe>
     1b4:	2040      	movs	r0, #64	; 0x40
     1b6:	2cff      	cmp	r4, #255	; 0xff
     1b8:	d801      	bhi.n	1be <_sercom_get_sync_baud_val+0x26>
     1ba:	8014      	strh	r4, [r2, #0]
     1bc:	2000      	movs	r0, #0
     1be:	bd10      	pop	{r4, pc}

000001c0 <_sercom_get_async_baud_val>:
     1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1c2:	465f      	mov	r7, fp
     1c4:	4656      	mov	r6, sl
     1c6:	464d      	mov	r5, r9
     1c8:	4644      	mov	r4, r8
     1ca:	b4f0      	push	{r4, r5, r6, r7}
     1cc:	b087      	sub	sp, #28
     1ce:	1c06      	adds	r6, r0, #0
     1d0:	1c0d      	adds	r5, r1, #0
     1d2:	9204      	str	r2, [sp, #16]
     1d4:	aa10      	add	r2, sp, #64	; 0x40
     1d6:	7810      	ldrb	r0, [r2, #0]
     1d8:	1c32      	adds	r2, r6, #0
     1da:	4342      	muls	r2, r0
     1dc:	2440      	movs	r4, #64	; 0x40
     1de:	428a      	cmp	r2, r1
     1e0:	d900      	bls.n	1e4 <_sercom_get_async_baud_val+0x24>
     1e2:	e0b3      	b.n	34c <_sercom_get_async_baud_val+0x18c>
     1e4:	2b00      	cmp	r3, #0
     1e6:	d14b      	bne.n	280 <_sercom_get_async_baud_val+0xc0>
     1e8:	2100      	movs	r1, #0
     1ea:	1c32      	adds	r2, r6, #0
     1ec:	4c5e      	ldr	r4, [pc, #376]	; (368 <_sercom_get_async_baud_val+0x1a8>)
     1ee:	47a0      	blx	r4
     1f0:	4683      	mov	fp, r0
     1f2:	1c2e      	adds	r6, r5, #0
     1f4:	2700      	movs	r7, #0
     1f6:	2000      	movs	r0, #0
     1f8:	2100      	movs	r1, #0
     1fa:	2200      	movs	r2, #0
     1fc:	2300      	movs	r3, #0
     1fe:	243f      	movs	r4, #63	; 0x3f
     200:	46a4      	mov	ip, r4
     202:	2501      	movs	r5, #1
     204:	46a8      	mov	r8, r5
     206:	9002      	str	r0, [sp, #8]
     208:	9103      	str	r1, [sp, #12]
     20a:	4661      	mov	r1, ip
     20c:	3920      	subs	r1, #32
     20e:	d403      	bmi.n	218 <_sercom_get_async_baud_val+0x58>
     210:	4640      	mov	r0, r8
     212:	4088      	lsls	r0, r1
     214:	4681      	mov	r9, r0
     216:	e005      	b.n	224 <_sercom_get_async_baud_val+0x64>
     218:	2120      	movs	r1, #32
     21a:	4665      	mov	r5, ip
     21c:	1b4c      	subs	r4, r1, r5
     21e:	4640      	mov	r0, r8
     220:	40e0      	lsrs	r0, r4
     222:	4681      	mov	r9, r0
     224:	4641      	mov	r1, r8
     226:	4664      	mov	r4, ip
     228:	40a1      	lsls	r1, r4
     22a:	468a      	mov	sl, r1
     22c:	1c10      	adds	r0, r2, #0
     22e:	1c19      	adds	r1, r3, #0
     230:	1880      	adds	r0, r0, r2
     232:	4159      	adcs	r1, r3
     234:	1c02      	adds	r2, r0, #0
     236:	1c0b      	adds	r3, r1, #0
     238:	465d      	mov	r5, fp
     23a:	464c      	mov	r4, r9
     23c:	4225      	tst	r5, r4
     23e:	d002      	beq.n	246 <_sercom_get_async_baud_val+0x86>
     240:	4642      	mov	r2, r8
     242:	4302      	orrs	r2, r0
     244:	1c0b      	adds	r3, r1, #0
     246:	429f      	cmp	r7, r3
     248:	d80c      	bhi.n	264 <_sercom_get_async_baud_val+0xa4>
     24a:	d101      	bne.n	250 <_sercom_get_async_baud_val+0x90>
     24c:	4296      	cmp	r6, r2
     24e:	d809      	bhi.n	264 <_sercom_get_async_baud_val+0xa4>
     250:	1b92      	subs	r2, r2, r6
     252:	41bb      	sbcs	r3, r7
     254:	4650      	mov	r0, sl
     256:	9d02      	ldr	r5, [sp, #8]
     258:	4328      	orrs	r0, r5
     25a:	4649      	mov	r1, r9
     25c:	9c03      	ldr	r4, [sp, #12]
     25e:	4321      	orrs	r1, r4
     260:	9002      	str	r0, [sp, #8]
     262:	9103      	str	r1, [sp, #12]
     264:	4665      	mov	r5, ip
     266:	3d01      	subs	r5, #1
     268:	46ac      	mov	ip, r5
     26a:	d2ce      	bcs.n	20a <_sercom_get_async_baud_val+0x4a>
     26c:	9802      	ldr	r0, [sp, #8]
     26e:	9903      	ldr	r1, [sp, #12]
     270:	4b3c      	ldr	r3, [pc, #240]	; (364 <_sercom_get_async_baud_val+0x1a4>)
     272:	4a3b      	ldr	r2, [pc, #236]	; (360 <_sercom_get_async_baud_val+0x1a0>)
     274:	1a12      	subs	r2, r2, r0
     276:	418b      	sbcs	r3, r1
     278:	0c12      	lsrs	r2, r2, #16
     27a:	041b      	lsls	r3, r3, #16
     27c:	431a      	orrs	r2, r3
     27e:	e062      	b.n	346 <_sercom_get_async_baud_val+0x186>
     280:	2200      	movs	r2, #0
     282:	2b01      	cmp	r3, #1
     284:	d15f      	bne.n	346 <_sercom_get_async_baud_val+0x186>
     286:	0f4f      	lsrs	r7, r1, #29
     288:	46b9      	mov	r9, r7
     28a:	00cd      	lsls	r5, r1, #3
     28c:	46ab      	mov	fp, r5
     28e:	2100      	movs	r1, #0
     290:	1c32      	adds	r2, r6, #0
     292:	2300      	movs	r3, #0
     294:	4c34      	ldr	r4, [pc, #208]	; (368 <_sercom_get_async_baud_val+0x1a8>)
     296:	47a0      	blx	r4
     298:	1c06      	adds	r6, r0, #0
     29a:	1c0f      	adds	r7, r1, #0
     29c:	2300      	movs	r3, #0
     29e:	2501      	movs	r5, #1
     2a0:	9602      	str	r6, [sp, #8]
     2a2:	9703      	str	r7, [sp, #12]
     2a4:	469a      	mov	sl, r3
     2a6:	4650      	mov	r0, sl
     2a8:	b2c0      	uxtb	r0, r0
     2aa:	9005      	str	r0, [sp, #20]
     2ac:	2100      	movs	r1, #0
     2ae:	4688      	mov	r8, r1
     2b0:	2200      	movs	r2, #0
     2b2:	2300      	movs	r3, #0
     2b4:	243f      	movs	r4, #63	; 0x3f
     2b6:	1c27      	adds	r7, r4, #0
     2b8:	3f20      	subs	r7, #32
     2ba:	d403      	bmi.n	2c4 <_sercom_get_async_baud_val+0x104>
     2bc:	1c2e      	adds	r6, r5, #0
     2be:	40be      	lsls	r6, r7
     2c0:	9601      	str	r6, [sp, #4]
     2c2:	e004      	b.n	2ce <_sercom_get_async_baud_val+0x10e>
     2c4:	2020      	movs	r0, #32
     2c6:	1b07      	subs	r7, r0, r4
     2c8:	1c29      	adds	r1, r5, #0
     2ca:	40f9      	lsrs	r1, r7
     2cc:	9101      	str	r1, [sp, #4]
     2ce:	1c2e      	adds	r6, r5, #0
     2d0:	40a6      	lsls	r6, r4
     2d2:	9600      	str	r6, [sp, #0]
     2d4:	1c10      	adds	r0, r2, #0
     2d6:	1c19      	adds	r1, r3, #0
     2d8:	1880      	adds	r0, r0, r2
     2da:	4159      	adcs	r1, r3
     2dc:	1c02      	adds	r2, r0, #0
     2de:	1c0b      	adds	r3, r1, #0
     2e0:	465f      	mov	r7, fp
     2e2:	4037      	ands	r7, r6
     2e4:	46bc      	mov	ip, r7
     2e6:	9e01      	ldr	r6, [sp, #4]
     2e8:	464f      	mov	r7, r9
     2ea:	403e      	ands	r6, r7
     2ec:	4667      	mov	r7, ip
     2ee:	433e      	orrs	r6, r7
     2f0:	d002      	beq.n	2f8 <_sercom_get_async_baud_val+0x138>
     2f2:	1c2a      	adds	r2, r5, #0
     2f4:	4302      	orrs	r2, r0
     2f6:	1c0b      	adds	r3, r1, #0
     2f8:	9803      	ldr	r0, [sp, #12]
     2fa:	4298      	cmp	r0, r3
     2fc:	d80b      	bhi.n	316 <_sercom_get_async_baud_val+0x156>
     2fe:	d102      	bne.n	306 <_sercom_get_async_baud_val+0x146>
     300:	9902      	ldr	r1, [sp, #8]
     302:	4291      	cmp	r1, r2
     304:	d807      	bhi.n	316 <_sercom_get_async_baud_val+0x156>
     306:	9e02      	ldr	r6, [sp, #8]
     308:	9f03      	ldr	r7, [sp, #12]
     30a:	1b92      	subs	r2, r2, r6
     30c:	41bb      	sbcs	r3, r7
     30e:	4647      	mov	r7, r8
     310:	9800      	ldr	r0, [sp, #0]
     312:	4307      	orrs	r7, r0
     314:	46b8      	mov	r8, r7
     316:	3c01      	subs	r4, #1
     318:	d2cd      	bcs.n	2b6 <_sercom_get_async_baud_val+0xf6>
     31a:	4641      	mov	r1, r8
     31c:	4652      	mov	r2, sl
     31e:	1a8b      	subs	r3, r1, r2
     320:	08db      	lsrs	r3, r3, #3
     322:	4c12      	ldr	r4, [pc, #72]	; (36c <_sercom_get_async_baud_val+0x1ac>)
     324:	42a3      	cmp	r3, r4
     326:	d908      	bls.n	33a <_sercom_get_async_baud_val+0x17a>
     328:	9a05      	ldr	r2, [sp, #20]
     32a:	3201      	adds	r2, #1
     32c:	b2d2      	uxtb	r2, r2
     32e:	9205      	str	r2, [sp, #20]
     330:	2601      	movs	r6, #1
     332:	44b2      	add	sl, r6
     334:	4657      	mov	r7, sl
     336:	2f08      	cmp	r7, #8
     338:	d1b5      	bne.n	2a6 <_sercom_get_async_baud_val+0xe6>
     33a:	2440      	movs	r4, #64	; 0x40
     33c:	9805      	ldr	r0, [sp, #20]
     33e:	2808      	cmp	r0, #8
     340:	d004      	beq.n	34c <_sercom_get_async_baud_val+0x18c>
     342:	0342      	lsls	r2, r0, #13
     344:	431a      	orrs	r2, r3
     346:	9c04      	ldr	r4, [sp, #16]
     348:	8022      	strh	r2, [r4, #0]
     34a:	2400      	movs	r4, #0
     34c:	1c20      	adds	r0, r4, #0
     34e:	b007      	add	sp, #28
     350:	bc3c      	pop	{r2, r3, r4, r5}
     352:	4690      	mov	r8, r2
     354:	4699      	mov	r9, r3
     356:	46a2      	mov	sl, r4
     358:	46ab      	mov	fp, r5
     35a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     35c:	46c0      	nop			; (mov r8, r8)
     35e:	46c0      	nop			; (mov r8, r8)
     360:	00000000 	.word	0x00000000
     364:	00000001 	.word	0x00000001
     368:	00001c09 	.word	0x00001c09
     36c:	00001fff 	.word	0x00001fff

00000370 <sercom_set_gclk_generator>:
     370:	b510      	push	{r4, lr}
     372:	b082      	sub	sp, #8
     374:	1c04      	adds	r4, r0, #0
     376:	4b0f      	ldr	r3, [pc, #60]	; (3b4 <sercom_set_gclk_generator+0x44>)
     378:	781b      	ldrb	r3, [r3, #0]
     37a:	2b00      	cmp	r3, #0
     37c:	d001      	beq.n	382 <sercom_set_gclk_generator+0x12>
     37e:	2900      	cmp	r1, #0
     380:	d00d      	beq.n	39e <sercom_set_gclk_generator+0x2e>
     382:	a901      	add	r1, sp, #4
     384:	700c      	strb	r4, [r1, #0]
     386:	200c      	movs	r0, #12
     388:	4b0b      	ldr	r3, [pc, #44]	; (3b8 <sercom_set_gclk_generator+0x48>)
     38a:	4798      	blx	r3
     38c:	200c      	movs	r0, #12
     38e:	4b0b      	ldr	r3, [pc, #44]	; (3bc <sercom_set_gclk_generator+0x4c>)
     390:	4798      	blx	r3
     392:	4b08      	ldr	r3, [pc, #32]	; (3b4 <sercom_set_gclk_generator+0x44>)
     394:	705c      	strb	r4, [r3, #1]
     396:	2201      	movs	r2, #1
     398:	701a      	strb	r2, [r3, #0]
     39a:	2000      	movs	r0, #0
     39c:	e007      	b.n	3ae <sercom_set_gclk_generator+0x3e>
     39e:	4b05      	ldr	r3, [pc, #20]	; (3b4 <sercom_set_gclk_generator+0x44>)
     3a0:	785a      	ldrb	r2, [r3, #1]
     3a2:	201d      	movs	r0, #29
     3a4:	1b14      	subs	r4, r2, r4
     3a6:	1e62      	subs	r2, r4, #1
     3a8:	4194      	sbcs	r4, r2
     3aa:	4264      	negs	r4, r4
     3ac:	4020      	ands	r0, r4
     3ae:	b002      	add	sp, #8
     3b0:	bd10      	pop	{r4, pc}
     3b2:	46c0      	nop			; (mov r8, r8)
     3b4:	20000090 	.word	0x20000090
     3b8:	000013f9 	.word	0x000013f9
     3bc:	0000136d 	.word	0x0000136d

000003c0 <_sercom_get_default_pad>:
     3c0:	4b44      	ldr	r3, [pc, #272]	; (4d4 <_sercom_get_default_pad+0x114>)
     3c2:	4298      	cmp	r0, r3
     3c4:	d033      	beq.n	42e <_sercom_get_default_pad+0x6e>
     3c6:	d806      	bhi.n	3d6 <_sercom_get_default_pad+0x16>
     3c8:	4b43      	ldr	r3, [pc, #268]	; (4d8 <_sercom_get_default_pad+0x118>)
     3ca:	4298      	cmp	r0, r3
     3cc:	d00d      	beq.n	3ea <_sercom_get_default_pad+0x2a>
     3ce:	4b43      	ldr	r3, [pc, #268]	; (4dc <_sercom_get_default_pad+0x11c>)
     3d0:	4298      	cmp	r0, r3
     3d2:	d01b      	beq.n	40c <_sercom_get_default_pad+0x4c>
     3d4:	e06f      	b.n	4b6 <_sercom_get_default_pad+0xf6>
     3d6:	4b42      	ldr	r3, [pc, #264]	; (4e0 <_sercom_get_default_pad+0x120>)
     3d8:	4298      	cmp	r0, r3
     3da:	d04a      	beq.n	472 <_sercom_get_default_pad+0xb2>
     3dc:	4b41      	ldr	r3, [pc, #260]	; (4e4 <_sercom_get_default_pad+0x124>)
     3de:	4298      	cmp	r0, r3
     3e0:	d058      	beq.n	494 <_sercom_get_default_pad+0xd4>
     3e2:	4b41      	ldr	r3, [pc, #260]	; (4e8 <_sercom_get_default_pad+0x128>)
     3e4:	4298      	cmp	r0, r3
     3e6:	d166      	bne.n	4b6 <_sercom_get_default_pad+0xf6>
     3e8:	e032      	b.n	450 <_sercom_get_default_pad+0x90>
     3ea:	2901      	cmp	r1, #1
     3ec:	d065      	beq.n	4ba <_sercom_get_default_pad+0xfa>
     3ee:	2900      	cmp	r1, #0
     3f0:	d004      	beq.n	3fc <_sercom_get_default_pad+0x3c>
     3f2:	2902      	cmp	r1, #2
     3f4:	d006      	beq.n	404 <_sercom_get_default_pad+0x44>
     3f6:	2903      	cmp	r1, #3
     3f8:	d006      	beq.n	408 <_sercom_get_default_pad+0x48>
     3fa:	e001      	b.n	400 <_sercom_get_default_pad+0x40>
     3fc:	483b      	ldr	r0, [pc, #236]	; (4ec <_sercom_get_default_pad+0x12c>)
     3fe:	e067      	b.n	4d0 <_sercom_get_default_pad+0x110>
     400:	2000      	movs	r0, #0
     402:	e065      	b.n	4d0 <_sercom_get_default_pad+0x110>
     404:	483a      	ldr	r0, [pc, #232]	; (4f0 <_sercom_get_default_pad+0x130>)
     406:	e063      	b.n	4d0 <_sercom_get_default_pad+0x110>
     408:	483a      	ldr	r0, [pc, #232]	; (4f4 <_sercom_get_default_pad+0x134>)
     40a:	e061      	b.n	4d0 <_sercom_get_default_pad+0x110>
     40c:	2901      	cmp	r1, #1
     40e:	d056      	beq.n	4be <_sercom_get_default_pad+0xfe>
     410:	2900      	cmp	r1, #0
     412:	d004      	beq.n	41e <_sercom_get_default_pad+0x5e>
     414:	2902      	cmp	r1, #2
     416:	d006      	beq.n	426 <_sercom_get_default_pad+0x66>
     418:	2903      	cmp	r1, #3
     41a:	d006      	beq.n	42a <_sercom_get_default_pad+0x6a>
     41c:	e001      	b.n	422 <_sercom_get_default_pad+0x62>
     41e:	2003      	movs	r0, #3
     420:	e056      	b.n	4d0 <_sercom_get_default_pad+0x110>
     422:	2000      	movs	r0, #0
     424:	e054      	b.n	4d0 <_sercom_get_default_pad+0x110>
     426:	4834      	ldr	r0, [pc, #208]	; (4f8 <_sercom_get_default_pad+0x138>)
     428:	e052      	b.n	4d0 <_sercom_get_default_pad+0x110>
     42a:	4834      	ldr	r0, [pc, #208]	; (4fc <_sercom_get_default_pad+0x13c>)
     42c:	e050      	b.n	4d0 <_sercom_get_default_pad+0x110>
     42e:	2901      	cmp	r1, #1
     430:	d047      	beq.n	4c2 <_sercom_get_default_pad+0x102>
     432:	2900      	cmp	r1, #0
     434:	d004      	beq.n	440 <_sercom_get_default_pad+0x80>
     436:	2902      	cmp	r1, #2
     438:	d006      	beq.n	448 <_sercom_get_default_pad+0x88>
     43a:	2903      	cmp	r1, #3
     43c:	d006      	beq.n	44c <_sercom_get_default_pad+0x8c>
     43e:	e001      	b.n	444 <_sercom_get_default_pad+0x84>
     440:	482f      	ldr	r0, [pc, #188]	; (500 <_sercom_get_default_pad+0x140>)
     442:	e045      	b.n	4d0 <_sercom_get_default_pad+0x110>
     444:	2000      	movs	r0, #0
     446:	e043      	b.n	4d0 <_sercom_get_default_pad+0x110>
     448:	482e      	ldr	r0, [pc, #184]	; (504 <_sercom_get_default_pad+0x144>)
     44a:	e041      	b.n	4d0 <_sercom_get_default_pad+0x110>
     44c:	482e      	ldr	r0, [pc, #184]	; (508 <_sercom_get_default_pad+0x148>)
     44e:	e03f      	b.n	4d0 <_sercom_get_default_pad+0x110>
     450:	2901      	cmp	r1, #1
     452:	d038      	beq.n	4c6 <_sercom_get_default_pad+0x106>
     454:	2900      	cmp	r1, #0
     456:	d004      	beq.n	462 <_sercom_get_default_pad+0xa2>
     458:	2902      	cmp	r1, #2
     45a:	d006      	beq.n	46a <_sercom_get_default_pad+0xaa>
     45c:	2903      	cmp	r1, #3
     45e:	d006      	beq.n	46e <_sercom_get_default_pad+0xae>
     460:	e001      	b.n	466 <_sercom_get_default_pad+0xa6>
     462:	482a      	ldr	r0, [pc, #168]	; (50c <_sercom_get_default_pad+0x14c>)
     464:	e034      	b.n	4d0 <_sercom_get_default_pad+0x110>
     466:	2000      	movs	r0, #0
     468:	e032      	b.n	4d0 <_sercom_get_default_pad+0x110>
     46a:	4829      	ldr	r0, [pc, #164]	; (510 <_sercom_get_default_pad+0x150>)
     46c:	e030      	b.n	4d0 <_sercom_get_default_pad+0x110>
     46e:	4829      	ldr	r0, [pc, #164]	; (514 <_sercom_get_default_pad+0x154>)
     470:	e02e      	b.n	4d0 <_sercom_get_default_pad+0x110>
     472:	2901      	cmp	r1, #1
     474:	d029      	beq.n	4ca <_sercom_get_default_pad+0x10a>
     476:	2900      	cmp	r1, #0
     478:	d004      	beq.n	484 <_sercom_get_default_pad+0xc4>
     47a:	2902      	cmp	r1, #2
     47c:	d006      	beq.n	48c <_sercom_get_default_pad+0xcc>
     47e:	2903      	cmp	r1, #3
     480:	d006      	beq.n	490 <_sercom_get_default_pad+0xd0>
     482:	e001      	b.n	488 <_sercom_get_default_pad+0xc8>
     484:	4824      	ldr	r0, [pc, #144]	; (518 <_sercom_get_default_pad+0x158>)
     486:	e023      	b.n	4d0 <_sercom_get_default_pad+0x110>
     488:	2000      	movs	r0, #0
     48a:	e021      	b.n	4d0 <_sercom_get_default_pad+0x110>
     48c:	4823      	ldr	r0, [pc, #140]	; (51c <_sercom_get_default_pad+0x15c>)
     48e:	e01f      	b.n	4d0 <_sercom_get_default_pad+0x110>
     490:	4823      	ldr	r0, [pc, #140]	; (520 <_sercom_get_default_pad+0x160>)
     492:	e01d      	b.n	4d0 <_sercom_get_default_pad+0x110>
     494:	2901      	cmp	r1, #1
     496:	d01a      	beq.n	4ce <_sercom_get_default_pad+0x10e>
     498:	2900      	cmp	r1, #0
     49a:	d004      	beq.n	4a6 <_sercom_get_default_pad+0xe6>
     49c:	2902      	cmp	r1, #2
     49e:	d006      	beq.n	4ae <_sercom_get_default_pad+0xee>
     4a0:	2903      	cmp	r1, #3
     4a2:	d006      	beq.n	4b2 <_sercom_get_default_pad+0xf2>
     4a4:	e001      	b.n	4aa <_sercom_get_default_pad+0xea>
     4a6:	481f      	ldr	r0, [pc, #124]	; (524 <_sercom_get_default_pad+0x164>)
     4a8:	e012      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4aa:	2000      	movs	r0, #0
     4ac:	e010      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4ae:	481e      	ldr	r0, [pc, #120]	; (528 <_sercom_get_default_pad+0x168>)
     4b0:	e00e      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4b2:	481e      	ldr	r0, [pc, #120]	; (52c <_sercom_get_default_pad+0x16c>)
     4b4:	e00c      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4b6:	2000      	movs	r0, #0
     4b8:	e00a      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4ba:	481d      	ldr	r0, [pc, #116]	; (530 <_sercom_get_default_pad+0x170>)
     4bc:	e008      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4be:	481d      	ldr	r0, [pc, #116]	; (534 <_sercom_get_default_pad+0x174>)
     4c0:	e006      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4c2:	481d      	ldr	r0, [pc, #116]	; (538 <_sercom_get_default_pad+0x178>)
     4c4:	e004      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4c6:	481d      	ldr	r0, [pc, #116]	; (53c <_sercom_get_default_pad+0x17c>)
     4c8:	e002      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4ca:	481d      	ldr	r0, [pc, #116]	; (540 <_sercom_get_default_pad+0x180>)
     4cc:	e000      	b.n	4d0 <_sercom_get_default_pad+0x110>
     4ce:	481d      	ldr	r0, [pc, #116]	; (544 <_sercom_get_default_pad+0x184>)
     4d0:	4770      	bx	lr
     4d2:	46c0      	nop			; (mov r8, r8)
     4d4:	42001000 	.word	0x42001000
     4d8:	42000800 	.word	0x42000800
     4dc:	42000c00 	.word	0x42000c00
     4e0:	42001800 	.word	0x42001800
     4e4:	42001c00 	.word	0x42001c00
     4e8:	42001400 	.word	0x42001400
     4ec:	00040003 	.word	0x00040003
     4f0:	00060003 	.word	0x00060003
     4f4:	00070003 	.word	0x00070003
     4f8:	001e0003 	.word	0x001e0003
     4fc:	001f0003 	.word	0x001f0003
     500:	00080003 	.word	0x00080003
     504:	000a0003 	.word	0x000a0003
     508:	000b0003 	.word	0x000b0003
     50c:	00100003 	.word	0x00100003
     510:	00120003 	.word	0x00120003
     514:	00130003 	.word	0x00130003
     518:	000c0003 	.word	0x000c0003
     51c:	000e0003 	.word	0x000e0003
     520:	000f0003 	.word	0x000f0003
     524:	00160003 	.word	0x00160003
     528:	00180003 	.word	0x00180003
     52c:	00190003 	.word	0x00190003
     530:	00050003 	.word	0x00050003
     534:	00010003 	.word	0x00010003
     538:	00090003 	.word	0x00090003
     53c:	00110003 	.word	0x00110003
     540:	000d0003 	.word	0x000d0003
     544:	00170003 	.word	0x00170003

00000548 <_sercom_get_sercom_inst_index>:
     548:	b570      	push	{r4, r5, r6, lr}
     54a:	b086      	sub	sp, #24
     54c:	4a0c      	ldr	r2, [pc, #48]	; (580 <_sercom_get_sercom_inst_index+0x38>)
     54e:	466b      	mov	r3, sp
     550:	ca70      	ldmia	r2!, {r4, r5, r6}
     552:	c370      	stmia	r3!, {r4, r5, r6}
     554:	ca32      	ldmia	r2!, {r1, r4, r5}
     556:	c332      	stmia	r3!, {r1, r4, r5}
     558:	9e00      	ldr	r6, [sp, #0]
     55a:	4286      	cmp	r6, r0
     55c:	d006      	beq.n	56c <_sercom_get_sercom_inst_index+0x24>
     55e:	2301      	movs	r3, #1
     560:	009a      	lsls	r2, r3, #2
     562:	4669      	mov	r1, sp
     564:	5852      	ldr	r2, [r2, r1]
     566:	4282      	cmp	r2, r0
     568:	d103      	bne.n	572 <_sercom_get_sercom_inst_index+0x2a>
     56a:	e000      	b.n	56e <_sercom_get_sercom_inst_index+0x26>
     56c:	2300      	movs	r3, #0
     56e:	b2d8      	uxtb	r0, r3
     570:	e003      	b.n	57a <_sercom_get_sercom_inst_index+0x32>
     572:	3301      	adds	r3, #1
     574:	2b06      	cmp	r3, #6
     576:	d1f3      	bne.n	560 <_sercom_get_sercom_inst_index+0x18>
     578:	2000      	movs	r0, #0
     57a:	b006      	add	sp, #24
     57c:	bd70      	pop	{r4, r5, r6, pc}
     57e:	46c0      	nop			; (mov r8, r8)
     580:	000026c4 	.word	0x000026c4

00000584 <_sercom_default_handler>:
     584:	4770      	bx	lr
     586:	46c0      	nop			; (mov r8, r8)

00000588 <_sercom_set_handler>:
     588:	b5f0      	push	{r4, r5, r6, r7, lr}
     58a:	4b0a      	ldr	r3, [pc, #40]	; (5b4 <_sercom_set_handler+0x2c>)
     58c:	781b      	ldrb	r3, [r3, #0]
     58e:	2b00      	cmp	r3, #0
     590:	d10c      	bne.n	5ac <_sercom_set_handler+0x24>
     592:	4f09      	ldr	r7, [pc, #36]	; (5b8 <_sercom_set_handler+0x30>)
     594:	4e09      	ldr	r6, [pc, #36]	; (5bc <_sercom_set_handler+0x34>)
     596:	4d0a      	ldr	r5, [pc, #40]	; (5c0 <_sercom_set_handler+0x38>)
     598:	2400      	movs	r4, #0
     59a:	51de      	str	r6, [r3, r7]
     59c:	195a      	adds	r2, r3, r5
     59e:	6014      	str	r4, [r2, #0]
     5a0:	3304      	adds	r3, #4
     5a2:	2b18      	cmp	r3, #24
     5a4:	d1f9      	bne.n	59a <_sercom_set_handler+0x12>
     5a6:	2201      	movs	r2, #1
     5a8:	4b02      	ldr	r3, [pc, #8]	; (5b4 <_sercom_set_handler+0x2c>)
     5aa:	701a      	strb	r2, [r3, #0]
     5ac:	0080      	lsls	r0, r0, #2
     5ae:	4b02      	ldr	r3, [pc, #8]	; (5b8 <_sercom_set_handler+0x30>)
     5b0:	50c1      	str	r1, [r0, r3]
     5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5b4:	20000094 	.word	0x20000094
     5b8:	20000098 	.word	0x20000098
     5bc:	00000585 	.word	0x00000585
     5c0:	200000dc 	.word	0x200000dc

000005c4 <_sercom_get_interrupt_vector>:
     5c4:	b510      	push	{r4, lr}
     5c6:	b082      	sub	sp, #8
     5c8:	1c04      	adds	r4, r0, #0
     5ca:	4668      	mov	r0, sp
     5cc:	4905      	ldr	r1, [pc, #20]	; (5e4 <_sercom_get_interrupt_vector+0x20>)
     5ce:	2206      	movs	r2, #6
     5d0:	4b05      	ldr	r3, [pc, #20]	; (5e8 <_sercom_get_interrupt_vector+0x24>)
     5d2:	4798      	blx	r3
     5d4:	1c20      	adds	r0, r4, #0
     5d6:	4b05      	ldr	r3, [pc, #20]	; (5ec <_sercom_get_interrupt_vector+0x28>)
     5d8:	4798      	blx	r3
     5da:	466b      	mov	r3, sp
     5dc:	5618      	ldrsb	r0, [r3, r0]
     5de:	b002      	add	sp, #8
     5e0:	bd10      	pop	{r4, pc}
     5e2:	46c0      	nop			; (mov r8, r8)
     5e4:	000026dc 	.word	0x000026dc
     5e8:	00001ca5 	.word	0x00001ca5
     5ec:	00000549 	.word	0x00000549

000005f0 <SERCOM0_Handler>:
     5f0:	b508      	push	{r3, lr}
     5f2:	4b02      	ldr	r3, [pc, #8]	; (5fc <SERCOM0_Handler+0xc>)
     5f4:	681b      	ldr	r3, [r3, #0]
     5f6:	2000      	movs	r0, #0
     5f8:	4798      	blx	r3
     5fa:	bd08      	pop	{r3, pc}
     5fc:	20000098 	.word	0x20000098

00000600 <SERCOM1_Handler>:
     600:	b508      	push	{r3, lr}
     602:	4b02      	ldr	r3, [pc, #8]	; (60c <SERCOM1_Handler+0xc>)
     604:	685b      	ldr	r3, [r3, #4]
     606:	2001      	movs	r0, #1
     608:	4798      	blx	r3
     60a:	bd08      	pop	{r3, pc}
     60c:	20000098 	.word	0x20000098

00000610 <SERCOM2_Handler>:
     610:	b508      	push	{r3, lr}
     612:	4b02      	ldr	r3, [pc, #8]	; (61c <SERCOM2_Handler+0xc>)
     614:	689b      	ldr	r3, [r3, #8]
     616:	2002      	movs	r0, #2
     618:	4798      	blx	r3
     61a:	bd08      	pop	{r3, pc}
     61c:	20000098 	.word	0x20000098

00000620 <SERCOM3_Handler>:
     620:	b508      	push	{r3, lr}
     622:	4b02      	ldr	r3, [pc, #8]	; (62c <SERCOM3_Handler+0xc>)
     624:	68db      	ldr	r3, [r3, #12]
     626:	2003      	movs	r0, #3
     628:	4798      	blx	r3
     62a:	bd08      	pop	{r3, pc}
     62c:	20000098 	.word	0x20000098

00000630 <SERCOM4_Handler>:
     630:	b508      	push	{r3, lr}
     632:	4b02      	ldr	r3, [pc, #8]	; (63c <SERCOM4_Handler+0xc>)
     634:	691b      	ldr	r3, [r3, #16]
     636:	2004      	movs	r0, #4
     638:	4798      	blx	r3
     63a:	bd08      	pop	{r3, pc}
     63c:	20000098 	.word	0x20000098

00000640 <SERCOM5_Handler>:
     640:	b508      	push	{r3, lr}
     642:	4b02      	ldr	r3, [pc, #8]	; (64c <SERCOM5_Handler+0xc>)
     644:	695b      	ldr	r3, [r3, #20]
     646:	2005      	movs	r0, #5
     648:	4798      	blx	r3
     64a:	bd08      	pop	{r3, pc}
     64c:	20000098 	.word	0x20000098

00000650 <usart_init>:
     650:	b5f0      	push	{r4, r5, r6, r7, lr}
     652:	465f      	mov	r7, fp
     654:	4656      	mov	r6, sl
     656:	464d      	mov	r5, r9
     658:	4644      	mov	r4, r8
     65a:	b4f0      	push	{r4, r5, r6, r7}
     65c:	b08d      	sub	sp, #52	; 0x34
     65e:	1c05      	adds	r5, r0, #0
     660:	1c0c      	adds	r4, r1, #0
     662:	1c16      	adds	r6, r2, #0
     664:	6029      	str	r1, [r5, #0]
     666:	1c08      	adds	r0, r1, #0
     668:	4b7d      	ldr	r3, [pc, #500]	; (860 <usart_init+0x210>)
     66a:	4798      	blx	r3
     66c:	6821      	ldr	r1, [r4, #0]
     66e:	2305      	movs	r3, #5
     670:	07ca      	lsls	r2, r1, #31
     672:	d500      	bpl.n	676 <usart_init+0x26>
     674:	e0ec      	b.n	850 <usart_init+0x200>
     676:	6822      	ldr	r2, [r4, #0]
     678:	231c      	movs	r3, #28
     67a:	0797      	lsls	r7, r2, #30
     67c:	d500      	bpl.n	680 <usart_init+0x30>
     67e:	e0e7      	b.n	850 <usart_init+0x200>
     680:	4b78      	ldr	r3, [pc, #480]	; (864 <usart_init+0x214>)
     682:	6a19      	ldr	r1, [r3, #32]
     684:	1c82      	adds	r2, r0, #2
     686:	2701      	movs	r7, #1
     688:	4097      	lsls	r7, r2
     68a:	1c3a      	adds	r2, r7, #0
     68c:	430a      	orrs	r2, r1
     68e:	621a      	str	r2, [r3, #32]
     690:	a90b      	add	r1, sp, #44	; 0x2c
     692:	7f73      	ldrb	r3, [r6, #29]
     694:	700b      	strb	r3, [r1, #0]
     696:	300d      	adds	r0, #13
     698:	b2c7      	uxtb	r7, r0
     69a:	1c38      	adds	r0, r7, #0
     69c:	4b72      	ldr	r3, [pc, #456]	; (868 <usart_init+0x218>)
     69e:	4798      	blx	r3
     6a0:	1c38      	adds	r0, r7, #0
     6a2:	4b72      	ldr	r3, [pc, #456]	; (86c <usart_init+0x21c>)
     6a4:	4798      	blx	r3
     6a6:	7f70      	ldrb	r0, [r6, #29]
     6a8:	2100      	movs	r1, #0
     6aa:	4b71      	ldr	r3, [pc, #452]	; (870 <usart_init+0x220>)
     6ac:	4798      	blx	r3
     6ae:	7af3      	ldrb	r3, [r6, #11]
     6b0:	716b      	strb	r3, [r5, #5]
     6b2:	7d33      	ldrb	r3, [r6, #20]
     6b4:	71ab      	strb	r3, [r5, #6]
     6b6:	7d73      	ldrb	r3, [r6, #21]
     6b8:	71eb      	strb	r3, [r5, #7]
     6ba:	682f      	ldr	r7, [r5, #0]
     6bc:	9703      	str	r7, [sp, #12]
     6be:	1c38      	adds	r0, r7, #0
     6c0:	4b67      	ldr	r3, [pc, #412]	; (860 <usart_init+0x210>)
     6c2:	4798      	blx	r3
     6c4:	300d      	adds	r0, #13
     6c6:	2200      	movs	r2, #0
     6c8:	466b      	mov	r3, sp
     6ca:	82da      	strh	r2, [r3, #22]
     6cc:	6831      	ldr	r1, [r6, #0]
     6ce:	4689      	mov	r9, r1
     6d0:	68f2      	ldr	r2, [r6, #12]
     6d2:	4692      	mov	sl, r2
     6d4:	7db3      	ldrb	r3, [r6, #22]
     6d6:	4698      	mov	r8, r3
     6d8:	6873      	ldr	r3, [r6, #4]
     6da:	2b00      	cmp	r3, #0
     6dc:	d013      	beq.n	706 <usart_init+0xb6>
     6de:	2280      	movs	r2, #128	; 0x80
     6e0:	0552      	lsls	r2, r2, #21
     6e2:	4293      	cmp	r3, r2
     6e4:	d12b      	bne.n	73e <usart_init+0xee>
     6e6:	7df3      	ldrb	r3, [r6, #23]
     6e8:	2b00      	cmp	r3, #0
     6ea:	d001      	beq.n	6f0 <usart_init+0xa0>
     6ec:	682a      	ldr	r2, [r5, #0]
     6ee:	e02b      	b.n	748 <usart_init+0xf8>
     6f0:	6937      	ldr	r7, [r6, #16]
     6f2:	b2c0      	uxtb	r0, r0
     6f4:	4b5f      	ldr	r3, [pc, #380]	; (874 <usart_init+0x224>)
     6f6:	4798      	blx	r3
     6f8:	1c01      	adds	r1, r0, #0
     6fa:	1c38      	adds	r0, r7, #0
     6fc:	466a      	mov	r2, sp
     6fe:	3216      	adds	r2, #22
     700:	4b5d      	ldr	r3, [pc, #372]	; (878 <usart_init+0x228>)
     702:	4798      	blx	r3
     704:	e01c      	b.n	740 <usart_init+0xf0>
     706:	7df3      	ldrb	r3, [r6, #23]
     708:	2b00      	cmp	r3, #0
     70a:	d009      	beq.n	720 <usart_init+0xd0>
     70c:	2310      	movs	r3, #16
     70e:	9300      	str	r3, [sp, #0]
     710:	6930      	ldr	r0, [r6, #16]
     712:	69b1      	ldr	r1, [r6, #24]
     714:	466a      	mov	r2, sp
     716:	3216      	adds	r2, #22
     718:	2300      	movs	r3, #0
     71a:	4f58      	ldr	r7, [pc, #352]	; (87c <usart_init+0x22c>)
     71c:	47b8      	blx	r7
     71e:	e00f      	b.n	740 <usart_init+0xf0>
     720:	6931      	ldr	r1, [r6, #16]
     722:	468b      	mov	fp, r1
     724:	b2c0      	uxtb	r0, r0
     726:	4b53      	ldr	r3, [pc, #332]	; (874 <usart_init+0x224>)
     728:	4798      	blx	r3
     72a:	1c01      	adds	r1, r0, #0
     72c:	2310      	movs	r3, #16
     72e:	9300      	str	r3, [sp, #0]
     730:	4658      	mov	r0, fp
     732:	466a      	mov	r2, sp
     734:	3216      	adds	r2, #22
     736:	2300      	movs	r3, #0
     738:	4f50      	ldr	r7, [pc, #320]	; (87c <usart_init+0x22c>)
     73a:	47b8      	blx	r7
     73c:	e000      	b.n	740 <usart_init+0xf0>
     73e:	2000      	movs	r0, #0
     740:	1e03      	subs	r3, r0, #0
     742:	d000      	beq.n	746 <usart_init+0xf6>
     744:	e084      	b.n	850 <usart_init+0x200>
     746:	e7d1      	b.n	6ec <usart_init+0x9c>
     748:	8a13      	ldrh	r3, [r2, #16]
     74a:	0bdb      	lsrs	r3, r3, #15
     74c:	03db      	lsls	r3, r3, #15
     74e:	b29b      	uxth	r3, r3
     750:	2b00      	cmp	r3, #0
     752:	d1f9      	bne.n	748 <usart_init+0xf8>
     754:	466b      	mov	r3, sp
     756:	3316      	adds	r3, #22
     758:	881b      	ldrh	r3, [r3, #0]
     75a:	9f03      	ldr	r7, [sp, #12]
     75c:	817b      	strh	r3, [r7, #10]
     75e:	4652      	mov	r2, sl
     760:	4649      	mov	r1, r9
     762:	430a      	orrs	r2, r1
     764:	6873      	ldr	r3, [r6, #4]
     766:	431a      	orrs	r2, r3
     768:	4647      	mov	r7, r8
     76a:	077b      	lsls	r3, r7, #29
     76c:	431a      	orrs	r2, r3
     76e:	7df3      	ldrb	r3, [r6, #23]
     770:	2b00      	cmp	r3, #0
     772:	d101      	bne.n	778 <usart_init+0x128>
     774:	2304      	movs	r3, #4
     776:	431a      	orrs	r2, r3
     778:	7d30      	ldrb	r0, [r6, #20]
     77a:	0440      	lsls	r0, r0, #17
     77c:	7d73      	ldrb	r3, [r6, #21]
     77e:	041b      	lsls	r3, r3, #16
     780:	4318      	orrs	r0, r3
     782:	7af1      	ldrb	r1, [r6, #11]
     784:	7ab3      	ldrb	r3, [r6, #10]
     786:	430b      	orrs	r3, r1
     788:	4318      	orrs	r0, r3
     78a:	8933      	ldrh	r3, [r6, #8]
     78c:	2bff      	cmp	r3, #255	; 0xff
     78e:	d003      	beq.n	798 <usart_init+0x148>
     790:	2180      	movs	r1, #128	; 0x80
     792:	0449      	lsls	r1, r1, #17
     794:	430a      	orrs	r2, r1
     796:	4318      	orrs	r0, r3
     798:	7f33      	ldrb	r3, [r6, #28]
     79a:	2b00      	cmp	r3, #0
     79c:	d103      	bne.n	7a6 <usart_init+0x156>
     79e:	4b38      	ldr	r3, [pc, #224]	; (880 <usart_init+0x230>)
     7a0:	789b      	ldrb	r3, [r3, #2]
     7a2:	0799      	lsls	r1, r3, #30
     7a4:	d501      	bpl.n	7aa <usart_init+0x15a>
     7a6:	2380      	movs	r3, #128	; 0x80
     7a8:	431a      	orrs	r2, r3
     7aa:	6829      	ldr	r1, [r5, #0]
     7ac:	8a0b      	ldrh	r3, [r1, #16]
     7ae:	0bdb      	lsrs	r3, r3, #15
     7b0:	03db      	lsls	r3, r3, #15
     7b2:	b29b      	uxth	r3, r3
     7b4:	2b00      	cmp	r3, #0
     7b6:	d1f9      	bne.n	7ac <usart_init+0x15c>
     7b8:	9f03      	ldr	r7, [sp, #12]
     7ba:	6078      	str	r0, [r7, #4]
     7bc:	6829      	ldr	r1, [r5, #0]
     7be:	8a0b      	ldrh	r3, [r1, #16]
     7c0:	0bdb      	lsrs	r3, r3, #15
     7c2:	03db      	lsls	r3, r3, #15
     7c4:	b29b      	uxth	r3, r3
     7c6:	2b00      	cmp	r3, #0
     7c8:	d1f9      	bne.n	7be <usart_init+0x16e>
     7ca:	9f03      	ldr	r7, [sp, #12]
     7cc:	603a      	str	r2, [r7, #0]
     7ce:	ab0a      	add	r3, sp, #40	; 0x28
     7d0:	2280      	movs	r2, #128	; 0x80
     7d2:	701a      	strb	r2, [r3, #0]
     7d4:	2200      	movs	r2, #0
     7d6:	705a      	strb	r2, [r3, #1]
     7d8:	70da      	strb	r2, [r3, #3]
     7da:	709a      	strb	r2, [r3, #2]
     7dc:	6a31      	ldr	r1, [r6, #32]
     7de:	9106      	str	r1, [sp, #24]
     7e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
     7e2:	9207      	str	r2, [sp, #28]
     7e4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     7e6:	9308      	str	r3, [sp, #32]
     7e8:	6af6      	ldr	r6, [r6, #44]	; 0x2c
     7ea:	9609      	str	r6, [sp, #36]	; 0x24
     7ec:	2700      	movs	r7, #0
     7ee:	ae0a      	add	r6, sp, #40	; 0x28
     7f0:	b2f9      	uxtb	r1, r7
     7f2:	00bb      	lsls	r3, r7, #2
     7f4:	aa06      	add	r2, sp, #24
     7f6:	5898      	ldr	r0, [r3, r2]
     7f8:	2800      	cmp	r0, #0
     7fa:	d102      	bne.n	802 <usart_init+0x1b2>
     7fc:	1c20      	adds	r0, r4, #0
     7fe:	4a21      	ldr	r2, [pc, #132]	; (884 <usart_init+0x234>)
     800:	4790      	blx	r2
     802:	1c43      	adds	r3, r0, #1
     804:	d005      	beq.n	812 <usart_init+0x1c2>
     806:	7030      	strb	r0, [r6, #0]
     808:	0c00      	lsrs	r0, r0, #16
     80a:	b2c0      	uxtb	r0, r0
     80c:	1c31      	adds	r1, r6, #0
     80e:	4a1e      	ldr	r2, [pc, #120]	; (888 <usart_init+0x238>)
     810:	4790      	blx	r2
     812:	3701      	adds	r7, #1
     814:	2f04      	cmp	r7, #4
     816:	d1eb      	bne.n	7f0 <usart_init+0x1a0>
     818:	2300      	movs	r3, #0
     81a:	60ab      	str	r3, [r5, #8]
     81c:	60eb      	str	r3, [r5, #12]
     81e:	612b      	str	r3, [r5, #16]
     820:	61ab      	str	r3, [r5, #24]
     822:	616b      	str	r3, [r5, #20]
     824:	2200      	movs	r2, #0
     826:	83eb      	strh	r3, [r5, #30]
     828:	83ab      	strh	r3, [r5, #28]
     82a:	2320      	movs	r3, #32
     82c:	54ea      	strb	r2, [r5, r3]
     82e:	2321      	movs	r3, #33	; 0x21
     830:	54ea      	strb	r2, [r5, r3]
     832:	2322      	movs	r3, #34	; 0x22
     834:	54ea      	strb	r2, [r5, r3]
     836:	2323      	movs	r3, #35	; 0x23
     838:	54ea      	strb	r2, [r5, r3]
     83a:	6828      	ldr	r0, [r5, #0]
     83c:	4b08      	ldr	r3, [pc, #32]	; (860 <usart_init+0x210>)
     83e:	4798      	blx	r3
     840:	1c04      	adds	r4, r0, #0
     842:	4912      	ldr	r1, [pc, #72]	; (88c <usart_init+0x23c>)
     844:	4b12      	ldr	r3, [pc, #72]	; (890 <usart_init+0x240>)
     846:	4798      	blx	r3
     848:	00a4      	lsls	r4, r4, #2
     84a:	4b12      	ldr	r3, [pc, #72]	; (894 <usart_init+0x244>)
     84c:	50e5      	str	r5, [r4, r3]
     84e:	2300      	movs	r3, #0
     850:	1c18      	adds	r0, r3, #0
     852:	b00d      	add	sp, #52	; 0x34
     854:	bc3c      	pop	{r2, r3, r4, r5}
     856:	4690      	mov	r8, r2
     858:	4699      	mov	r9, r3
     85a:	46a2      	mov	sl, r4
     85c:	46ab      	mov	fp, r5
     85e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     860:	00000549 	.word	0x00000549
     864:	40000400 	.word	0x40000400
     868:	000013f9 	.word	0x000013f9
     86c:	0000136d 	.word	0x0000136d
     870:	00000371 	.word	0x00000371
     874:	00001415 	.word	0x00001415
     878:	00000199 	.word	0x00000199
     87c:	000001c1 	.word	0x000001c1
     880:	41002000 	.word	0x41002000
     884:	000003c1 	.word	0x000003c1
     888:	000014d5 	.word	0x000014d5
     88c:	00000911 	.word	0x00000911
     890:	00000589 	.word	0x00000589
     894:	200000dc 	.word	0x200000dc

00000898 <usart_register_callback>:
     898:	1c93      	adds	r3, r2, #2
     89a:	009b      	lsls	r3, r3, #2
     89c:	5019      	str	r1, [r3, r0]
     89e:	2301      	movs	r3, #1
     8a0:	4093      	lsls	r3, r2
     8a2:	1c1a      	adds	r2, r3, #0
     8a4:	2320      	movs	r3, #32
     8a6:	5cc1      	ldrb	r1, [r0, r3]
     8a8:	430a      	orrs	r2, r1
     8aa:	54c2      	strb	r2, [r0, r3]
     8ac:	4770      	bx	lr
     8ae:	46c0      	nop			; (mov r8, r8)

000008b0 <usart_write_buffer_job>:
     8b0:	b510      	push	{r4, lr}
     8b2:	2317      	movs	r3, #23
     8b4:	2a00      	cmp	r2, #0
     8b6:	d011      	beq.n	8dc <usart_write_buffer_job+0x2c>
     8b8:	8bc4      	ldrh	r4, [r0, #30]
     8ba:	b2a4      	uxth	r4, r4
     8bc:	2305      	movs	r3, #5
     8be:	2c00      	cmp	r4, #0
     8c0:	d10c      	bne.n	8dc <usart_write_buffer_job+0x2c>
     8c2:	79c4      	ldrb	r4, [r0, #7]
     8c4:	231c      	movs	r3, #28
     8c6:	2c00      	cmp	r4, #0
     8c8:	d008      	beq.n	8dc <usart_write_buffer_job+0x2c>
     8ca:	6803      	ldr	r3, [r0, #0]
     8cc:	83c2      	strh	r2, [r0, #30]
     8ce:	6181      	str	r1, [r0, #24]
     8d0:	2105      	movs	r1, #5
     8d2:	2223      	movs	r2, #35	; 0x23
     8d4:	5481      	strb	r1, [r0, r2]
     8d6:	2201      	movs	r2, #1
     8d8:	735a      	strb	r2, [r3, #13]
     8da:	2300      	movs	r3, #0
     8dc:	1c18      	adds	r0, r3, #0
     8de:	bd10      	pop	{r4, pc}

000008e0 <usart_read_buffer_job>:
     8e0:	b510      	push	{r4, lr}
     8e2:	2317      	movs	r3, #23
     8e4:	2a00      	cmp	r2, #0
     8e6:	d011      	beq.n	90c <usart_read_buffer_job+0x2c>
     8e8:	7984      	ldrb	r4, [r0, #6]
     8ea:	231c      	movs	r3, #28
     8ec:	2c00      	cmp	r4, #0
     8ee:	d00d      	beq.n	90c <usart_read_buffer_job+0x2c>
     8f0:	8b84      	ldrh	r4, [r0, #28]
     8f2:	b2a4      	uxth	r4, r4
     8f4:	2305      	movs	r3, #5
     8f6:	2c00      	cmp	r4, #0
     8f8:	d108      	bne.n	90c <usart_read_buffer_job+0x2c>
     8fa:	6803      	ldr	r3, [r0, #0]
     8fc:	8382      	strh	r2, [r0, #28]
     8fe:	6141      	str	r1, [r0, #20]
     900:	2105      	movs	r1, #5
     902:	2222      	movs	r2, #34	; 0x22
     904:	5481      	strb	r1, [r0, r2]
     906:	2204      	movs	r2, #4
     908:	735a      	strb	r2, [r3, #13]
     90a:	2300      	movs	r3, #0
     90c:	1c18      	adds	r0, r3, #0
     90e:	bd10      	pop	{r4, pc}

00000910 <_usart_interrupt_handler>:
     910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     912:	0080      	lsls	r0, r0, #2
     914:	4b49      	ldr	r3, [pc, #292]	; (a3c <_usart_interrupt_handler+0x12c>)
     916:	58c5      	ldr	r5, [r0, r3]
     918:	682c      	ldr	r4, [r5, #0]
     91a:	8a23      	ldrh	r3, [r4, #16]
     91c:	0bdb      	lsrs	r3, r3, #15
     91e:	03db      	lsls	r3, r3, #15
     920:	b29b      	uxth	r3, r3
     922:	2b00      	cmp	r3, #0
     924:	d1f9      	bne.n	91a <_usart_interrupt_handler+0xa>
     926:	7ba3      	ldrb	r3, [r4, #14]
     928:	7b66      	ldrb	r6, [r4, #13]
     92a:	401e      	ands	r6, r3
     92c:	2321      	movs	r3, #33	; 0x21
     92e:	5ceb      	ldrb	r3, [r5, r3]
     930:	2220      	movs	r2, #32
     932:	5caa      	ldrb	r2, [r5, r2]
     934:	1c17      	adds	r7, r2, #0
     936:	401f      	ands	r7, r3
     938:	07f1      	lsls	r1, r6, #31
     93a:	d520      	bpl.n	97e <_usart_interrupt_handler+0x6e>
     93c:	8beb      	ldrh	r3, [r5, #30]
     93e:	b29b      	uxth	r3, r3
     940:	2b00      	cmp	r3, #0
     942:	d01a      	beq.n	97a <_usart_interrupt_handler+0x6a>
     944:	69ab      	ldr	r3, [r5, #24]
     946:	781a      	ldrb	r2, [r3, #0]
     948:	b2d2      	uxtb	r2, r2
     94a:	1c59      	adds	r1, r3, #1
     94c:	61a9      	str	r1, [r5, #24]
     94e:	7969      	ldrb	r1, [r5, #5]
     950:	2901      	cmp	r1, #1
     952:	d104      	bne.n	95e <_usart_interrupt_handler+0x4e>
     954:	7859      	ldrb	r1, [r3, #1]
     956:	0209      	lsls	r1, r1, #8
     958:	430a      	orrs	r2, r1
     95a:	3302      	adds	r3, #2
     95c:	61ab      	str	r3, [r5, #24]
     95e:	05d3      	lsls	r3, r2, #23
     960:	0ddb      	lsrs	r3, r3, #23
     962:	8323      	strh	r3, [r4, #24]
     964:	8beb      	ldrh	r3, [r5, #30]
     966:	3b01      	subs	r3, #1
     968:	b29b      	uxth	r3, r3
     96a:	83eb      	strh	r3, [r5, #30]
     96c:	2b00      	cmp	r3, #0
     96e:	d106      	bne.n	97e <_usart_interrupt_handler+0x6e>
     970:	2301      	movs	r3, #1
     972:	7323      	strb	r3, [r4, #12]
     974:	2302      	movs	r3, #2
     976:	7363      	strb	r3, [r4, #13]
     978:	e001      	b.n	97e <_usart_interrupt_handler+0x6e>
     97a:	2301      	movs	r3, #1
     97c:	7323      	strb	r3, [r4, #12]
     97e:	07b2      	lsls	r2, r6, #30
     980:	d509      	bpl.n	996 <_usart_interrupt_handler+0x86>
     982:	2302      	movs	r3, #2
     984:	7323      	strb	r3, [r4, #12]
     986:	2200      	movs	r2, #0
     988:	2323      	movs	r3, #35	; 0x23
     98a:	54ea      	strb	r2, [r5, r3]
     98c:	07fb      	lsls	r3, r7, #31
     98e:	d502      	bpl.n	996 <_usart_interrupt_handler+0x86>
     990:	1c28      	adds	r0, r5, #0
     992:	68a9      	ldr	r1, [r5, #8]
     994:	4788      	blx	r1
     996:	0772      	lsls	r2, r6, #29
     998:	d54e      	bpl.n	a38 <_usart_interrupt_handler+0x128>
     99a:	8bab      	ldrh	r3, [r5, #28]
     99c:	b29b      	uxth	r3, r3
     99e:	2b00      	cmp	r3, #0
     9a0:	d048      	beq.n	a34 <_usart_interrupt_handler+0x124>
     9a2:	8a23      	ldrh	r3, [r4, #16]
     9a4:	b2db      	uxtb	r3, r3
     9a6:	0759      	lsls	r1, r3, #29
     9a8:	d022      	beq.n	9f0 <_usart_interrupt_handler+0xe0>
     9aa:	079a      	lsls	r2, r3, #30
     9ac:	d507      	bpl.n	9be <_usart_interrupt_handler+0xae>
     9ae:	221a      	movs	r2, #26
     9b0:	2322      	movs	r3, #34	; 0x22
     9b2:	54ea      	strb	r2, [r5, r3]
     9b4:	8a22      	ldrh	r2, [r4, #16]
     9b6:	2302      	movs	r3, #2
     9b8:	4313      	orrs	r3, r2
     9ba:	8223      	strh	r3, [r4, #16]
     9bc:	e012      	b.n	9e4 <_usart_interrupt_handler+0xd4>
     9be:	0759      	lsls	r1, r3, #29
     9c0:	d507      	bpl.n	9d2 <_usart_interrupt_handler+0xc2>
     9c2:	221e      	movs	r2, #30
     9c4:	2322      	movs	r3, #34	; 0x22
     9c6:	54ea      	strb	r2, [r5, r3]
     9c8:	8a22      	ldrh	r2, [r4, #16]
     9ca:	2304      	movs	r3, #4
     9cc:	4313      	orrs	r3, r2
     9ce:	8223      	strh	r3, [r4, #16]
     9d0:	e008      	b.n	9e4 <_usart_interrupt_handler+0xd4>
     9d2:	07da      	lsls	r2, r3, #31
     9d4:	d506      	bpl.n	9e4 <_usart_interrupt_handler+0xd4>
     9d6:	2213      	movs	r2, #19
     9d8:	2322      	movs	r3, #34	; 0x22
     9da:	54ea      	strb	r2, [r5, r3]
     9dc:	8a22      	ldrh	r2, [r4, #16]
     9de:	2301      	movs	r3, #1
     9e0:	4313      	orrs	r3, r2
     9e2:	8223      	strh	r3, [r4, #16]
     9e4:	077b      	lsls	r3, r7, #29
     9e6:	d527      	bpl.n	a38 <_usart_interrupt_handler+0x128>
     9e8:	692b      	ldr	r3, [r5, #16]
     9ea:	1c28      	adds	r0, r5, #0
     9ec:	4798      	blx	r3
     9ee:	e023      	b.n	a38 <_usart_interrupt_handler+0x128>
     9f0:	8b22      	ldrh	r2, [r4, #24]
     9f2:	05d2      	lsls	r2, r2, #23
     9f4:	0dd2      	lsrs	r2, r2, #23
     9f6:	b2d3      	uxtb	r3, r2
     9f8:	6969      	ldr	r1, [r5, #20]
     9fa:	700b      	strb	r3, [r1, #0]
     9fc:	696b      	ldr	r3, [r5, #20]
     9fe:	1c59      	adds	r1, r3, #1
     a00:	6169      	str	r1, [r5, #20]
     a02:	7969      	ldrb	r1, [r5, #5]
     a04:	2901      	cmp	r1, #1
     a06:	d104      	bne.n	a12 <_usart_interrupt_handler+0x102>
     a08:	0a12      	lsrs	r2, r2, #8
     a0a:	705a      	strb	r2, [r3, #1]
     a0c:	696b      	ldr	r3, [r5, #20]
     a0e:	3301      	adds	r3, #1
     a10:	616b      	str	r3, [r5, #20]
     a12:	8bab      	ldrh	r3, [r5, #28]
     a14:	3b01      	subs	r3, #1
     a16:	b29b      	uxth	r3, r3
     a18:	83ab      	strh	r3, [r5, #28]
     a1a:	2b00      	cmp	r3, #0
     a1c:	d10c      	bne.n	a38 <_usart_interrupt_handler+0x128>
     a1e:	2304      	movs	r3, #4
     a20:	7323      	strb	r3, [r4, #12]
     a22:	2200      	movs	r2, #0
     a24:	2322      	movs	r3, #34	; 0x22
     a26:	54ea      	strb	r2, [r5, r3]
     a28:	07ba      	lsls	r2, r7, #30
     a2a:	d505      	bpl.n	a38 <_usart_interrupt_handler+0x128>
     a2c:	68eb      	ldr	r3, [r5, #12]
     a2e:	1c28      	adds	r0, r5, #0
     a30:	4798      	blx	r3
     a32:	e001      	b.n	a38 <_usart_interrupt_handler+0x128>
     a34:	2304      	movs	r3, #4
     a36:	7323      	strb	r3, [r4, #12]
     a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	200000dc 	.word	0x200000dc

00000a40 <_tc_get_inst_index>:
     a40:	b570      	push	{r4, r5, r6, lr}
     a42:	b088      	sub	sp, #32
     a44:	4a0d      	ldr	r2, [pc, #52]	; (a7c <_tc_get_inst_index+0x3c>)
     a46:	466b      	mov	r3, sp
     a48:	ca70      	ldmia	r2!, {r4, r5, r6}
     a4a:	c370      	stmia	r3!, {r4, r5, r6}
     a4c:	ca32      	ldmia	r2!, {r1, r4, r5}
     a4e:	c332      	stmia	r3!, {r1, r4, r5}
     a50:	ca42      	ldmia	r2!, {r1, r6}
     a52:	c342      	stmia	r3!, {r1, r6}
     a54:	9b00      	ldr	r3, [sp, #0]
     a56:	4283      	cmp	r3, r0
     a58:	d006      	beq.n	a68 <_tc_get_inst_index+0x28>
     a5a:	2301      	movs	r3, #1
     a5c:	009a      	lsls	r2, r3, #2
     a5e:	466c      	mov	r4, sp
     a60:	5912      	ldr	r2, [r2, r4]
     a62:	4282      	cmp	r2, r0
     a64:	d103      	bne.n	a6e <_tc_get_inst_index+0x2e>
     a66:	e000      	b.n	a6a <_tc_get_inst_index+0x2a>
     a68:	2300      	movs	r3, #0
     a6a:	b2d8      	uxtb	r0, r3
     a6c:	e003      	b.n	a76 <_tc_get_inst_index+0x36>
     a6e:	3301      	adds	r3, #1
     a70:	2b08      	cmp	r3, #8
     a72:	d1f3      	bne.n	a5c <_tc_get_inst_index+0x1c>
     a74:	2000      	movs	r0, #0
     a76:	b008      	add	sp, #32
     a78:	bd70      	pop	{r4, r5, r6, pc}
     a7a:	46c0      	nop			; (mov r8, r8)
     a7c:	000026e4 	.word	0x000026e4

00000a80 <tc_init>:
     a80:	b5f0      	push	{r4, r5, r6, r7, lr}
     a82:	464f      	mov	r7, r9
     a84:	4646      	mov	r6, r8
     a86:	b4c0      	push	{r6, r7}
     a88:	b089      	sub	sp, #36	; 0x24
     a8a:	1c04      	adds	r4, r0, #0
     a8c:	1c0d      	adds	r5, r1, #0
     a8e:	4690      	mov	r8, r2
     a90:	1c08      	adds	r0, r1, #0
     a92:	4b91      	ldr	r3, [pc, #580]	; (cd8 <tc_init+0x258>)
     a94:	4798      	blx	r3
     a96:	4681      	mov	r9, r0
     a98:	4f90      	ldr	r7, [pc, #576]	; (cdc <tc_init+0x25c>)
     a9a:	1c39      	adds	r1, r7, #0
     a9c:	3120      	adds	r1, #32
     a9e:	a806      	add	r0, sp, #24
     aa0:	2208      	movs	r2, #8
     aa2:	4e8f      	ldr	r6, [pc, #572]	; (ce0 <tc_init+0x260>)
     aa4:	47b0      	blx	r6
     aa6:	1c39      	adds	r1, r7, #0
     aa8:	3128      	adds	r1, #40	; 0x28
     aaa:	a802      	add	r0, sp, #8
     aac:	2210      	movs	r2, #16
     aae:	47b0      	blx	r6
     ab0:	2300      	movs	r3, #0
     ab2:	60a3      	str	r3, [r4, #8]
     ab4:	60e3      	str	r3, [r4, #12]
     ab6:	6123      	str	r3, [r4, #16]
     ab8:	6163      	str	r3, [r4, #20]
     aba:	7623      	strb	r3, [r4, #24]
     abc:	7663      	strb	r3, [r4, #25]
     abe:	4648      	mov	r0, r9
     ac0:	0082      	lsls	r2, r0, #2
     ac2:	4b88      	ldr	r3, [pc, #544]	; (ce4 <tc_init+0x264>)
     ac4:	50d4      	str	r4, [r2, r3]
     ac6:	6025      	str	r5, [r4, #0]
     ac8:	4641      	mov	r1, r8
     aca:	788b      	ldrb	r3, [r1, #2]
     acc:	2b08      	cmp	r3, #8
     ace:	d104      	bne.n	ada <tc_init+0x5a>
     ad0:	2017      	movs	r0, #23
     ad2:	464a      	mov	r2, r9
     ad4:	07d2      	lsls	r2, r2, #31
     ad6:	d500      	bpl.n	ada <tc_init+0x5a>
     ad8:	e0f8      	b.n	ccc <tc_init+0x24c>
     ada:	7123      	strb	r3, [r4, #4]
     adc:	882b      	ldrh	r3, [r5, #0]
     ade:	2005      	movs	r0, #5
     ae0:	07d9      	lsls	r1, r3, #31
     ae2:	d500      	bpl.n	ae6 <tc_init+0x66>
     ae4:	e0f2      	b.n	ccc <tc_init+0x24c>
     ae6:	7beb      	ldrb	r3, [r5, #15]
     ae8:	201c      	movs	r0, #28
     aea:	06da      	lsls	r2, r3, #27
     aec:	d500      	bpl.n	af0 <tc_init+0x70>
     aee:	e0ed      	b.n	ccc <tc_init+0x24c>
     af0:	882b      	ldrh	r3, [r5, #0]
     af2:	0799      	lsls	r1, r3, #30
     af4:	d500      	bpl.n	af8 <tc_init+0x78>
     af6:	e0e9      	b.n	ccc <tc_init+0x24c>
     af8:	4642      	mov	r2, r8
     afa:	7c13      	ldrb	r3, [r2, #16]
     afc:	2b00      	cmp	r3, #0
     afe:	d00c      	beq.n	b1a <tc_init+0x9a>
     b00:	a901      	add	r1, sp, #4
     b02:	2301      	movs	r3, #1
     b04:	708b      	strb	r3, [r1, #2]
     b06:	2200      	movs	r2, #0
     b08:	70ca      	strb	r2, [r1, #3]
     b0a:	4640      	mov	r0, r8
     b0c:	6980      	ldr	r0, [r0, #24]
     b0e:	7008      	strb	r0, [r1, #0]
     b10:	704b      	strb	r3, [r1, #1]
     b12:	4642      	mov	r2, r8
     b14:	7d10      	ldrb	r0, [r2, #20]
     b16:	4b74      	ldr	r3, [pc, #464]	; (ce8 <tc_init+0x268>)
     b18:	4798      	blx	r3
     b1a:	4640      	mov	r0, r8
     b1c:	7f03      	ldrb	r3, [r0, #28]
     b1e:	2b00      	cmp	r3, #0
     b20:	d00b      	beq.n	b3a <tc_init+0xba>
     b22:	a901      	add	r1, sp, #4
     b24:	2301      	movs	r3, #1
     b26:	708b      	strb	r3, [r1, #2]
     b28:	2200      	movs	r2, #0
     b2a:	70ca      	strb	r2, [r1, #3]
     b2c:	6a42      	ldr	r2, [r0, #36]	; 0x24
     b2e:	700a      	strb	r2, [r1, #0]
     b30:	704b      	strb	r3, [r1, #1]
     b32:	6a03      	ldr	r3, [r0, #32]
     b34:	b2d8      	uxtb	r0, r3
     b36:	4b6c      	ldr	r3, [pc, #432]	; (ce8 <tc_init+0x268>)
     b38:	4798      	blx	r3
     b3a:	4b6c      	ldr	r3, [pc, #432]	; (cec <tc_init+0x26c>)
     b3c:	6a19      	ldr	r1, [r3, #32]
     b3e:	4648      	mov	r0, r9
     b40:	0042      	lsls	r2, r0, #1
     b42:	a802      	add	r0, sp, #8
     b44:	5a12      	ldrh	r2, [r2, r0]
     b46:	430a      	orrs	r2, r1
     b48:	621a      	str	r2, [r3, #32]
     b4a:	4641      	mov	r1, r8
     b4c:	788b      	ldrb	r3, [r1, #2]
     b4e:	2b08      	cmp	r3, #8
     b50:	d108      	bne.n	b64 <tc_init+0xe4>
     b52:	4b66      	ldr	r3, [pc, #408]	; (cec <tc_init+0x26c>)
     b54:	6a1a      	ldr	r2, [r3, #32]
     b56:	4648      	mov	r0, r9
     b58:	3001      	adds	r0, #1
     b5a:	0040      	lsls	r0, r0, #1
     b5c:	a902      	add	r1, sp, #8
     b5e:	5a41      	ldrh	r1, [r0, r1]
     b60:	430a      	orrs	r2, r1
     b62:	621a      	str	r2, [r3, #32]
     b64:	4642      	mov	r2, r8
     b66:	7813      	ldrb	r3, [r2, #0]
     b68:	4668      	mov	r0, sp
     b6a:	7003      	strb	r3, [r0, #0]
     b6c:	ab06      	add	r3, sp, #24
     b6e:	4649      	mov	r1, r9
     b70:	5c5e      	ldrb	r6, [r3, r1]
     b72:	1c30      	adds	r0, r6, #0
     b74:	4669      	mov	r1, sp
     b76:	4b5e      	ldr	r3, [pc, #376]	; (cf0 <tc_init+0x270>)
     b78:	4798      	blx	r3
     b7a:	1c30      	adds	r0, r6, #0
     b7c:	4b5d      	ldr	r3, [pc, #372]	; (cf4 <tc_init+0x274>)
     b7e:	4798      	blx	r3
     b80:	4642      	mov	r2, r8
     b82:	8890      	ldrh	r0, [r2, #4]
     b84:	8913      	ldrh	r3, [r2, #8]
     b86:	4303      	orrs	r3, r0
     b88:	7990      	ldrb	r0, [r2, #6]
     b8a:	7892      	ldrb	r2, [r2, #2]
     b8c:	4310      	orrs	r0, r2
     b8e:	4318      	orrs	r0, r3
     b90:	4641      	mov	r1, r8
     b92:	784b      	ldrb	r3, [r1, #1]
     b94:	2b00      	cmp	r3, #0
     b96:	d002      	beq.n	b9e <tc_init+0x11e>
     b98:	2380      	movs	r3, #128	; 0x80
     b9a:	011b      	lsls	r3, r3, #4
     b9c:	4318      	orrs	r0, r3
     b9e:	6821      	ldr	r1, [r4, #0]
     ba0:	227f      	movs	r2, #127	; 0x7f
     ba2:	7bcb      	ldrb	r3, [r1, #15]
     ba4:	4393      	bics	r3, r2
     ba6:	d1fc      	bne.n	ba2 <tc_init+0x122>
     ba8:	8028      	strh	r0, [r5, #0]
     baa:	4642      	mov	r2, r8
     bac:	7b50      	ldrb	r0, [r2, #13]
     bae:	1e43      	subs	r3, r0, #1
     bb0:	4198      	sbcs	r0, r3
     bb2:	0080      	lsls	r0, r0, #2
     bb4:	7b93      	ldrb	r3, [r2, #14]
     bb6:	2b00      	cmp	r3, #0
     bb8:	d001      	beq.n	bbe <tc_init+0x13e>
     bba:	2301      	movs	r3, #1
     bbc:	4318      	orrs	r0, r3
     bbe:	6821      	ldr	r1, [r4, #0]
     bc0:	227f      	movs	r2, #127	; 0x7f
     bc2:	7bcb      	ldrb	r3, [r1, #15]
     bc4:	4393      	bics	r3, r2
     bc6:	d1fc      	bne.n	bc2 <tc_init+0x142>
     bc8:	23ff      	movs	r3, #255	; 0xff
     bca:	712b      	strb	r3, [r5, #4]
     bcc:	2800      	cmp	r0, #0
     bce:	d005      	beq.n	bdc <tc_init+0x15c>
     bd0:	6821      	ldr	r1, [r4, #0]
     bd2:	227f      	movs	r2, #127	; 0x7f
     bd4:	7bcb      	ldrb	r3, [r1, #15]
     bd6:	4393      	bics	r3, r2
     bd8:	d1fc      	bne.n	bd4 <tc_init+0x154>
     bda:	7168      	strb	r0, [r5, #5]
     bdc:	4643      	mov	r3, r8
     bde:	7a98      	ldrb	r0, [r3, #10]
     be0:	7adb      	ldrb	r3, [r3, #11]
     be2:	2b00      	cmp	r3, #0
     be4:	d001      	beq.n	bea <tc_init+0x16a>
     be6:	2310      	movs	r3, #16
     be8:	4318      	orrs	r0, r3
     bea:	4641      	mov	r1, r8
     bec:	7b0b      	ldrb	r3, [r1, #12]
     bee:	2b00      	cmp	r3, #0
     bf0:	d001      	beq.n	bf6 <tc_init+0x176>
     bf2:	2320      	movs	r3, #32
     bf4:	4318      	orrs	r0, r3
     bf6:	6821      	ldr	r1, [r4, #0]
     bf8:	227f      	movs	r2, #127	; 0x7f
     bfa:	7bcb      	ldrb	r3, [r1, #15]
     bfc:	4393      	bics	r3, r2
     bfe:	d1fc      	bne.n	bfa <tc_init+0x17a>
     c00:	71a8      	strb	r0, [r5, #6]
     c02:	6822      	ldr	r2, [r4, #0]
     c04:	217f      	movs	r1, #127	; 0x7f
     c06:	7bd3      	ldrb	r3, [r2, #15]
     c08:	438b      	bics	r3, r1
     c0a:	d1fc      	bne.n	c06 <tc_init+0x186>
     c0c:	7923      	ldrb	r3, [r4, #4]
     c0e:	2b04      	cmp	r3, #4
     c10:	d005      	beq.n	c1e <tc_init+0x19e>
     c12:	2b08      	cmp	r3, #8
     c14:	d041      	beq.n	c9a <tc_init+0x21a>
     c16:	2017      	movs	r0, #23
     c18:	2b00      	cmp	r3, #0
     c1a:	d157      	bne.n	ccc <tc_init+0x24c>
     c1c:	e024      	b.n	c68 <tc_init+0x1e8>
     c1e:	217f      	movs	r1, #127	; 0x7f
     c20:	7bd3      	ldrb	r3, [r2, #15]
     c22:	438b      	bics	r3, r1
     c24:	d1fc      	bne.n	c20 <tc_init+0x1a0>
     c26:	2328      	movs	r3, #40	; 0x28
     c28:	4642      	mov	r2, r8
     c2a:	5cd3      	ldrb	r3, [r2, r3]
     c2c:	742b      	strb	r3, [r5, #16]
     c2e:	6821      	ldr	r1, [r4, #0]
     c30:	227f      	movs	r2, #127	; 0x7f
     c32:	7bcb      	ldrb	r3, [r1, #15]
     c34:	4393      	bics	r3, r2
     c36:	d1fc      	bne.n	c32 <tc_init+0x1b2>
     c38:	2329      	movs	r3, #41	; 0x29
     c3a:	4640      	mov	r0, r8
     c3c:	5cc3      	ldrb	r3, [r0, r3]
     c3e:	752b      	strb	r3, [r5, #20]
     c40:	6821      	ldr	r1, [r4, #0]
     c42:	227f      	movs	r2, #127	; 0x7f
     c44:	7bcb      	ldrb	r3, [r1, #15]
     c46:	4393      	bics	r3, r2
     c48:	d1fc      	bne.n	c44 <tc_init+0x1c4>
     c4a:	232a      	movs	r3, #42	; 0x2a
     c4c:	4641      	mov	r1, r8
     c4e:	5ccb      	ldrb	r3, [r1, r3]
     c50:	762b      	strb	r3, [r5, #24]
     c52:	6821      	ldr	r1, [r4, #0]
     c54:	227f      	movs	r2, #127	; 0x7f
     c56:	7bcb      	ldrb	r3, [r1, #15]
     c58:	4393      	bics	r3, r2
     c5a:	d1fc      	bne.n	c56 <tc_init+0x1d6>
     c5c:	232b      	movs	r3, #43	; 0x2b
     c5e:	4642      	mov	r2, r8
     c60:	5cd3      	ldrb	r3, [r2, r3]
     c62:	766b      	strb	r3, [r5, #25]
     c64:	2000      	movs	r0, #0
     c66:	e031      	b.n	ccc <tc_init+0x24c>
     c68:	217f      	movs	r1, #127	; 0x7f
     c6a:	7bd3      	ldrb	r3, [r2, #15]
     c6c:	438b      	bics	r3, r1
     c6e:	d1fc      	bne.n	c6a <tc_init+0x1ea>
     c70:	4640      	mov	r0, r8
     c72:	8d03      	ldrh	r3, [r0, #40]	; 0x28
     c74:	822b      	strh	r3, [r5, #16]
     c76:	6821      	ldr	r1, [r4, #0]
     c78:	227f      	movs	r2, #127	; 0x7f
     c7a:	7bcb      	ldrb	r3, [r1, #15]
     c7c:	4393      	bics	r3, r2
     c7e:	d1fc      	bne.n	c7a <tc_init+0x1fa>
     c80:	4641      	mov	r1, r8
     c82:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a
     c84:	832b      	strh	r3, [r5, #24]
     c86:	6821      	ldr	r1, [r4, #0]
     c88:	227f      	movs	r2, #127	; 0x7f
     c8a:	7bcb      	ldrb	r3, [r1, #15]
     c8c:	4393      	bics	r3, r2
     c8e:	d1fc      	bne.n	c8a <tc_init+0x20a>
     c90:	4642      	mov	r2, r8
     c92:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
     c94:	836b      	strh	r3, [r5, #26]
     c96:	2000      	movs	r0, #0
     c98:	e018      	b.n	ccc <tc_init+0x24c>
     c9a:	217f      	movs	r1, #127	; 0x7f
     c9c:	7bd3      	ldrb	r3, [r2, #15]
     c9e:	438b      	bics	r3, r1
     ca0:	d1fc      	bne.n	c9c <tc_init+0x21c>
     ca2:	4643      	mov	r3, r8
     ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     ca6:	612b      	str	r3, [r5, #16]
     ca8:	6821      	ldr	r1, [r4, #0]
     caa:	227f      	movs	r2, #127	; 0x7f
     cac:	7bcb      	ldrb	r3, [r1, #15]
     cae:	4393      	bics	r3, r2
     cb0:	d1fc      	bne.n	cac <tc_init+0x22c>
     cb2:	4640      	mov	r0, r8
     cb4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     cb6:	61a8      	str	r0, [r5, #24]
     cb8:	6821      	ldr	r1, [r4, #0]
     cba:	227f      	movs	r2, #127	; 0x7f
     cbc:	7bcb      	ldrb	r3, [r1, #15]
     cbe:	4393      	bics	r3, r2
     cc0:	d1fc      	bne.n	cbc <tc_init+0x23c>
     cc2:	4641      	mov	r1, r8
     cc4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
     cc6:	61eb      	str	r3, [r5, #28]
     cc8:	2000      	movs	r0, #0
     cca:	e7ff      	b.n	ccc <tc_init+0x24c>
     ccc:	b009      	add	sp, #36	; 0x24
     cce:	bc0c      	pop	{r2, r3}
     cd0:	4690      	mov	r8, r2
     cd2:	4699      	mov	r9, r3
     cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	00000a41 	.word	0x00000a41
     cdc:	000026e4 	.word	0x000026e4
     ce0:	00001ca5 	.word	0x00001ca5
     ce4:	200000f4 	.word	0x200000f4
     ce8:	000014d5 	.word	0x000014d5
     cec:	40000400 	.word	0x40000400
     cf0:	000013f9 	.word	0x000013f9
     cf4:	0000136d 	.word	0x0000136d

00000cf8 <tc_register_callback>:
     cf8:	1c93      	adds	r3, r2, #2
     cfa:	009b      	lsls	r3, r3, #2
     cfc:	5019      	str	r1, [r3, r0]
     cfe:	2a02      	cmp	r2, #2
     d00:	d104      	bne.n	d0c <tc_register_callback+0x14>
     d02:	7e02      	ldrb	r2, [r0, #24]
     d04:	2310      	movs	r3, #16
     d06:	4313      	orrs	r3, r2
     d08:	7603      	strb	r3, [r0, #24]
     d0a:	e00c      	b.n	d26 <tc_register_callback+0x2e>
     d0c:	2a03      	cmp	r2, #3
     d0e:	d104      	bne.n	d1a <tc_register_callback+0x22>
     d10:	7e02      	ldrb	r2, [r0, #24]
     d12:	2320      	movs	r3, #32
     d14:	4313      	orrs	r3, r2
     d16:	7603      	strb	r3, [r0, #24]
     d18:	e005      	b.n	d26 <tc_register_callback+0x2e>
     d1a:	2301      	movs	r3, #1
     d1c:	4093      	lsls	r3, r2
     d1e:	1c1a      	adds	r2, r3, #0
     d20:	7e03      	ldrb	r3, [r0, #24]
     d22:	431a      	orrs	r2, r3
     d24:	7602      	strb	r2, [r0, #24]
     d26:	2000      	movs	r0, #0
     d28:	4770      	bx	lr
     d2a:	46c0      	nop			; (mov r8, r8)

00000d2c <_tc_interrupt_handler>:
     d2c:	b538      	push	{r3, r4, r5, lr}
     d2e:	0080      	lsls	r0, r0, #2
     d30:	4b14      	ldr	r3, [pc, #80]	; (d84 <_tc_interrupt_handler+0x58>)
     d32:	58c4      	ldr	r4, [r0, r3]
     d34:	6822      	ldr	r2, [r4, #0]
     d36:	7b95      	ldrb	r5, [r2, #14]
     d38:	7e23      	ldrb	r3, [r4, #24]
     d3a:	401d      	ands	r5, r3
     d3c:	7e63      	ldrb	r3, [r4, #25]
     d3e:	401d      	ands	r5, r3
     d40:	07eb      	lsls	r3, r5, #31
     d42:	d505      	bpl.n	d50 <_tc_interrupt_handler+0x24>
     d44:	1c20      	adds	r0, r4, #0
     d46:	68a2      	ldr	r2, [r4, #8]
     d48:	4790      	blx	r2
     d4a:	2301      	movs	r3, #1
     d4c:	6822      	ldr	r2, [r4, #0]
     d4e:	7393      	strb	r3, [r2, #14]
     d50:	07ab      	lsls	r3, r5, #30
     d52:	d505      	bpl.n	d60 <_tc_interrupt_handler+0x34>
     d54:	1c20      	adds	r0, r4, #0
     d56:	68e2      	ldr	r2, [r4, #12]
     d58:	4790      	blx	r2
     d5a:	2302      	movs	r3, #2
     d5c:	6822      	ldr	r2, [r4, #0]
     d5e:	7393      	strb	r3, [r2, #14]
     d60:	06eb      	lsls	r3, r5, #27
     d62:	d505      	bpl.n	d70 <_tc_interrupt_handler+0x44>
     d64:	1c20      	adds	r0, r4, #0
     d66:	6922      	ldr	r2, [r4, #16]
     d68:	4790      	blx	r2
     d6a:	2310      	movs	r3, #16
     d6c:	6822      	ldr	r2, [r4, #0]
     d6e:	7393      	strb	r3, [r2, #14]
     d70:	06ab      	lsls	r3, r5, #26
     d72:	d505      	bpl.n	d80 <_tc_interrupt_handler+0x54>
     d74:	1c20      	adds	r0, r4, #0
     d76:	6962      	ldr	r2, [r4, #20]
     d78:	4790      	blx	r2
     d7a:	6823      	ldr	r3, [r4, #0]
     d7c:	2220      	movs	r2, #32
     d7e:	739a      	strb	r2, [r3, #14]
     d80:	bd38      	pop	{r3, r4, r5, pc}
     d82:	46c0      	nop			; (mov r8, r8)
     d84:	200000f4 	.word	0x200000f4

00000d88 <TC0_Handler>:
     d88:	b508      	push	{r3, lr}
     d8a:	2000      	movs	r0, #0
     d8c:	4b01      	ldr	r3, [pc, #4]	; (d94 <TC0_Handler+0xc>)
     d8e:	4798      	blx	r3
     d90:	bd08      	pop	{r3, pc}
     d92:	46c0      	nop			; (mov r8, r8)
     d94:	00000d2d 	.word	0x00000d2d

00000d98 <TC1_Handler>:
     d98:	b508      	push	{r3, lr}
     d9a:	2001      	movs	r0, #1
     d9c:	4b01      	ldr	r3, [pc, #4]	; (da4 <TC1_Handler+0xc>)
     d9e:	4798      	blx	r3
     da0:	bd08      	pop	{r3, pc}
     da2:	46c0      	nop			; (mov r8, r8)
     da4:	00000d2d 	.word	0x00000d2d

00000da8 <TC2_Handler>:
     da8:	b508      	push	{r3, lr}
     daa:	2002      	movs	r0, #2
     dac:	4b01      	ldr	r3, [pc, #4]	; (db4 <TC2_Handler+0xc>)
     dae:	4798      	blx	r3
     db0:	bd08      	pop	{r3, pc}
     db2:	46c0      	nop			; (mov r8, r8)
     db4:	00000d2d 	.word	0x00000d2d

00000db8 <TC3_Handler>:
     db8:	b508      	push	{r3, lr}
     dba:	2003      	movs	r0, #3
     dbc:	4b01      	ldr	r3, [pc, #4]	; (dc4 <TC3_Handler+0xc>)
     dbe:	4798      	blx	r3
     dc0:	bd08      	pop	{r3, pc}
     dc2:	46c0      	nop			; (mov r8, r8)
     dc4:	00000d2d 	.word	0x00000d2d

00000dc8 <TC4_Handler>:
     dc8:	b508      	push	{r3, lr}
     dca:	2004      	movs	r0, #4
     dcc:	4b01      	ldr	r3, [pc, #4]	; (dd4 <TC4_Handler+0xc>)
     dce:	4798      	blx	r3
     dd0:	bd08      	pop	{r3, pc}
     dd2:	46c0      	nop			; (mov r8, r8)
     dd4:	00000d2d 	.word	0x00000d2d

00000dd8 <TC5_Handler>:
     dd8:	b508      	push	{r3, lr}
     dda:	2005      	movs	r0, #5
     ddc:	4b01      	ldr	r3, [pc, #4]	; (de4 <TC5_Handler+0xc>)
     dde:	4798      	blx	r3
     de0:	bd08      	pop	{r3, pc}
     de2:	46c0      	nop			; (mov r8, r8)
     de4:	00000d2d 	.word	0x00000d2d

00000de8 <TC6_Handler>:
     de8:	b508      	push	{r3, lr}
     dea:	2006      	movs	r0, #6
     dec:	4b01      	ldr	r3, [pc, #4]	; (df4 <TC6_Handler+0xc>)
     dee:	4798      	blx	r3
     df0:	bd08      	pop	{r3, pc}
     df2:	46c0      	nop			; (mov r8, r8)
     df4:	00000d2d 	.word	0x00000d2d

00000df8 <TC7_Handler>:
     df8:	b508      	push	{r3, lr}
     dfa:	2007      	movs	r0, #7
     dfc:	4b01      	ldr	r3, [pc, #4]	; (e04 <TC7_Handler+0xc>)
     dfe:	4798      	blx	r3
     e00:	bd08      	pop	{r3, pc}
     e02:	46c0      	nop			; (mov r8, r8)
     e04:	00000d2d 	.word	0x00000d2d

00000e08 <cpu_irq_enter_critical>:
     e08:	4b0c      	ldr	r3, [pc, #48]	; (e3c <cpu_irq_enter_critical+0x34>)
     e0a:	681b      	ldr	r3, [r3, #0]
     e0c:	2b00      	cmp	r3, #0
     e0e:	d110      	bne.n	e32 <cpu_irq_enter_critical+0x2a>
     e10:	f3ef 8310 	mrs	r3, PRIMASK
     e14:	2b00      	cmp	r3, #0
     e16:	d109      	bne.n	e2c <cpu_irq_enter_critical+0x24>
     e18:	b672      	cpsid	i
     e1a:	f3bf 8f5f 	dmb	sy
     e1e:	2200      	movs	r2, #0
     e20:	4b07      	ldr	r3, [pc, #28]	; (e40 <cpu_irq_enter_critical+0x38>)
     e22:	701a      	strb	r2, [r3, #0]
     e24:	2201      	movs	r2, #1
     e26:	4b07      	ldr	r3, [pc, #28]	; (e44 <cpu_irq_enter_critical+0x3c>)
     e28:	701a      	strb	r2, [r3, #0]
     e2a:	e002      	b.n	e32 <cpu_irq_enter_critical+0x2a>
     e2c:	2200      	movs	r2, #0
     e2e:	4b05      	ldr	r3, [pc, #20]	; (e44 <cpu_irq_enter_critical+0x3c>)
     e30:	701a      	strb	r2, [r3, #0]
     e32:	4b02      	ldr	r3, [pc, #8]	; (e3c <cpu_irq_enter_critical+0x34>)
     e34:	681a      	ldr	r2, [r3, #0]
     e36:	3201      	adds	r2, #1
     e38:	601a      	str	r2, [r3, #0]
     e3a:	4770      	bx	lr
     e3c:	200000b0 	.word	0x200000b0
     e40:	20000008 	.word	0x20000008
     e44:	200000b4 	.word	0x200000b4

00000e48 <cpu_irq_leave_critical>:
     e48:	4b08      	ldr	r3, [pc, #32]	; (e6c <cpu_irq_leave_critical+0x24>)
     e4a:	681a      	ldr	r2, [r3, #0]
     e4c:	3a01      	subs	r2, #1
     e4e:	601a      	str	r2, [r3, #0]
     e50:	681b      	ldr	r3, [r3, #0]
     e52:	2b00      	cmp	r3, #0
     e54:	d109      	bne.n	e6a <cpu_irq_leave_critical+0x22>
     e56:	4b06      	ldr	r3, [pc, #24]	; (e70 <cpu_irq_leave_critical+0x28>)
     e58:	781b      	ldrb	r3, [r3, #0]
     e5a:	2b00      	cmp	r3, #0
     e5c:	d005      	beq.n	e6a <cpu_irq_leave_critical+0x22>
     e5e:	2201      	movs	r2, #1
     e60:	4b04      	ldr	r3, [pc, #16]	; (e74 <cpu_irq_leave_critical+0x2c>)
     e62:	701a      	strb	r2, [r3, #0]
     e64:	f3bf 8f5f 	dmb	sy
     e68:	b662      	cpsie	i
     e6a:	4770      	bx	lr
     e6c:	200000b0 	.word	0x200000b0
     e70:	200000b4 	.word	0x200000b4
     e74:	20000008 	.word	0x20000008

00000e78 <system_board_init>:
     e78:	b5f0      	push	{r4, r5, r6, r7, lr}
     e7a:	b083      	sub	sp, #12
     e7c:	ac01      	add	r4, sp, #4
     e7e:	2501      	movs	r5, #1
     e80:	7065      	strb	r5, [r4, #1]
     e82:	2700      	movs	r7, #0
     e84:	70a7      	strb	r7, [r4, #2]
     e86:	7025      	strb	r5, [r4, #0]
     e88:	200e      	movs	r0, #14
     e8a:	1c21      	adds	r1, r4, #0
     e8c:	4e06      	ldr	r6, [pc, #24]	; (ea8 <system_board_init+0x30>)
     e8e:	47b0      	blx	r6
     e90:	2280      	movs	r2, #128	; 0x80
     e92:	01d2      	lsls	r2, r2, #7
     e94:	4b05      	ldr	r3, [pc, #20]	; (eac <system_board_init+0x34>)
     e96:	619a      	str	r2, [r3, #24]
     e98:	7027      	strb	r7, [r4, #0]
     e9a:	7065      	strb	r5, [r4, #1]
     e9c:	200f      	movs	r0, #15
     e9e:	1c21      	adds	r1, r4, #0
     ea0:	47b0      	blx	r6
     ea2:	b003      	add	sp, #12
     ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ea6:	46c0      	nop			; (mov r8, r8)
     ea8:	00000eb1 	.word	0x00000eb1
     eac:	41004400 	.word	0x41004400

00000eb0 <port_pin_set_config>:
     eb0:	b500      	push	{lr}
     eb2:	b083      	sub	sp, #12
     eb4:	ab01      	add	r3, sp, #4
     eb6:	2280      	movs	r2, #128	; 0x80
     eb8:	701a      	strb	r2, [r3, #0]
     eba:	780a      	ldrb	r2, [r1, #0]
     ebc:	705a      	strb	r2, [r3, #1]
     ebe:	784a      	ldrb	r2, [r1, #1]
     ec0:	709a      	strb	r2, [r3, #2]
     ec2:	788a      	ldrb	r2, [r1, #2]
     ec4:	70da      	strb	r2, [r3, #3]
     ec6:	1c19      	adds	r1, r3, #0
     ec8:	4b01      	ldr	r3, [pc, #4]	; (ed0 <port_pin_set_config+0x20>)
     eca:	4798      	blx	r3
     ecc:	b003      	add	sp, #12
     ece:	bd00      	pop	{pc}
     ed0:	000014d5 	.word	0x000014d5

00000ed4 <system_clock_source_get_hz>:
     ed4:	b508      	push	{r3, lr}
     ed6:	2807      	cmp	r0, #7
     ed8:	d82b      	bhi.n	f32 <system_clock_source_get_hz+0x5e>
     eda:	0080      	lsls	r0, r0, #2
     edc:	4b17      	ldr	r3, [pc, #92]	; (f3c <system_clock_source_get_hz+0x68>)
     ede:	581b      	ldr	r3, [r3, r0]
     ee0:	469f      	mov	pc, r3
     ee2:	2080      	movs	r0, #128	; 0x80
     ee4:	0200      	lsls	r0, r0, #8
     ee6:	e027      	b.n	f38 <system_clock_source_get_hz+0x64>
     ee8:	4b15      	ldr	r3, [pc, #84]	; (f40 <system_clock_source_get_hz+0x6c>)
     eea:	68d8      	ldr	r0, [r3, #12]
     eec:	e024      	b.n	f38 <system_clock_source_get_hz+0x64>
     eee:	4b15      	ldr	r3, [pc, #84]	; (f44 <system_clock_source_get_hz+0x70>)
     ef0:	6a18      	ldr	r0, [r3, #32]
     ef2:	0580      	lsls	r0, r0, #22
     ef4:	0f80      	lsrs	r0, r0, #30
     ef6:	4b14      	ldr	r3, [pc, #80]	; (f48 <system_clock_source_get_hz+0x74>)
     ef8:	40c3      	lsrs	r3, r0
     efa:	1c18      	adds	r0, r3, #0
     efc:	e01c      	b.n	f38 <system_clock_source_get_hz+0x64>
     efe:	4b10      	ldr	r3, [pc, #64]	; (f40 <system_clock_source_get_hz+0x6c>)
     f00:	6918      	ldr	r0, [r3, #16]
     f02:	e019      	b.n	f38 <system_clock_source_get_hz+0x64>
     f04:	4b0e      	ldr	r3, [pc, #56]	; (f40 <system_clock_source_get_hz+0x6c>)
     f06:	681b      	ldr	r3, [r3, #0]
     f08:	2002      	movs	r0, #2
     f0a:	4018      	ands	r0, r3
     f0c:	d014      	beq.n	f38 <system_clock_source_get_hz+0x64>
     f0e:	490d      	ldr	r1, [pc, #52]	; (f44 <system_clock_source_get_hz+0x70>)
     f10:	2210      	movs	r2, #16
     f12:	68cb      	ldr	r3, [r1, #12]
     f14:	421a      	tst	r2, r3
     f16:	d0fc      	beq.n	f12 <system_clock_source_get_hz+0x3e>
     f18:	4b09      	ldr	r3, [pc, #36]	; (f40 <system_clock_source_get_hz+0x6c>)
     f1a:	681b      	ldr	r3, [r3, #0]
     f1c:	075a      	lsls	r2, r3, #29
     f1e:	d50a      	bpl.n	f36 <system_clock_source_get_hz+0x62>
     f20:	2000      	movs	r0, #0
     f22:	4b0a      	ldr	r3, [pc, #40]	; (f4c <system_clock_source_get_hz+0x78>)
     f24:	4798      	blx	r3
     f26:	4b06      	ldr	r3, [pc, #24]	; (f40 <system_clock_source_get_hz+0x6c>)
     f28:	689b      	ldr	r3, [r3, #8]
     f2a:	041b      	lsls	r3, r3, #16
     f2c:	0c1b      	lsrs	r3, r3, #16
     f2e:	4358      	muls	r0, r3
     f30:	e002      	b.n	f38 <system_clock_source_get_hz+0x64>
     f32:	2000      	movs	r0, #0
     f34:	e000      	b.n	f38 <system_clock_source_get_hz+0x64>
     f36:	4806      	ldr	r0, [pc, #24]	; (f50 <system_clock_source_get_hz+0x7c>)
     f38:	bd08      	pop	{r3, pc}
     f3a:	46c0      	nop			; (mov r8, r8)
     f3c:	0000271c 	.word	0x0000271c
     f40:	200000b8 	.word	0x200000b8
     f44:	40000800 	.word	0x40000800
     f48:	007a1200 	.word	0x007a1200
     f4c:	00001415 	.word	0x00001415
     f50:	02dc6c00 	.word	0x02dc6c00

00000f54 <system_clock_source_osc8m_set_config>:
     f54:	b570      	push	{r4, r5, r6, lr}
     f56:	4b0c      	ldr	r3, [pc, #48]	; (f88 <system_clock_source_osc8m_set_config+0x34>)
     f58:	6a1c      	ldr	r4, [r3, #32]
     f5a:	7801      	ldrb	r1, [r0, #0]
     f5c:	7885      	ldrb	r5, [r0, #2]
     f5e:	7840      	ldrb	r0, [r0, #1]
     f60:	2201      	movs	r2, #1
     f62:	4010      	ands	r0, r2
     f64:	0180      	lsls	r0, r0, #6
     f66:	2640      	movs	r6, #64	; 0x40
     f68:	43b4      	bics	r4, r6
     f6a:	4304      	orrs	r4, r0
     f6c:	402a      	ands	r2, r5
     f6e:	01d0      	lsls	r0, r2, #7
     f70:	2280      	movs	r2, #128	; 0x80
     f72:	4394      	bics	r4, r2
     f74:	1c22      	adds	r2, r4, #0
     f76:	4302      	orrs	r2, r0
     f78:	2003      	movs	r0, #3
     f7a:	4001      	ands	r1, r0
     f7c:	0209      	lsls	r1, r1, #8
     f7e:	4803      	ldr	r0, [pc, #12]	; (f8c <system_clock_source_osc8m_set_config+0x38>)
     f80:	4002      	ands	r2, r0
     f82:	430a      	orrs	r2, r1
     f84:	621a      	str	r2, [r3, #32]
     f86:	bd70      	pop	{r4, r5, r6, pc}
     f88:	40000800 	.word	0x40000800
     f8c:	fffffcff 	.word	0xfffffcff

00000f90 <system_clock_source_xosc32k_set_config>:
     f90:	b5f0      	push	{r4, r5, r6, r7, lr}
     f92:	465f      	mov	r7, fp
     f94:	4656      	mov	r6, sl
     f96:	464d      	mov	r5, r9
     f98:	4644      	mov	r4, r8
     f9a:	b4f0      	push	{r4, r5, r6, r7}
     f9c:	4a25      	ldr	r2, [pc, #148]	; (1034 <system_clock_source_xosc32k_set_config+0xa4>)
     f9e:	8a94      	ldrh	r4, [r2, #20]
     fa0:	7845      	ldrb	r5, [r0, #1]
     fa2:	7803      	ldrb	r3, [r0, #0]
     fa4:	4259      	negs	r1, r3
     fa6:	4159      	adcs	r1, r3
     fa8:	468a      	mov	sl, r1
     faa:	7883      	ldrb	r3, [r0, #2]
     fac:	469c      	mov	ip, r3
     fae:	78c1      	ldrb	r1, [r0, #3]
     fb0:	4688      	mov	r8, r1
     fb2:	7903      	ldrb	r3, [r0, #4]
     fb4:	4699      	mov	r9, r3
     fb6:	7b46      	ldrb	r6, [r0, #13]
     fb8:	7b07      	ldrb	r7, [r0, #12]
     fba:	7b81      	ldrb	r1, [r0, #14]
     fbc:	468b      	mov	fp, r1
     fbe:	6880      	ldr	r0, [r0, #8]
     fc0:	4b1d      	ldr	r3, [pc, #116]	; (1038 <system_clock_source_xosc32k_set_config+0xa8>)
     fc2:	6118      	str	r0, [r3, #16]
     fc4:	2301      	movs	r3, #1
     fc6:	4651      	mov	r1, sl
     fc8:	0088      	lsls	r0, r1, #2
     fca:	2104      	movs	r1, #4
     fcc:	438c      	bics	r4, r1
     fce:	4304      	orrs	r4, r0
     fd0:	4648      	mov	r0, r9
     fd2:	4018      	ands	r0, r3
     fd4:	00c0      	lsls	r0, r0, #3
     fd6:	2108      	movs	r1, #8
     fd8:	438c      	bics	r4, r1
     fda:	4304      	orrs	r4, r0
     fdc:	4640      	mov	r0, r8
     fde:	4018      	ands	r0, r3
     fe0:	0100      	lsls	r0, r0, #4
     fe2:	2110      	movs	r1, #16
     fe4:	438c      	bics	r4, r1
     fe6:	4304      	orrs	r4, r0
     fe8:	4660      	mov	r0, ip
     fea:	4018      	ands	r0, r3
     fec:	0140      	lsls	r0, r0, #5
     fee:	2120      	movs	r1, #32
     ff0:	438c      	bics	r4, r1
     ff2:	4304      	orrs	r4, r0
     ff4:	1c18      	adds	r0, r3, #0
     ff6:	4038      	ands	r0, r7
     ff8:	0180      	lsls	r0, r0, #6
     ffa:	2740      	movs	r7, #64	; 0x40
     ffc:	43bc      	bics	r4, r7
     ffe:	4304      	orrs	r4, r0
    1000:	1c18      	adds	r0, r3, #0
    1002:	4030      	ands	r0, r6
    1004:	01c0      	lsls	r0, r0, #7
    1006:	2680      	movs	r6, #128	; 0x80
    1008:	43b4      	bics	r4, r6
    100a:	4304      	orrs	r4, r0
    100c:	2007      	movs	r0, #7
    100e:	4028      	ands	r0, r5
    1010:	0200      	lsls	r0, r0, #8
    1012:	4d0a      	ldr	r5, [pc, #40]	; (103c <system_clock_source_xosc32k_set_config+0xac>)
    1014:	402c      	ands	r4, r5
    1016:	4304      	orrs	r4, r0
    1018:	4659      	mov	r1, fp
    101a:	400b      	ands	r3, r1
    101c:	0319      	lsls	r1, r3, #12
    101e:	4808      	ldr	r0, [pc, #32]	; (1040 <system_clock_source_xosc32k_set_config+0xb0>)
    1020:	1c23      	adds	r3, r4, #0
    1022:	4003      	ands	r3, r0
    1024:	430b      	orrs	r3, r1
    1026:	8293      	strh	r3, [r2, #20]
    1028:	bc3c      	pop	{r2, r3, r4, r5}
    102a:	4690      	mov	r8, r2
    102c:	4699      	mov	r9, r3
    102e:	46a2      	mov	sl, r4
    1030:	46ab      	mov	fp, r5
    1032:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1034:	40000800 	.word	0x40000800
    1038:	200000b8 	.word	0x200000b8
    103c:	fffff8ff 	.word	0xfffff8ff
    1040:	ffffefff 	.word	0xffffefff

00001044 <system_clock_source_enable>:
    1044:	2807      	cmp	r0, #7
    1046:	d83b      	bhi.n	10c0 <system_clock_source_enable+0x7c>
    1048:	0080      	lsls	r0, r0, #2
    104a:	4b1e      	ldr	r3, [pc, #120]	; (10c4 <system_clock_source_enable+0x80>)
    104c:	581b      	ldr	r3, [r3, r0]
    104e:	469f      	mov	pc, r3
    1050:	2000      	movs	r0, #0
    1052:	e036      	b.n	10c2 <system_clock_source_enable+0x7e>
    1054:	4b1c      	ldr	r3, [pc, #112]	; (10c8 <system_clock_source_enable+0x84>)
    1056:	6a19      	ldr	r1, [r3, #32]
    1058:	2202      	movs	r2, #2
    105a:	430a      	orrs	r2, r1
    105c:	621a      	str	r2, [r3, #32]
    105e:	2000      	movs	r0, #0
    1060:	e02f      	b.n	10c2 <system_clock_source_enable+0x7e>
    1062:	4b19      	ldr	r3, [pc, #100]	; (10c8 <system_clock_source_enable+0x84>)
    1064:	6999      	ldr	r1, [r3, #24]
    1066:	2202      	movs	r2, #2
    1068:	430a      	orrs	r2, r1
    106a:	619a      	str	r2, [r3, #24]
    106c:	2000      	movs	r0, #0
    106e:	e028      	b.n	10c2 <system_clock_source_enable+0x7e>
    1070:	4b15      	ldr	r3, [pc, #84]	; (10c8 <system_clock_source_enable+0x84>)
    1072:	8a19      	ldrh	r1, [r3, #16]
    1074:	2202      	movs	r2, #2
    1076:	430a      	orrs	r2, r1
    1078:	821a      	strh	r2, [r3, #16]
    107a:	2000      	movs	r0, #0
    107c:	e021      	b.n	10c2 <system_clock_source_enable+0x7e>
    107e:	4b12      	ldr	r3, [pc, #72]	; (10c8 <system_clock_source_enable+0x84>)
    1080:	8a99      	ldrh	r1, [r3, #20]
    1082:	2202      	movs	r2, #2
    1084:	430a      	orrs	r2, r1
    1086:	829a      	strh	r2, [r3, #20]
    1088:	2000      	movs	r0, #0
    108a:	e01a      	b.n	10c2 <system_clock_source_enable+0x7e>
    108c:	4b0f      	ldr	r3, [pc, #60]	; (10cc <system_clock_source_enable+0x88>)
    108e:	6819      	ldr	r1, [r3, #0]
    1090:	2202      	movs	r2, #2
    1092:	430a      	orrs	r2, r1
    1094:	601a      	str	r2, [r3, #0]
    1096:	681a      	ldr	r2, [r3, #0]
    1098:	4b0d      	ldr	r3, [pc, #52]	; (10d0 <system_clock_source_enable+0x8c>)
    109a:	401a      	ands	r2, r3
    109c:	4b0a      	ldr	r3, [pc, #40]	; (10c8 <system_clock_source_enable+0x84>)
    109e:	849a      	strh	r2, [r3, #36]	; 0x24
    10a0:	1c19      	adds	r1, r3, #0
    10a2:	2210      	movs	r2, #16
    10a4:	68cb      	ldr	r3, [r1, #12]
    10a6:	421a      	tst	r2, r3
    10a8:	d0fc      	beq.n	10a4 <system_clock_source_enable+0x60>
    10aa:	4a08      	ldr	r2, [pc, #32]	; (10cc <system_clock_source_enable+0x88>)
    10ac:	6891      	ldr	r1, [r2, #8]
    10ae:	4b06      	ldr	r3, [pc, #24]	; (10c8 <system_clock_source_enable+0x84>)
    10b0:	62d9      	str	r1, [r3, #44]	; 0x2c
    10b2:	6851      	ldr	r1, [r2, #4]
    10b4:	6299      	str	r1, [r3, #40]	; 0x28
    10b6:	6812      	ldr	r2, [r2, #0]
    10b8:	b292      	uxth	r2, r2
    10ba:	849a      	strh	r2, [r3, #36]	; 0x24
    10bc:	2000      	movs	r0, #0
    10be:	e000      	b.n	10c2 <system_clock_source_enable+0x7e>
    10c0:	2017      	movs	r0, #23
    10c2:	4770      	bx	lr
    10c4:	0000273c 	.word	0x0000273c
    10c8:	40000800 	.word	0x40000800
    10cc:	200000b8 	.word	0x200000b8
    10d0:	0000ff7f 	.word	0x0000ff7f

000010d4 <system_clock_init>:
    10d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    10d6:	b089      	sub	sp, #36	; 0x24
    10d8:	22c2      	movs	r2, #194	; 0xc2
    10da:	00d2      	lsls	r2, r2, #3
    10dc:	4b2f      	ldr	r3, [pc, #188]	; (119c <system_clock_init+0xc8>)
    10de:	609a      	str	r2, [r3, #8]
    10e0:	4b2f      	ldr	r3, [pc, #188]	; (11a0 <system_clock_init+0xcc>)
    10e2:	685a      	ldr	r2, [r3, #4]
    10e4:	211e      	movs	r1, #30
    10e6:	438a      	bics	r2, r1
    10e8:	605a      	str	r2, [r3, #4]
    10ea:	2302      	movs	r3, #2
    10ec:	466a      	mov	r2, sp
    10ee:	7013      	strb	r3, [r2, #0]
    10f0:	2400      	movs	r4, #0
    10f2:	4d2c      	ldr	r5, [pc, #176]	; (11a4 <system_clock_init+0xd0>)
    10f4:	b2e0      	uxtb	r0, r4
    10f6:	4669      	mov	r1, sp
    10f8:	47a8      	blx	r5
    10fa:	3401      	adds	r4, #1
    10fc:	2c1c      	cmp	r4, #28
    10fe:	d1f9      	bne.n	10f4 <system_clock_init+0x20>
    1100:	a804      	add	r0, sp, #16
    1102:	2300      	movs	r3, #0
    1104:	7003      	strb	r3, [r0, #0]
    1106:	7083      	strb	r3, [r0, #2]
    1108:	2280      	movs	r2, #128	; 0x80
    110a:	0212      	lsls	r2, r2, #8
    110c:	6082      	str	r2, [r0, #8]
    110e:	70c3      	strb	r3, [r0, #3]
    1110:	2201      	movs	r2, #1
    1112:	7102      	strb	r2, [r0, #4]
    1114:	7303      	strb	r3, [r0, #12]
    1116:	7383      	strb	r3, [r0, #14]
    1118:	2206      	movs	r2, #6
    111a:	7042      	strb	r2, [r0, #1]
    111c:	7343      	strb	r3, [r0, #13]
    111e:	4b22      	ldr	r3, [pc, #136]	; (11a8 <system_clock_init+0xd4>)
    1120:	4798      	blx	r3
    1122:	2005      	movs	r0, #5
    1124:	4b21      	ldr	r3, [pc, #132]	; (11ac <system_clock_init+0xd8>)
    1126:	4798      	blx	r3
    1128:	491c      	ldr	r1, [pc, #112]	; (119c <system_clock_init+0xc8>)
    112a:	2202      	movs	r2, #2
    112c:	68cb      	ldr	r3, [r1, #12]
    112e:	421a      	tst	r2, r3
    1130:	d0fc      	beq.n	112c <system_clock_init+0x58>
    1132:	4b1a      	ldr	r3, [pc, #104]	; (119c <system_clock_init+0xc8>)
    1134:	8a99      	ldrh	r1, [r3, #20]
    1136:	2280      	movs	r2, #128	; 0x80
    1138:	430a      	orrs	r2, r1
    113a:	829a      	strh	r2, [r3, #20]
    113c:	a803      	add	r0, sp, #12
    113e:	2400      	movs	r4, #0
    1140:	7044      	strb	r4, [r0, #1]
    1142:	2501      	movs	r5, #1
    1144:	7085      	strb	r5, [r0, #2]
    1146:	7004      	strb	r4, [r0, #0]
    1148:	4b19      	ldr	r3, [pc, #100]	; (11b0 <system_clock_init+0xdc>)
    114a:	4798      	blx	r3
    114c:	2006      	movs	r0, #6
    114e:	4b17      	ldr	r3, [pc, #92]	; (11ac <system_clock_init+0xd8>)
    1150:	4798      	blx	r3
    1152:	4b18      	ldr	r3, [pc, #96]	; (11b4 <system_clock_init+0xe0>)
    1154:	4798      	blx	r3
    1156:	9501      	str	r5, [sp, #4]
    1158:	466b      	mov	r3, sp
    115a:	705c      	strb	r4, [r3, #1]
    115c:	721c      	strb	r4, [r3, #8]
    115e:	725c      	strb	r4, [r3, #9]
    1160:	2305      	movs	r3, #5
    1162:	466a      	mov	r2, sp
    1164:	7013      	strb	r3, [r2, #0]
    1166:	2001      	movs	r0, #1
    1168:	4669      	mov	r1, sp
    116a:	4f13      	ldr	r7, [pc, #76]	; (11b8 <system_clock_init+0xe4>)
    116c:	47b8      	blx	r7
    116e:	2001      	movs	r0, #1
    1170:	4e12      	ldr	r6, [pc, #72]	; (11bc <system_clock_init+0xe8>)
    1172:	47b0      	blx	r6
    1174:	4b12      	ldr	r3, [pc, #72]	; (11c0 <system_clock_init+0xec>)
    1176:	721c      	strb	r4, [r3, #8]
    1178:	725c      	strb	r4, [r3, #9]
    117a:	729c      	strb	r4, [r3, #10]
    117c:	9501      	str	r5, [sp, #4]
    117e:	466b      	mov	r3, sp
    1180:	705c      	strb	r4, [r3, #1]
    1182:	2306      	movs	r3, #6
    1184:	466a      	mov	r2, sp
    1186:	7013      	strb	r3, [r2, #0]
    1188:	7214      	strb	r4, [r2, #8]
    118a:	7254      	strb	r4, [r2, #9]
    118c:	2000      	movs	r0, #0
    118e:	4669      	mov	r1, sp
    1190:	47b8      	blx	r7
    1192:	2000      	movs	r0, #0
    1194:	47b0      	blx	r6
    1196:	b009      	add	sp, #36	; 0x24
    1198:	bdf0      	pop	{r4, r5, r6, r7, pc}
    119a:	46c0      	nop			; (mov r8, r8)
    119c:	40000800 	.word	0x40000800
    11a0:	41004000 	.word	0x41004000
    11a4:	000013f9 	.word	0x000013f9
    11a8:	00000f91 	.word	0x00000f91
    11ac:	00001045 	.word	0x00001045
    11b0:	00000f55 	.word	0x00000f55
    11b4:	000011c5 	.word	0x000011c5
    11b8:	000011e9 	.word	0x000011e9
    11bc:	0000129d 	.word	0x0000129d
    11c0:	40000400 	.word	0x40000400

000011c4 <system_gclk_init>:
    11c4:	4b06      	ldr	r3, [pc, #24]	; (11e0 <system_gclk_init+0x1c>)
    11c6:	6999      	ldr	r1, [r3, #24]
    11c8:	2208      	movs	r2, #8
    11ca:	430a      	orrs	r2, r1
    11cc:	619a      	str	r2, [r3, #24]
    11ce:	2201      	movs	r2, #1
    11d0:	4b04      	ldr	r3, [pc, #16]	; (11e4 <system_gclk_init+0x20>)
    11d2:	701a      	strb	r2, [r3, #0]
    11d4:	1c19      	adds	r1, r3, #0
    11d6:	780b      	ldrb	r3, [r1, #0]
    11d8:	4213      	tst	r3, r2
    11da:	d1fc      	bne.n	11d6 <system_gclk_init+0x12>
    11dc:	4770      	bx	lr
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	40000400 	.word	0x40000400
    11e4:	40000c00 	.word	0x40000c00

000011e8 <system_gclk_gen_set_config>:
    11e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    11ea:	1c06      	adds	r6, r0, #0
    11ec:	1c07      	adds	r7, r0, #0
    11ee:	780d      	ldrb	r5, [r1, #0]
    11f0:	022d      	lsls	r5, r5, #8
    11f2:	4305      	orrs	r5, r0
    11f4:	784b      	ldrb	r3, [r1, #1]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d002      	beq.n	1200 <system_gclk_gen_set_config+0x18>
    11fa:	2380      	movs	r3, #128	; 0x80
    11fc:	02db      	lsls	r3, r3, #11
    11fe:	431d      	orrs	r5, r3
    1200:	7a4b      	ldrb	r3, [r1, #9]
    1202:	2b00      	cmp	r3, #0
    1204:	d002      	beq.n	120c <system_gclk_gen_set_config+0x24>
    1206:	2380      	movs	r3, #128	; 0x80
    1208:	031b      	lsls	r3, r3, #12
    120a:	431d      	orrs	r5, r3
    120c:	684c      	ldr	r4, [r1, #4]
    120e:	2c01      	cmp	r4, #1
    1210:	d917      	bls.n	1242 <system_gclk_gen_set_config+0x5a>
    1212:	1e63      	subs	r3, r4, #1
    1214:	421c      	tst	r4, r3
    1216:	d10f      	bne.n	1238 <system_gclk_gen_set_config+0x50>
    1218:	2c02      	cmp	r4, #2
    121a:	d906      	bls.n	122a <system_gclk_gen_set_config+0x42>
    121c:	2302      	movs	r3, #2
    121e:	2200      	movs	r2, #0
    1220:	3201      	adds	r2, #1
    1222:	005b      	lsls	r3, r3, #1
    1224:	429c      	cmp	r4, r3
    1226:	d8fb      	bhi.n	1220 <system_gclk_gen_set_config+0x38>
    1228:	e000      	b.n	122c <system_gclk_gen_set_config+0x44>
    122a:	2200      	movs	r2, #0
    122c:	0217      	lsls	r7, r2, #8
    122e:	4337      	orrs	r7, r6
    1230:	2380      	movs	r3, #128	; 0x80
    1232:	035b      	lsls	r3, r3, #13
    1234:	431d      	orrs	r5, r3
    1236:	e004      	b.n	1242 <system_gclk_gen_set_config+0x5a>
    1238:	0227      	lsls	r7, r4, #8
    123a:	4337      	orrs	r7, r6
    123c:	2380      	movs	r3, #128	; 0x80
    123e:	029b      	lsls	r3, r3, #10
    1240:	431d      	orrs	r5, r3
    1242:	7a0b      	ldrb	r3, [r1, #8]
    1244:	2b00      	cmp	r3, #0
    1246:	d002      	beq.n	124e <system_gclk_gen_set_config+0x66>
    1248:	2380      	movs	r3, #128	; 0x80
    124a:	039b      	lsls	r3, r3, #14
    124c:	431d      	orrs	r5, r3
    124e:	4a0f      	ldr	r2, [pc, #60]	; (128c <system_gclk_gen_set_config+0xa4>)
    1250:	7853      	ldrb	r3, [r2, #1]
    1252:	b25b      	sxtb	r3, r3
    1254:	2b00      	cmp	r3, #0
    1256:	dbfb      	blt.n	1250 <system_gclk_gen_set_config+0x68>
    1258:	4b0d      	ldr	r3, [pc, #52]	; (1290 <system_gclk_gen_set_config+0xa8>)
    125a:	4798      	blx	r3
    125c:	4b0d      	ldr	r3, [pc, #52]	; (1294 <system_gclk_gen_set_config+0xac>)
    125e:	701e      	strb	r6, [r3, #0]
    1260:	4a0a      	ldr	r2, [pc, #40]	; (128c <system_gclk_gen_set_config+0xa4>)
    1262:	7853      	ldrb	r3, [r2, #1]
    1264:	b25b      	sxtb	r3, r3
    1266:	2b00      	cmp	r3, #0
    1268:	dbfb      	blt.n	1262 <system_gclk_gen_set_config+0x7a>
    126a:	4b08      	ldr	r3, [pc, #32]	; (128c <system_gclk_gen_set_config+0xa4>)
    126c:	609f      	str	r7, [r3, #8]
    126e:	1c1a      	adds	r2, r3, #0
    1270:	7853      	ldrb	r3, [r2, #1]
    1272:	b25b      	sxtb	r3, r3
    1274:	2b00      	cmp	r3, #0
    1276:	dbfb      	blt.n	1270 <system_gclk_gen_set_config+0x88>
    1278:	4b04      	ldr	r3, [pc, #16]	; (128c <system_gclk_gen_set_config+0xa4>)
    127a:	6859      	ldr	r1, [r3, #4]
    127c:	2280      	movs	r2, #128	; 0x80
    127e:	0252      	lsls	r2, r2, #9
    1280:	400a      	ands	r2, r1
    1282:	4315      	orrs	r5, r2
    1284:	605d      	str	r5, [r3, #4]
    1286:	4b04      	ldr	r3, [pc, #16]	; (1298 <system_gclk_gen_set_config+0xb0>)
    1288:	4798      	blx	r3
    128a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    128c:	40000c00 	.word	0x40000c00
    1290:	00000e09 	.word	0x00000e09
    1294:	40000c08 	.word	0x40000c08
    1298:	00000e49 	.word	0x00000e49

0000129c <system_gclk_gen_enable>:
    129c:	b510      	push	{r4, lr}
    129e:	1c04      	adds	r4, r0, #0
    12a0:	4a0b      	ldr	r2, [pc, #44]	; (12d0 <system_gclk_gen_enable+0x34>)
    12a2:	7853      	ldrb	r3, [r2, #1]
    12a4:	b25b      	sxtb	r3, r3
    12a6:	2b00      	cmp	r3, #0
    12a8:	dbfb      	blt.n	12a2 <system_gclk_gen_enable+0x6>
    12aa:	4b0a      	ldr	r3, [pc, #40]	; (12d4 <system_gclk_gen_enable+0x38>)
    12ac:	4798      	blx	r3
    12ae:	4b0a      	ldr	r3, [pc, #40]	; (12d8 <system_gclk_gen_enable+0x3c>)
    12b0:	701c      	strb	r4, [r3, #0]
    12b2:	4a07      	ldr	r2, [pc, #28]	; (12d0 <system_gclk_gen_enable+0x34>)
    12b4:	7853      	ldrb	r3, [r2, #1]
    12b6:	b25b      	sxtb	r3, r3
    12b8:	2b00      	cmp	r3, #0
    12ba:	dbfb      	blt.n	12b4 <system_gclk_gen_enable+0x18>
    12bc:	4b04      	ldr	r3, [pc, #16]	; (12d0 <system_gclk_gen_enable+0x34>)
    12be:	6859      	ldr	r1, [r3, #4]
    12c0:	2280      	movs	r2, #128	; 0x80
    12c2:	0252      	lsls	r2, r2, #9
    12c4:	430a      	orrs	r2, r1
    12c6:	605a      	str	r2, [r3, #4]
    12c8:	4b04      	ldr	r3, [pc, #16]	; (12dc <system_gclk_gen_enable+0x40>)
    12ca:	4798      	blx	r3
    12cc:	bd10      	pop	{r4, pc}
    12ce:	46c0      	nop			; (mov r8, r8)
    12d0:	40000c00 	.word	0x40000c00
    12d4:	00000e09 	.word	0x00000e09
    12d8:	40000c04 	.word	0x40000c04
    12dc:	00000e49 	.word	0x00000e49

000012e0 <system_gclk_gen_get_hz>:
    12e0:	b570      	push	{r4, r5, r6, lr}
    12e2:	1c04      	adds	r4, r0, #0
    12e4:	4a1a      	ldr	r2, [pc, #104]	; (1350 <system_gclk_gen_get_hz+0x70>)
    12e6:	7853      	ldrb	r3, [r2, #1]
    12e8:	b25b      	sxtb	r3, r3
    12ea:	2b00      	cmp	r3, #0
    12ec:	dbfb      	blt.n	12e6 <system_gclk_gen_get_hz+0x6>
    12ee:	4b19      	ldr	r3, [pc, #100]	; (1354 <system_gclk_gen_get_hz+0x74>)
    12f0:	4798      	blx	r3
    12f2:	4b19      	ldr	r3, [pc, #100]	; (1358 <system_gclk_gen_get_hz+0x78>)
    12f4:	701c      	strb	r4, [r3, #0]
    12f6:	4a16      	ldr	r2, [pc, #88]	; (1350 <system_gclk_gen_get_hz+0x70>)
    12f8:	7853      	ldrb	r3, [r2, #1]
    12fa:	b25b      	sxtb	r3, r3
    12fc:	2b00      	cmp	r3, #0
    12fe:	dbfb      	blt.n	12f8 <system_gclk_gen_get_hz+0x18>
    1300:	4e13      	ldr	r6, [pc, #76]	; (1350 <system_gclk_gen_get_hz+0x70>)
    1302:	6870      	ldr	r0, [r6, #4]
    1304:	04c0      	lsls	r0, r0, #19
    1306:	0ec0      	lsrs	r0, r0, #27
    1308:	4b14      	ldr	r3, [pc, #80]	; (135c <system_gclk_gen_get_hz+0x7c>)
    130a:	4798      	blx	r3
    130c:	1c05      	adds	r5, r0, #0
    130e:	4b12      	ldr	r3, [pc, #72]	; (1358 <system_gclk_gen_get_hz+0x78>)
    1310:	701c      	strb	r4, [r3, #0]
    1312:	6876      	ldr	r6, [r6, #4]
    1314:	02f6      	lsls	r6, r6, #11
    1316:	0ff6      	lsrs	r6, r6, #31
    1318:	4b11      	ldr	r3, [pc, #68]	; (1360 <system_gclk_gen_get_hz+0x80>)
    131a:	701c      	strb	r4, [r3, #0]
    131c:	4a0c      	ldr	r2, [pc, #48]	; (1350 <system_gclk_gen_get_hz+0x70>)
    131e:	7853      	ldrb	r3, [r2, #1]
    1320:	b25b      	sxtb	r3, r3
    1322:	2b00      	cmp	r3, #0
    1324:	dbfb      	blt.n	131e <system_gclk_gen_get_hz+0x3e>
    1326:	4b0a      	ldr	r3, [pc, #40]	; (1350 <system_gclk_gen_get_hz+0x70>)
    1328:	689c      	ldr	r4, [r3, #8]
    132a:	0a24      	lsrs	r4, r4, #8
    132c:	b2a4      	uxth	r4, r4
    132e:	4b0d      	ldr	r3, [pc, #52]	; (1364 <system_gclk_gen_get_hz+0x84>)
    1330:	4798      	blx	r3
    1332:	2e00      	cmp	r6, #0
    1334:	d107      	bne.n	1346 <system_gclk_gen_get_hz+0x66>
    1336:	2c01      	cmp	r4, #1
    1338:	d907      	bls.n	134a <system_gclk_gen_get_hz+0x6a>
    133a:	1c28      	adds	r0, r5, #0
    133c:	1c21      	adds	r1, r4, #0
    133e:	4b0a      	ldr	r3, [pc, #40]	; (1368 <system_gclk_gen_get_hz+0x88>)
    1340:	4798      	blx	r3
    1342:	1c05      	adds	r5, r0, #0
    1344:	e001      	b.n	134a <system_gclk_gen_get_hz+0x6a>
    1346:	3401      	adds	r4, #1
    1348:	40e5      	lsrs	r5, r4
    134a:	1c28      	adds	r0, r5, #0
    134c:	bd70      	pop	{r4, r5, r6, pc}
    134e:	46c0      	nop			; (mov r8, r8)
    1350:	40000c00 	.word	0x40000c00
    1354:	00000e09 	.word	0x00000e09
    1358:	40000c04 	.word	0x40000c04
    135c:	00000ed5 	.word	0x00000ed5
    1360:	40000c08 	.word	0x40000c08
    1364:	00000e49 	.word	0x00000e49
    1368:	00001b69 	.word	0x00001b69

0000136c <system_gclk_chan_enable>:
    136c:	b510      	push	{r4, lr}
    136e:	1c04      	adds	r4, r0, #0
    1370:	4b06      	ldr	r3, [pc, #24]	; (138c <system_gclk_chan_enable+0x20>)
    1372:	4798      	blx	r3
    1374:	4b06      	ldr	r3, [pc, #24]	; (1390 <system_gclk_chan_enable+0x24>)
    1376:	701c      	strb	r4, [r3, #0]
    1378:	4b06      	ldr	r3, [pc, #24]	; (1394 <system_gclk_chan_enable+0x28>)
    137a:	8859      	ldrh	r1, [r3, #2]
    137c:	2280      	movs	r2, #128	; 0x80
    137e:	01d2      	lsls	r2, r2, #7
    1380:	430a      	orrs	r2, r1
    1382:	805a      	strh	r2, [r3, #2]
    1384:	4b04      	ldr	r3, [pc, #16]	; (1398 <system_gclk_chan_enable+0x2c>)
    1386:	4798      	blx	r3
    1388:	bd10      	pop	{r4, pc}
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	00000e09 	.word	0x00000e09
    1390:	40000c02 	.word	0x40000c02
    1394:	40000c00 	.word	0x40000c00
    1398:	00000e49 	.word	0x00000e49

0000139c <system_gclk_chan_disable>:
    139c:	b510      	push	{r4, lr}
    139e:	1c04      	adds	r4, r0, #0
    13a0:	4b0f      	ldr	r3, [pc, #60]	; (13e0 <system_gclk_chan_disable+0x44>)
    13a2:	4798      	blx	r3
    13a4:	4b0f      	ldr	r3, [pc, #60]	; (13e4 <system_gclk_chan_disable+0x48>)
    13a6:	701c      	strb	r4, [r3, #0]
    13a8:	4b0f      	ldr	r3, [pc, #60]	; (13e8 <system_gclk_chan_disable+0x4c>)
    13aa:	8858      	ldrh	r0, [r3, #2]
    13ac:	0500      	lsls	r0, r0, #20
    13ae:	0f00      	lsrs	r0, r0, #28
    13b0:	8859      	ldrh	r1, [r3, #2]
    13b2:	4a0e      	ldr	r2, [pc, #56]	; (13ec <system_gclk_chan_disable+0x50>)
    13b4:	400a      	ands	r2, r1
    13b6:	805a      	strh	r2, [r3, #2]
    13b8:	8859      	ldrh	r1, [r3, #2]
    13ba:	4a0d      	ldr	r2, [pc, #52]	; (13f0 <system_gclk_chan_disable+0x54>)
    13bc:	400a      	ands	r2, r1
    13be:	805a      	strh	r2, [r3, #2]
    13c0:	1c19      	adds	r1, r3, #0
    13c2:	2280      	movs	r2, #128	; 0x80
    13c4:	01d2      	lsls	r2, r2, #7
    13c6:	884b      	ldrh	r3, [r1, #2]
    13c8:	4213      	tst	r3, r2
    13ca:	d1fc      	bne.n	13c6 <system_gclk_chan_disable+0x2a>
    13cc:	4b06      	ldr	r3, [pc, #24]	; (13e8 <system_gclk_chan_disable+0x4c>)
    13ce:	0201      	lsls	r1, r0, #8
    13d0:	8858      	ldrh	r0, [r3, #2]
    13d2:	4a06      	ldr	r2, [pc, #24]	; (13ec <system_gclk_chan_disable+0x50>)
    13d4:	4002      	ands	r2, r0
    13d6:	430a      	orrs	r2, r1
    13d8:	805a      	strh	r2, [r3, #2]
    13da:	4b06      	ldr	r3, [pc, #24]	; (13f4 <system_gclk_chan_disable+0x58>)
    13dc:	4798      	blx	r3
    13de:	bd10      	pop	{r4, pc}
    13e0:	00000e09 	.word	0x00000e09
    13e4:	40000c02 	.word	0x40000c02
    13e8:	40000c00 	.word	0x40000c00
    13ec:	fffff0ff 	.word	0xfffff0ff
    13f0:	ffffbfff 	.word	0xffffbfff
    13f4:	00000e49 	.word	0x00000e49

000013f8 <system_gclk_chan_set_config>:
    13f8:	b510      	push	{r4, lr}
    13fa:	780c      	ldrb	r4, [r1, #0]
    13fc:	0224      	lsls	r4, r4, #8
    13fe:	4304      	orrs	r4, r0
    1400:	4b02      	ldr	r3, [pc, #8]	; (140c <system_gclk_chan_set_config+0x14>)
    1402:	4798      	blx	r3
    1404:	b2a4      	uxth	r4, r4
    1406:	4b02      	ldr	r3, [pc, #8]	; (1410 <system_gclk_chan_set_config+0x18>)
    1408:	805c      	strh	r4, [r3, #2]
    140a:	bd10      	pop	{r4, pc}
    140c:	0000139d 	.word	0x0000139d
    1410:	40000c00 	.word	0x40000c00

00001414 <system_gclk_chan_get_hz>:
    1414:	b510      	push	{r4, lr}
    1416:	1c04      	adds	r4, r0, #0
    1418:	4b06      	ldr	r3, [pc, #24]	; (1434 <system_gclk_chan_get_hz+0x20>)
    141a:	4798      	blx	r3
    141c:	4b06      	ldr	r3, [pc, #24]	; (1438 <system_gclk_chan_get_hz+0x24>)
    141e:	701c      	strb	r4, [r3, #0]
    1420:	4b06      	ldr	r3, [pc, #24]	; (143c <system_gclk_chan_get_hz+0x28>)
    1422:	885c      	ldrh	r4, [r3, #2]
    1424:	0524      	lsls	r4, r4, #20
    1426:	0f24      	lsrs	r4, r4, #28
    1428:	4b05      	ldr	r3, [pc, #20]	; (1440 <system_gclk_chan_get_hz+0x2c>)
    142a:	4798      	blx	r3
    142c:	1c20      	adds	r0, r4, #0
    142e:	4b05      	ldr	r3, [pc, #20]	; (1444 <system_gclk_chan_get_hz+0x30>)
    1430:	4798      	blx	r3
    1432:	bd10      	pop	{r4, pc}
    1434:	00000e09 	.word	0x00000e09
    1438:	40000c02 	.word	0x40000c02
    143c:	40000c00 	.word	0x40000c00
    1440:	00000e49 	.word	0x00000e49
    1444:	000012e1 	.word	0x000012e1

00001448 <_system_pinmux_config>:
    1448:	b530      	push	{r4, r5, lr}
    144a:	78d3      	ldrb	r3, [r2, #3]
    144c:	2b00      	cmp	r3, #0
    144e:	d11e      	bne.n	148e <_system_pinmux_config+0x46>
    1450:	7813      	ldrb	r3, [r2, #0]
    1452:	2b80      	cmp	r3, #128	; 0x80
    1454:	d004      	beq.n	1460 <_system_pinmux_config+0x18>
    1456:	061b      	lsls	r3, r3, #24
    1458:	2480      	movs	r4, #128	; 0x80
    145a:	0264      	lsls	r4, r4, #9
    145c:	4323      	orrs	r3, r4
    145e:	e000      	b.n	1462 <_system_pinmux_config+0x1a>
    1460:	2300      	movs	r3, #0
    1462:	7854      	ldrb	r4, [r2, #1]
    1464:	2502      	movs	r5, #2
    1466:	43ac      	bics	r4, r5
    1468:	d10a      	bne.n	1480 <_system_pinmux_config+0x38>
    146a:	7894      	ldrb	r4, [r2, #2]
    146c:	2c00      	cmp	r4, #0
    146e:	d103      	bne.n	1478 <_system_pinmux_config+0x30>
    1470:	2480      	movs	r4, #128	; 0x80
    1472:	02a4      	lsls	r4, r4, #10
    1474:	4323      	orrs	r3, r4
    1476:	e002      	b.n	147e <_system_pinmux_config+0x36>
    1478:	24c0      	movs	r4, #192	; 0xc0
    147a:	02e4      	lsls	r4, r4, #11
    147c:	4323      	orrs	r3, r4
    147e:	6041      	str	r1, [r0, #4]
    1480:	7854      	ldrb	r4, [r2, #1]
    1482:	3c01      	subs	r4, #1
    1484:	2c01      	cmp	r4, #1
    1486:	d804      	bhi.n	1492 <_system_pinmux_config+0x4a>
    1488:	4c11      	ldr	r4, [pc, #68]	; (14d0 <_system_pinmux_config+0x88>)
    148a:	4023      	ands	r3, r4
    148c:	e001      	b.n	1492 <_system_pinmux_config+0x4a>
    148e:	6041      	str	r1, [r0, #4]
    1490:	2300      	movs	r3, #0
    1492:	040d      	lsls	r5, r1, #16
    1494:	0c2d      	lsrs	r5, r5, #16
    1496:	24a0      	movs	r4, #160	; 0xa0
    1498:	05e4      	lsls	r4, r4, #23
    149a:	432c      	orrs	r4, r5
    149c:	431c      	orrs	r4, r3
    149e:	6284      	str	r4, [r0, #40]	; 0x28
    14a0:	0c0d      	lsrs	r5, r1, #16
    14a2:	24d0      	movs	r4, #208	; 0xd0
    14a4:	0624      	lsls	r4, r4, #24
    14a6:	432c      	orrs	r4, r5
    14a8:	431c      	orrs	r4, r3
    14aa:	6284      	str	r4, [r0, #40]	; 0x28
    14ac:	78d4      	ldrb	r4, [r2, #3]
    14ae:	2c00      	cmp	r4, #0
    14b0:	d10c      	bne.n	14cc <_system_pinmux_config+0x84>
    14b2:	035c      	lsls	r4, r3, #13
    14b4:	d505      	bpl.n	14c2 <_system_pinmux_config+0x7a>
    14b6:	7893      	ldrb	r3, [r2, #2]
    14b8:	2b01      	cmp	r3, #1
    14ba:	d101      	bne.n	14c0 <_system_pinmux_config+0x78>
    14bc:	6181      	str	r1, [r0, #24]
    14be:	e000      	b.n	14c2 <_system_pinmux_config+0x7a>
    14c0:	6141      	str	r1, [r0, #20]
    14c2:	7853      	ldrb	r3, [r2, #1]
    14c4:	3b01      	subs	r3, #1
    14c6:	2b01      	cmp	r3, #1
    14c8:	d800      	bhi.n	14cc <_system_pinmux_config+0x84>
    14ca:	6081      	str	r1, [r0, #8]
    14cc:	bd30      	pop	{r4, r5, pc}
    14ce:	46c0      	nop			; (mov r8, r8)
    14d0:	fffbffff 	.word	0xfffbffff

000014d4 <system_pinmux_pin_set_config>:
    14d4:	b508      	push	{r3, lr}
    14d6:	1c03      	adds	r3, r0, #0
    14d8:	1c0a      	adds	r2, r1, #0
    14da:	09c1      	lsrs	r1, r0, #7
    14dc:	2000      	movs	r0, #0
    14de:	2900      	cmp	r1, #0
    14e0:	d103      	bne.n	14ea <system_pinmux_pin_set_config+0x16>
    14e2:	0958      	lsrs	r0, r3, #5
    14e4:	01c0      	lsls	r0, r0, #7
    14e6:	4904      	ldr	r1, [pc, #16]	; (14f8 <system_pinmux_pin_set_config+0x24>)
    14e8:	1840      	adds	r0, r0, r1
    14ea:	211f      	movs	r1, #31
    14ec:	400b      	ands	r3, r1
    14ee:	2101      	movs	r1, #1
    14f0:	4099      	lsls	r1, r3
    14f2:	4b02      	ldr	r3, [pc, #8]	; (14fc <system_pinmux_pin_set_config+0x28>)
    14f4:	4798      	blx	r3
    14f6:	bd08      	pop	{r3, pc}
    14f8:	41004400 	.word	0x41004400
    14fc:	00001449 	.word	0x00001449

00001500 <_system_dummy_init>:
    1500:	4770      	bx	lr
    1502:	46c0      	nop			; (mov r8, r8)

00001504 <system_init>:
    1504:	b508      	push	{r3, lr}
    1506:	4b04      	ldr	r3, [pc, #16]	; (1518 <system_init+0x14>)
    1508:	4798      	blx	r3
    150a:	4b04      	ldr	r3, [pc, #16]	; (151c <system_init+0x18>)
    150c:	4798      	blx	r3
    150e:	4b04      	ldr	r3, [pc, #16]	; (1520 <system_init+0x1c>)
    1510:	4798      	blx	r3
    1512:	4b04      	ldr	r3, [pc, #16]	; (1524 <system_init+0x20>)
    1514:	4798      	blx	r3
    1516:	bd08      	pop	{r3, pc}
    1518:	000010d5 	.word	0x000010d5
    151c:	00000e79 	.word	0x00000e79
    1520:	00001501 	.word	0x00001501
    1524:	00001501 	.word	0x00001501

00001528 <Dummy_Handler>:
    1528:	e7fe      	b.n	1528 <Dummy_Handler>
    152a:	46c0      	nop			; (mov r8, r8)

0000152c <Reset_Handler>:
    152c:	b510      	push	{r4, lr}
    152e:	4b19      	ldr	r3, [pc, #100]	; (1594 <Reset_Handler+0x68>)
    1530:	4a19      	ldr	r2, [pc, #100]	; (1598 <Reset_Handler+0x6c>)
    1532:	429a      	cmp	r2, r3
    1534:	d003      	beq.n	153e <Reset_Handler+0x12>
    1536:	4b19      	ldr	r3, [pc, #100]	; (159c <Reset_Handler+0x70>)
    1538:	4a16      	ldr	r2, [pc, #88]	; (1594 <Reset_Handler+0x68>)
    153a:	429a      	cmp	r2, r3
    153c:	d304      	bcc.n	1548 <Reset_Handler+0x1c>
    153e:	4b18      	ldr	r3, [pc, #96]	; (15a0 <Reset_Handler+0x74>)
    1540:	4a18      	ldr	r2, [pc, #96]	; (15a4 <Reset_Handler+0x78>)
    1542:	429a      	cmp	r2, r3
    1544:	d310      	bcc.n	1568 <Reset_Handler+0x3c>
    1546:	e01b      	b.n	1580 <Reset_Handler+0x54>
    1548:	4b17      	ldr	r3, [pc, #92]	; (15a8 <Reset_Handler+0x7c>)
    154a:	4814      	ldr	r0, [pc, #80]	; (159c <Reset_Handler+0x70>)
    154c:	3003      	adds	r0, #3
    154e:	1ac0      	subs	r0, r0, r3
    1550:	0880      	lsrs	r0, r0, #2
    1552:	3001      	adds	r0, #1
    1554:	0080      	lsls	r0, r0, #2
    1556:	2300      	movs	r3, #0
    1558:	490e      	ldr	r1, [pc, #56]	; (1594 <Reset_Handler+0x68>)
    155a:	4a0f      	ldr	r2, [pc, #60]	; (1598 <Reset_Handler+0x6c>)
    155c:	58d4      	ldr	r4, [r2, r3]
    155e:	50cc      	str	r4, [r1, r3]
    1560:	3304      	adds	r3, #4
    1562:	4283      	cmp	r3, r0
    1564:	d1fa      	bne.n	155c <Reset_Handler+0x30>
    1566:	e7ea      	b.n	153e <Reset_Handler+0x12>
    1568:	4b0e      	ldr	r3, [pc, #56]	; (15a4 <Reset_Handler+0x78>)
    156a:	1d1a      	adds	r2, r3, #4
    156c:	490c      	ldr	r1, [pc, #48]	; (15a0 <Reset_Handler+0x74>)
    156e:	3103      	adds	r1, #3
    1570:	1a89      	subs	r1, r1, r2
    1572:	0889      	lsrs	r1, r1, #2
    1574:	0089      	lsls	r1, r1, #2
    1576:	1852      	adds	r2, r2, r1
    1578:	2100      	movs	r1, #0
    157a:	c302      	stmia	r3!, {r1}
    157c:	4293      	cmp	r3, r2
    157e:	d1fc      	bne.n	157a <Reset_Handler+0x4e>
    1580:	4b0a      	ldr	r3, [pc, #40]	; (15ac <Reset_Handler+0x80>)
    1582:	217f      	movs	r1, #127	; 0x7f
    1584:	4a0a      	ldr	r2, [pc, #40]	; (15b0 <Reset_Handler+0x84>)
    1586:	438a      	bics	r2, r1
    1588:	609a      	str	r2, [r3, #8]
    158a:	4b0a      	ldr	r3, [pc, #40]	; (15b4 <Reset_Handler+0x88>)
    158c:	4798      	blx	r3
    158e:	4b0a      	ldr	r3, [pc, #40]	; (15b8 <Reset_Handler+0x8c>)
    1590:	4798      	blx	r3
    1592:	e7fe      	b.n	1592 <Reset_Handler+0x66>
    1594:	20000000 	.word	0x20000000
    1598:	00002930 	.word	0x00002930
    159c:	20000074 	.word	0x20000074
    15a0:	200001b4 	.word	0x200001b4
    15a4:	20000074 	.word	0x20000074
    15a8:	20000004 	.word	0x20000004
    15ac:	e000ed00 	.word	0xe000ed00
    15b0:	00000000 	.word	0x00000000
    15b4:	00001c59 	.word	0x00001c59
    15b8:	00001a75 	.word	0x00001a75

000015bc <_sbrk>:
    15bc:	4b06      	ldr	r3, [pc, #24]	; (15d8 <_sbrk+0x1c>)
    15be:	681b      	ldr	r3, [r3, #0]
    15c0:	2b00      	cmp	r3, #0
    15c2:	d102      	bne.n	15ca <_sbrk+0xe>
    15c4:	4a05      	ldr	r2, [pc, #20]	; (15dc <_sbrk+0x20>)
    15c6:	4b04      	ldr	r3, [pc, #16]	; (15d8 <_sbrk+0x1c>)
    15c8:	601a      	str	r2, [r3, #0]
    15ca:	4a03      	ldr	r2, [pc, #12]	; (15d8 <_sbrk+0x1c>)
    15cc:	6813      	ldr	r3, [r2, #0]
    15ce:	1818      	adds	r0, r3, r0
    15d0:	6010      	str	r0, [r2, #0]
    15d2:	1c18      	adds	r0, r3, #0
    15d4:	4770      	bx	lr
    15d6:	46c0      	nop			; (mov r8, r8)
    15d8:	200000cc 	.word	0x200000cc
    15dc:	200021b8 	.word	0x200021b8

000015e0 <usart_write_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    15e0:	2280      	movs	r2, #128	; 0x80
    15e2:	01d2      	lsls	r2, r2, #7
    15e4:	4b01      	ldr	r3, [pc, #4]	; (15ec <usart_write_callback+0xc>)
    15e6:	61da      	str	r2, [r3, #28]

}
void usart_write_callback(const struct usart_module *const usart_module)
{
	port_pin_toggle_output_level(LED_0_PIN);
}
    15e8:	4770      	bx	lr
    15ea:	46c0      	nop			; (mov r8, r8)
    15ec:	41004400 	.word	0x41004400

000015f0 <usart_read_callback>:
	
	steps_to_move[1] = goal_position_cpy[1] - current_position_cpy[1];
	
}
void usart_read_callback(const struct usart_module *const usart_module)
{
    15f0:	b508      	push	{r3, lr}
	for(int i=0; i<MAX_RX_BUFFER_LENGTH; i++)
    15f2:	2300      	movs	r3, #0
		rx_buffer_cpy[i]=rx_buffer[i];
    15f4:	4807      	ldr	r0, [pc, #28]	; (1614 <usart_read_callback+0x24>)
    15f6:	4908      	ldr	r1, [pc, #32]	; (1618 <usart_read_callback+0x28>)
    15f8:	5cc2      	ldrb	r2, [r0, r3]
    15fa:	54ca      	strb	r2, [r1, r3]
	steps_to_move[1] = goal_position_cpy[1] - current_position_cpy[1];
	
}
void usart_read_callback(const struct usart_module *const usart_module)
{
	for(int i=0; i<MAX_RX_BUFFER_LENGTH; i++)
    15fc:	3301      	adds	r3, #1
    15fe:	2b10      	cmp	r3, #16
    1600:	d1fa      	bne.n	15f8 <usart_read_callback+0x8>
		rx_buffer_cpy[i]=rx_buffer[i];
	
	new_data_flag = 1;
    1602:	2201      	movs	r2, #1
    1604:	4b05      	ldr	r3, [pc, #20]	; (161c <usart_read_callback+0x2c>)
    1606:	701a      	strb	r2, [r3, #0]
		
	usart_write_buffer_job(&usart_instance,
    1608:	4805      	ldr	r0, [pc, #20]	; (1620 <usart_read_callback+0x30>)
    160a:	4902      	ldr	r1, [pc, #8]	; (1614 <usart_read_callback+0x24>)
    160c:	2210      	movs	r2, #16
    160e:	4b05      	ldr	r3, [pc, #20]	; (1624 <usart_read_callback+0x34>)
    1610:	4798      	blx	r3
		(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);

}
    1612:	bd08      	pop	{r3, pc}
    1614:	20000158 	.word	0x20000158
    1618:	20000140 	.word	0x20000140
    161c:	200000d1 	.word	0x200000d1
    1620:	2000011c 	.word	0x2000011c
    1624:	000008b1 	.word	0x000008b1

00001628 <configure_tc>:
				
			//delay_ms(30);
		}
}
void configure_tc(void)
{
    1628:	b5f0      	push	{r4, r5, r6, r7, lr}
    162a:	b08f      	sub	sp, #60	; 0x3c

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    162c:	ac01      	add	r4, sp, #4
    162e:	2300      	movs	r3, #0
    1630:	2200      	movs	r2, #0
    1632:	71a3      	strb	r3, [r4, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1634:	8123      	strh	r3, [r4, #8]
	config->run_in_standby             = false;
    1636:	2100      	movs	r1, #0
    1638:	7061      	strb	r1, [r4, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    163a:	72a2      	strb	r2, [r4, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    163c:	72e2      	strb	r2, [r4, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    163e:	7322      	strb	r2, [r4, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1640:	73a2      	strb	r2, [r4, #14]
	config->oneshot                    = false;
    1642:	7362      	strb	r2, [r4, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1644:	7422      	strb	r2, [r4, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1646:	6163      	str	r3, [r4, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1648:	61a3      	str	r3, [r4, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    164a:	7722      	strb	r2, [r4, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    164c:	6223      	str	r3, [r4, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    164e:	6263      	str	r3, [r4, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1650:	8523      	strh	r3, [r4, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1652:	8563      	strh	r3, [r4, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1654:	85a3      	strh	r3, [r4, #44]	; 0x2c
	struct tc_config config_tc;

	tc_get_config_defaults(&config_tc);

	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    1656:	2304      	movs	r3, #4
    1658:	70a3      	strb	r3, [r4, #2]
	config_tc.clock_source = GCLK_GENERATOR_1;
    165a:	2301      	movs	r3, #1
    165c:	7023      	strb	r3, [r4, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV16;
    165e:	2380      	movs	r3, #128	; 0x80
    1660:	00db      	lsls	r3, r3, #3
    1662:	80a3      	strh	r3, [r4, #4]
	config_tc.counter_8_bit.period = 2;
    1664:	2729      	movs	r7, #41	; 0x29
    1666:	2302      	movs	r3, #2
    1668:	55e3      	strb	r3, [r4, r7]

	tc_init(&tc_instance_pitch, TC3, &config_tc);
    166a:	4d10      	ldr	r5, [pc, #64]	; (16ac <configure_tc+0x84>)
    166c:	1c28      	adds	r0, r5, #0
    166e:	4910      	ldr	r1, [pc, #64]	; (16b0 <configure_tc+0x88>)
    1670:	1c22      	adds	r2, r4, #0
    1672:	4e10      	ldr	r6, [pc, #64]	; (16b4 <configure_tc+0x8c>)
    1674:	47b0      	blx	r6
	
	config_tc.counter_8_bit.period = 10;
    1676:	230a      	movs	r3, #10
    1678:	55e3      	strb	r3, [r4, r7]
	
	tc_init(&tc_instance_yaw, TC5, &config_tc);
    167a:	480f      	ldr	r0, [pc, #60]	; (16b8 <configure_tc+0x90>)
    167c:	490f      	ldr	r1, [pc, #60]	; (16bc <configure_tc+0x94>)
    167e:	1c22      	adds	r2, r4, #0
    1680:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1682:	682a      	ldr	r2, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1684:	217f      	movs	r1, #127	; 0x7f
    1686:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1688:	438b      	bics	r3, r1
    168a:	d1fc      	bne.n	1686 <configure_tc+0x5e>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    168c:	8811      	ldrh	r1, [r2, #0]
    168e:	2302      	movs	r3, #2
    1690:	430b      	orrs	r3, r1
    1692:	8013      	strh	r3, [r2, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1694:	4b08      	ldr	r3, [pc, #32]	; (16b8 <configure_tc+0x90>)
    1696:	681a      	ldr	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1698:	217f      	movs	r1, #127	; 0x7f
    169a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    169c:	438b      	bics	r3, r1
    169e:	d1fc      	bne.n	169a <configure_tc+0x72>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    16a0:	8811      	ldrh	r1, [r2, #0]
    16a2:	2302      	movs	r3, #2
    16a4:	430b      	orrs	r3, r1
    16a6:	8013      	strh	r3, [r2, #0]

	tc_enable(&tc_instance_pitch);
	tc_enable(&tc_instance_yaw);

}
    16a8:	b00f      	add	sp, #60	; 0x3c
    16aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16ac:	20000190 	.word	0x20000190
    16b0:	42002c00 	.word	0x42002c00
    16b4:	00000a81 	.word	0x00000a81
    16b8:	20000168 	.word	0x20000168
    16bc:	42003400 	.word	0x42003400

000016c0 <configure_tc_callbacks>:
void configure_tc_callbacks(void)
{
    16c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16c2:	465f      	mov	r7, fp
    16c4:	4656      	mov	r6, sl
    16c6:	464d      	mov	r5, r9
    16c8:	4644      	mov	r4, r8
    16ca:	b4f0      	push	{r4, r5, r6, r7}
	
	tc_register_callback(&tc_instance_pitch, tc_callback_to_toggle_pitch,
    16cc:	4d1b      	ldr	r5, [pc, #108]	; (173c <configure_tc_callbacks+0x7c>)
    16ce:	1c28      	adds	r0, r5, #0
    16d0:	491b      	ldr	r1, [pc, #108]	; (1740 <configure_tc_callbacks+0x80>)
    16d2:	2200      	movs	r2, #0
    16d4:	4e1b      	ldr	r6, [pc, #108]	; (1744 <configure_tc_callbacks+0x84>)
    16d6:	47b0      	blx	r6
	TC_CALLBACK_OVERFLOW);
	tc_register_callback(&tc_instance_yaw, tc_callback_to_toggle_yaw,
    16d8:	4c1b      	ldr	r4, [pc, #108]	; (1748 <configure_tc_callbacks+0x88>)
    16da:	1c20      	adds	r0, r4, #0
    16dc:	491b      	ldr	r1, [pc, #108]	; (174c <configure_tc_callbacks+0x8c>)
    16de:	2200      	movs	r2, #0
    16e0:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    16e2:	6828      	ldr	r0, [r5, #0]
    16e4:	4a1a      	ldr	r2, [pc, #104]	; (1750 <configure_tc_callbacks+0x90>)
    16e6:	4693      	mov	fp, r2
    16e8:	4790      	blx	r2
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    16ea:	4b1a      	ldr	r3, [pc, #104]	; (1754 <configure_tc_callbacks+0x94>)
    16ec:	469a      	mov	sl, r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    16ee:	5c1b      	ldrb	r3, [r3, r0]
    16f0:	221f      	movs	r2, #31
    16f2:	4691      	mov	r9, r2
    16f4:	4013      	ands	r3, r2
    16f6:	2601      	movs	r6, #1
    16f8:	1c32      	adds	r2, r6, #0
    16fa:	409a      	lsls	r2, r3
    16fc:	1c13      	adds	r3, r2, #0
    16fe:	4a16      	ldr	r2, [pc, #88]	; (1758 <configure_tc_callbacks+0x98>)
    1700:	4690      	mov	r8, r2
    1702:	6013      	str	r3, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1704:	2701      	movs	r7, #1
    1706:	7e6b      	ldrb	r3, [r5, #25]
    1708:	433b      	orrs	r3, r7
    170a:	766b      	strb	r3, [r5, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    170c:	682b      	ldr	r3, [r5, #0]
    170e:	735e      	strb	r6, [r3, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1710:	6820      	ldr	r0, [r4, #0]
    1712:	47d8      	blx	fp
    1714:	4652      	mov	r2, sl
    1716:	5c13      	ldrb	r3, [r2, r0]
    1718:	464a      	mov	r2, r9
    171a:	4013      	ands	r3, r2
    171c:	1c32      	adds	r2, r6, #0
    171e:	409a      	lsls	r2, r3
    1720:	1c13      	adds	r3, r2, #0
    1722:	4642      	mov	r2, r8
    1724:	6013      	str	r3, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1726:	7e63      	ldrb	r3, [r4, #25]
    1728:	431f      	orrs	r7, r3
    172a:	7667      	strb	r7, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    172c:	6823      	ldr	r3, [r4, #0]
    172e:	735e      	strb	r6, [r3, #13]
	TC_CALLBACK_OVERFLOW);

	tc_enable_callback(&tc_instance_pitch, TC_CALLBACK_OVERFLOW);
	tc_enable_callback(&tc_instance_yaw, TC_CALLBACK_OVERFLOW);

}
    1730:	bc3c      	pop	{r2, r3, r4, r5}
    1732:	4690      	mov	r8, r2
    1734:	4699      	mov	r9, r3
    1736:	46a2      	mov	sl, r4
    1738:	46ab      	mov	fp, r5
    173a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    173c:	20000190 	.word	0x20000190
    1740:	00001871 	.word	0x00001871
    1744:	00000cf9 	.word	0x00000cf9
    1748:	20000168 	.word	0x20000168
    174c:	000017c5 	.word	0x000017c5
    1750:	00000a41 	.word	0x00000a41
    1754:	0000275c 	.word	0x0000275c
    1758:	e000e100 	.word	0xe000e100

0000175c <configure_port_pins>:
void configure_port_pins(void)
{
    175c:	b530      	push	{r4, r5, lr}
    175e:	b083      	sub	sp, #12
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    1760:	ac01      	add	r4, sp, #4
    1762:	2300      	movs	r3, #0
    1764:	70a3      	strb	r3, [r4, #2]
	//configure outputs
	struct port_config config_port_pin;
	
	port_get_config_defaults(&config_port_pin);
	
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    1766:	2302      	movs	r3, #2
    1768:	7063      	strb	r3, [r4, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    176a:	2301      	movs	r3, #1
    176c:	7023      	strb	r3, [r4, #0]
	
	port_pin_set_config(PIN_PB06, &config_port_pin);//yaw, pin 5 EXT1
    176e:	2026      	movs	r0, #38	; 0x26
    1770:	1c21      	adds	r1, r4, #0
    1772:	4d08      	ldr	r5, [pc, #32]	; (1794 <configure_port_pins+0x38>)
    1774:	47a8      	blx	r5
	port_pin_set_config(PIN_PB07, &config_port_pin);//yaw, pin 6 EXT1
    1776:	2027      	movs	r0, #39	; 0x27
    1778:	1c21      	adds	r1, r4, #0
    177a:	47a8      	blx	r5
	port_pin_set_config(PIN_PA20, &config_port_pin);//pitch, pin 5 EXT2
    177c:	2014      	movs	r0, #20
    177e:	1c21      	adds	r1, r4, #0
    1780:	47a8      	blx	r5
	port_pin_set_config(PIN_PA21, &config_port_pin);//pitch, pin 6 EXT2
    1782:	2015      	movs	r0, #21
    1784:	1c21      	adds	r1, r4, #0
    1786:	47a8      	blx	r5
	port_pin_set_config(PIN_PB30, &config_port_pin);//trigger camera
    1788:	203e      	movs	r0, #62	; 0x3e
    178a:	1c21      	adds	r1, r4, #0
    178c:	47a8      	blx	r5
	
}
    178e:	b003      	add	sp, #12
    1790:	bd30      	pop	{r4, r5, pc}
    1792:	46c0      	nop			; (mov r8, r8)
    1794:	00000eb1 	.word	0x00000eb1

00001798 <step_yaw>:
void step_yaw(bool direction)
{
    1798:	b538      	push	{r3, r4, r5, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    179a:	2800      	cmp	r0, #0
    179c:	d003      	beq.n	17a6 <step_yaw+0xe>
		port_base->OUTSET.reg = pin_mask;
    179e:	4b07      	ldr	r3, [pc, #28]	; (17bc <step_yaw+0x24>)
    17a0:	2280      	movs	r2, #128	; 0x80
    17a2:	619a      	str	r2, [r3, #24]
    17a4:	e002      	b.n	17ac <step_yaw+0x14>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    17a6:	4b05      	ldr	r3, [pc, #20]	; (17bc <step_yaw+0x24>)
    17a8:	2280      	movs	r2, #128	; 0x80
    17aa:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    17ac:	4c03      	ldr	r4, [pc, #12]	; (17bc <step_yaw+0x24>)
    17ae:	2540      	movs	r5, #64	; 0x40
    17b0:	61a5      	str	r5, [r4, #24]
	//reset delay counter in here and do checking if i should actually step--> make sure the delay has been long enough
	
	//yaw
	port_pin_set_output_level(PIN_PB07, (int)direction);
	port_pin_set_output_level(PIN_PB06, true);
	delay_us(50);
    17b2:	2032      	movs	r0, #50	; 0x32
    17b4:	4b02      	ldr	r3, [pc, #8]	; (17c0 <step_yaw+0x28>)
    17b6:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    17b8:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
}
    17ba:	bd38      	pop	{r3, r4, r5, pc}
    17bc:	41004480 	.word	0x41004480
    17c0:	00000141 	.word	0x00000141

000017c4 <tc_callback_to_toggle_yaw>:
			}
		//	delay_ms(1);
		}
}
void tc_callback_to_toggle_yaw(struct tc_module *const module_inst)
{
    17c4:	b508      	push	{r3, lr}
	//port_pin_toggle_output_level(LED0_PIN);
	//port_pin_toggle_output_level(PIN_PB06);
	if(current_position[0] != goal_position[0])
    17c6:	4b18      	ldr	r3, [pc, #96]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    17c8:	681a      	ldr	r2, [r3, #0]
    17ca:	4b18      	ldr	r3, [pc, #96]	; (182c <tc_callback_to_toggle_yaw+0x68>)
    17cc:	681b      	ldr	r3, [r3, #0]
    17ce:	429a      	cmp	r2, r3
    17d0:	d028      	beq.n	1824 <tc_callback_to_toggle_yaw+0x60>
		{
			if(steps_to_move[0] > 0)
    17d2:	4b17      	ldr	r3, [pc, #92]	; (1830 <tc_callback_to_toggle_yaw+0x6c>)
    17d4:	681b      	ldr	r3, [r3, #0]
    17d6:	2b00      	cmp	r3, #0
    17d8:	dd06      	ble.n	17e8 <tc_callback_to_toggle_yaw+0x24>
			{
				step_yaw(1);
    17da:	2001      	movs	r0, #1
    17dc:	4b15      	ldr	r3, [pc, #84]	; (1834 <tc_callback_to_toggle_yaw+0x70>)
    17de:	4798      	blx	r3
				current_position[0]++;		
    17e0:	4b11      	ldr	r3, [pc, #68]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    17e2:	681a      	ldr	r2, [r3, #0]
    17e4:	3201      	adds	r2, #1
    17e6:	601a      	str	r2, [r3, #0]
			}
			if(steps_to_move[0] < 0)
    17e8:	4b11      	ldr	r3, [pc, #68]	; (1830 <tc_callback_to_toggle_yaw+0x6c>)
    17ea:	681b      	ldr	r3, [r3, #0]
    17ec:	2b00      	cmp	r3, #0
    17ee:	da06      	bge.n	17fe <tc_callback_to_toggle_yaw+0x3a>
			{
				step_yaw(0);
    17f0:	2000      	movs	r0, #0
    17f2:	4b10      	ldr	r3, [pc, #64]	; (1834 <tc_callback_to_toggle_yaw+0x70>)
    17f4:	4798      	blx	r3
				current_position[0]--;	
    17f6:	4b0c      	ldr	r3, [pc, #48]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    17f8:	681a      	ldr	r2, [r3, #0]
    17fa:	3a01      	subs	r2, #1
    17fc:	601a      	str	r2, [r3, #0]
			}
			
			if(current_position[0] < 0)
    17fe:	4b0a      	ldr	r3, [pc, #40]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    1800:	681b      	ldr	r3, [r3, #0]
    1802:	2b00      	cmp	r3, #0
    1804:	da04      	bge.n	1810 <tc_callback_to_toggle_yaw+0x4c>
				current_position[0] = 1600 + current_position[0];
    1806:	22c8      	movs	r2, #200	; 0xc8
    1808:	00d2      	lsls	r2, r2, #3
    180a:	189b      	adds	r3, r3, r2
    180c:	4a06      	ldr	r2, [pc, #24]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    180e:	6013      	str	r3, [r2, #0]
			if(current_position[0] > 1600)
    1810:	4b05      	ldr	r3, [pc, #20]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    1812:	681b      	ldr	r3, [r3, #0]
    1814:	22c8      	movs	r2, #200	; 0xc8
    1816:	00d2      	lsls	r2, r2, #3
    1818:	4293      	cmp	r3, r2
    181a:	dd03      	ble.n	1824 <tc_callback_to_toggle_yaw+0x60>
				current_position[0] = current_position[0] - 1600;
    181c:	4a06      	ldr	r2, [pc, #24]	; (1838 <tc_callback_to_toggle_yaw+0x74>)
    181e:	189b      	adds	r3, r3, r2
    1820:	4a01      	ldr	r2, [pc, #4]	; (1828 <tc_callback_to_toggle_yaw+0x64>)
    1822:	6013      	str	r3, [r2, #0]
				
			//delay_ms(30);
		}
}
    1824:	bd08      	pop	{r3, pc}
    1826:	46c0      	nop			; (mov r8, r8)
    1828:	20000188 	.word	0x20000188
    182c:	20000150 	.word	0x20000150
    1830:	20000114 	.word	0x20000114
    1834:	00001799 	.word	0x00001799
    1838:	fffff9c0 	.word	0xfffff9c0

0000183c <step_pitch>:
	delay_us(50);
	port_pin_set_output_level(PIN_PB06, false);
	
}
void step_pitch(bool direction)
{
    183c:	b538      	push	{r3, r4, r5, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    183e:	2800      	cmp	r0, #0
    1840:	d004      	beq.n	184c <step_pitch+0x10>
		port_base->OUTSET.reg = pin_mask;
    1842:	2280      	movs	r2, #128	; 0x80
    1844:	0392      	lsls	r2, r2, #14
    1846:	4b08      	ldr	r3, [pc, #32]	; (1868 <step_pitch+0x2c>)
    1848:	619a      	str	r2, [r3, #24]
    184a:	e003      	b.n	1854 <step_pitch+0x18>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    184c:	2280      	movs	r2, #128	; 0x80
    184e:	0392      	lsls	r2, r2, #14
    1850:	4b05      	ldr	r3, [pc, #20]	; (1868 <step_pitch+0x2c>)
    1852:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1854:	4c04      	ldr	r4, [pc, #16]	; (1868 <step_pitch+0x2c>)
    1856:	2580      	movs	r5, #128	; 0x80
    1858:	036d      	lsls	r5, r5, #13
    185a:	61a5      	str	r5, [r4, #24]
	//reset delay counter in here and do checking if i should actually step--> make sure the delay has been long enough
	
	//yaw
	port_pin_set_output_level(PIN_PA21, (int)direction);
	port_pin_set_output_level(PIN_PA20, true);
	delay_us(50);
    185c:	2032      	movs	r0, #50	; 0x32
    185e:	4b03      	ldr	r3, [pc, #12]	; (186c <step_pitch+0x30>)
    1860:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1862:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(PIN_PA20, false);
	
}
    1864:	bd38      	pop	{r3, r4, r5, pc}
    1866:	46c0      	nop			; (mov r8, r8)
    1868:	41004400 	.word	0x41004400
    186c:	00000141 	.word	0x00000141

00001870 <tc_callback_to_toggle_pitch>:
int32_t steps_to_move[2]; //pan, tilt; negative or positive to determine direction-->negative=cc, postive=c



void tc_callback_to_toggle_pitch(struct tc_module *const module_inst)
{
    1870:	b508      	push	{r3, lr}
	//port_pin_toggle_output_level(PIN_PA20);
	if(current_position[1] != goal_position[1])
    1872:	4b0e      	ldr	r3, [pc, #56]	; (18ac <tc_callback_to_toggle_pitch+0x3c>)
    1874:	685a      	ldr	r2, [r3, #4]
    1876:	4b0e      	ldr	r3, [pc, #56]	; (18b0 <tc_callback_to_toggle_pitch+0x40>)
    1878:	685b      	ldr	r3, [r3, #4]
    187a:	429a      	cmp	r2, r3
    187c:	d015      	beq.n	18aa <tc_callback_to_toggle_pitch+0x3a>
		{
			if(steps_to_move[1] > 0)
    187e:	4b0d      	ldr	r3, [pc, #52]	; (18b4 <tc_callback_to_toggle_pitch+0x44>)
    1880:	685b      	ldr	r3, [r3, #4]
    1882:	2b00      	cmp	r3, #0
    1884:	dd06      	ble.n	1894 <tc_callback_to_toggle_pitch+0x24>
			{
				step_pitch(1);
    1886:	2001      	movs	r0, #1
    1888:	4b0b      	ldr	r3, [pc, #44]	; (18b8 <tc_callback_to_toggle_pitch+0x48>)
    188a:	4798      	blx	r3
				current_position[1]++;		
    188c:	4b07      	ldr	r3, [pc, #28]	; (18ac <tc_callback_to_toggle_pitch+0x3c>)
    188e:	685a      	ldr	r2, [r3, #4]
    1890:	3201      	adds	r2, #1
    1892:	605a      	str	r2, [r3, #4]
			}
			if(steps_to_move[1] < 0)
    1894:	4b07      	ldr	r3, [pc, #28]	; (18b4 <tc_callback_to_toggle_pitch+0x44>)
    1896:	685b      	ldr	r3, [r3, #4]
    1898:	2b00      	cmp	r3, #0
    189a:	da06      	bge.n	18aa <tc_callback_to_toggle_pitch+0x3a>
			{
				step_pitch(0);
    189c:	2000      	movs	r0, #0
    189e:	4b06      	ldr	r3, [pc, #24]	; (18b8 <tc_callback_to_toggle_pitch+0x48>)
    18a0:	4798      	blx	r3
				current_position[1]--;	
    18a2:	4b02      	ldr	r3, [pc, #8]	; (18ac <tc_callback_to_toggle_pitch+0x3c>)
    18a4:	685a      	ldr	r2, [r3, #4]
    18a6:	3a01      	subs	r2, #1
    18a8:	605a      	str	r2, [r3, #4]
			}
		//	delay_ms(1);
		}
}
    18aa:	bd08      	pop	{r3, pc}
    18ac:	20000188 	.word	0x20000188
    18b0:	20000150 	.word	0x20000150
    18b4:	20000114 	.word	0x20000114
    18b8:	0000183d 	.word	0x0000183d

000018bc <calculate_steps_to_move>:
	delay_us(50);
	port_pin_set_output_level(PIN_PA20, false);
	
}
void calculate_steps_to_move(int32_t *goal_position_cpy, int32_t *current_position_cpy)
{
    18bc:	b510      	push	{r4, lr}
	steps_to_move[0] = goal_position_cpy[0] - current_position_cpy[0];
    18be:	6802      	ldr	r2, [r0, #0]
    18c0:	680c      	ldr	r4, [r1, #0]
    18c2:	1b13      	subs	r3, r2, r4
	if(steps_to_move[0] > 800)
    18c4:	22c8      	movs	r2, #200	; 0xc8
    18c6:	0092      	lsls	r2, r2, #2
    18c8:	4293      	cmp	r3, r2
    18ca:	dc02      	bgt.n	18d2 <calculate_steps_to_move+0x16>
	port_pin_set_output_level(PIN_PA20, false);
	
}
void calculate_steps_to_move(int32_t *goal_position_cpy, int32_t *current_position_cpy)
{
	steps_to_move[0] = goal_position_cpy[0] - current_position_cpy[0];
    18cc:	4a0a      	ldr	r2, [pc, #40]	; (18f8 <calculate_steps_to_move+0x3c>)
    18ce:	6013      	str	r3, [r2, #0]
    18d0:	e002      	b.n	18d8 <calculate_steps_to_move+0x1c>
	if(steps_to_move[0] > 800)
	{
		steps_to_move[0] = steps_to_move[0] - 160;
    18d2:	3ba0      	subs	r3, #160	; 0xa0
    18d4:	4a08      	ldr	r2, [pc, #32]	; (18f8 <calculate_steps_to_move+0x3c>)
    18d6:	6013      	str	r3, [r2, #0]
	}
	if(steps_to_move[0] < -800)
    18d8:	4b07      	ldr	r3, [pc, #28]	; (18f8 <calculate_steps_to_move+0x3c>)
    18da:	681b      	ldr	r3, [r3, #0]
    18dc:	4a07      	ldr	r2, [pc, #28]	; (18fc <calculate_steps_to_move+0x40>)
    18de:	4293      	cmp	r3, r2
    18e0:	da04      	bge.n	18ec <calculate_steps_to_move+0x30>
	{
		steps_to_move[0] = steps_to_move[0] + 1600;
    18e2:	22c8      	movs	r2, #200	; 0xc8
    18e4:	00d2      	lsls	r2, r2, #3
    18e6:	189b      	adds	r3, r3, r2
    18e8:	4a03      	ldr	r2, [pc, #12]	; (18f8 <calculate_steps_to_move+0x3c>)
    18ea:	6013      	str	r3, [r2, #0]
	}
	
	steps_to_move[1] = goal_position_cpy[1] - current_position_cpy[1];
    18ec:	6842      	ldr	r2, [r0, #4]
    18ee:	684b      	ldr	r3, [r1, #4]
    18f0:	1ad2      	subs	r2, r2, r3
    18f2:	4b01      	ldr	r3, [pc, #4]	; (18f8 <calculate_steps_to_move+0x3c>)
    18f4:	605a      	str	r2, [r3, #4]
	
}
    18f6:	bd10      	pop	{r4, pc}
    18f8:	20000114 	.word	0x20000114
    18fc:	fffffce0 	.word	0xfffffce0

00001900 <configure_usart>:
void usart_write_callback(const struct usart_module *const usart_module)
{
	port_pin_toggle_output_level(LED_0_PIN);
}
void configure_usart(void)
{
    1900:	b570      	push	{r4, r5, r6, lr}
    1902:	b08c      	sub	sp, #48	; 0x30
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1904:	2380      	movs	r3, #128	; 0x80
    1906:	05db      	lsls	r3, r3, #23
    1908:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    190a:	2300      	movs	r3, #0
    190c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    190e:	22ff      	movs	r2, #255	; 0xff
    1910:	4669      	mov	r1, sp
    1912:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1914:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1916:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1918:	2201      	movs	r2, #1
    191a:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    191c:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    191e:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    1920:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    1922:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1924:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    1926:	774b      	strb	r3, [r1, #29]
	*/
	struct usart_config config_usart;

	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 57600;
    1928:	23e1      	movs	r3, #225	; 0xe1
    192a:	021b      	lsls	r3, r3, #8
    192c:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    192e:	23c4      	movs	r3, #196	; 0xc4
    1930:	039b      	lsls	r3, r3, #14
    1932:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1934:	2301      	movs	r3, #1
    1936:	425b      	negs	r3, r3
    1938:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    193a:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    193c:	4b12      	ldr	r3, [pc, #72]	; (1988 <configure_usart+0x88>)
    193e:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1940:	4b12      	ldr	r3, [pc, #72]	; (198c <configure_usart+0x8c>)
    1942:	930b      	str	r3, [sp, #44]	; 0x2c

	while (usart_init(&usart_instance,
    1944:	4e12      	ldr	r6, [pc, #72]	; (1990 <configure_usart+0x90>)
    1946:	4d13      	ldr	r5, [pc, #76]	; (1994 <configure_usart+0x94>)
    1948:	4c13      	ldr	r4, [pc, #76]	; (1998 <configure_usart+0x98>)
    194a:	1c30      	adds	r0, r6, #0
    194c:	1c29      	adds	r1, r5, #0
    194e:	466a      	mov	r2, sp
    1950:	47a0      	blx	r4
    1952:	2800      	cmp	r0, #0
    1954:	d1f9      	bne.n	194a <configure_usart+0x4a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1956:	4d0e      	ldr	r5, [pc, #56]	; (1990 <configure_usart+0x90>)
    1958:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    195a:	1c20      	adds	r0, r4, #0
    195c:	4b0f      	ldr	r3, [pc, #60]	; (199c <configure_usart+0x9c>)
    195e:	4798      	blx	r3
    1960:	231f      	movs	r3, #31
    1962:	4018      	ands	r0, r3
    1964:	2301      	movs	r3, #1
    1966:	4083      	lsls	r3, r0
    1968:	1c18      	adds	r0, r3, #0
    196a:	4b0d      	ldr	r3, [pc, #52]	; (19a0 <configure_usart+0xa0>)
    196c:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    196e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1970:	8a13      	ldrh	r3, [r2, #16]
    1972:	0bdb      	lsrs	r3, r3, #15
    1974:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1976:	b29b      	uxth	r3, r3
    1978:	2b00      	cmp	r3, #0
    197a:	d1f9      	bne.n	1970 <configure_usart+0x70>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    197c:	6822      	ldr	r2, [r4, #0]
    197e:	2302      	movs	r3, #2
    1980:	4313      	orrs	r3, r2
    1982:	6023      	str	r3, [r4, #0]
	}

	usart_enable(&usart_instance);


}
    1984:	b00c      	add	sp, #48	; 0x30
    1986:	bd70      	pop	{r4, r5, r6, pc}
    1988:	00180002 	.word	0x00180002
    198c:	00190002 	.word	0x00190002
    1990:	2000011c 	.word	0x2000011c
    1994:	42001400 	.word	0x42001400
    1998:	00000651 	.word	0x00000651
    199c:	000005c5 	.word	0x000005c5
    19a0:	e000e100 	.word	0xe000e100

000019a4 <configure_usart_callbacks>:
void configure_usart_callbacks(void)
{
    19a4:	b538      	push	{r3, r4, r5, lr}
	usart_register_callback(&usart_instance,
    19a6:	4c08      	ldr	r4, [pc, #32]	; (19c8 <configure_usart_callbacks+0x24>)
    19a8:	1c20      	adds	r0, r4, #0
    19aa:	4908      	ldr	r1, [pc, #32]	; (19cc <configure_usart_callbacks+0x28>)
    19ac:	2200      	movs	r2, #0
    19ae:	4d08      	ldr	r5, [pc, #32]	; (19d0 <configure_usart_callbacks+0x2c>)
    19b0:	47a8      	blx	r5
			usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&usart_instance,
    19b2:	1c20      	adds	r0, r4, #0
    19b4:	4907      	ldr	r1, [pc, #28]	; (19d4 <configure_usart_callbacks+0x30>)
    19b6:	2201      	movs	r2, #1
    19b8:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    19ba:	2321      	movs	r3, #33	; 0x21
    19bc:	5ce1      	ldrb	r1, [r4, r3]
    19be:	2203      	movs	r2, #3
    19c0:	430a      	orrs	r2, r1
    19c2:	54e2      	strb	r2, [r4, r3]
			usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);

	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);

}
    19c4:	bd38      	pop	{r3, r4, r5, pc}
    19c6:	46c0      	nop			; (mov r8, r8)
    19c8:	2000011c 	.word	0x2000011c
    19cc:	000015e1 	.word	0x000015e1
    19d0:	00000899 	.word	0x00000899
    19d4:	000015f1 	.word	0x000015f1

000019d8 <new_serial_data>:
void new_serial_data(void)
{
    19d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    19da:	4647      	mov	r7, r8
    19dc:	b480      	push	{r7}
	if(new_data_flag == 1)
    19de:	4b18      	ldr	r3, [pc, #96]	; (1a40 <new_serial_data+0x68>)
    19e0:	781b      	ldrb	r3, [r3, #0]
    19e2:	2b01      	cmp	r3, #1
    19e4:	d129      	bne.n	1a3a <new_serial_data+0x62>
		{
			
			new_data_flag = 0;
    19e6:	2300      	movs	r3, #0
    19e8:	4a15      	ldr	r2, [pc, #84]	; (1a40 <new_serial_data+0x68>)
    19ea:	7013      	strb	r3, [r2, #0]
			serial_flag = 0;
    19ec:	4a15      	ldr	r2, [pc, #84]	; (1a44 <new_serial_data+0x6c>)
    19ee:	7013      	strb	r3, [r2, #0]
			
			usart_write_buffer_job(&usart_instance, (uint8_t *)rx_buffer_cpy, MAX_RX_BUFFER_LENGTH);
    19f0:	4c15      	ldr	r4, [pc, #84]	; (1a48 <new_serial_data+0x70>)
    19f2:	4816      	ldr	r0, [pc, #88]	; (1a4c <new_serial_data+0x74>)
    19f4:	1c21      	adds	r1, r4, #0
    19f6:	2210      	movs	r2, #16
    19f8:	4b15      	ldr	r3, [pc, #84]	; (1a50 <new_serial_data+0x78>)
    19fa:	4798      	blx	r3
			
			dummy = (uint8_t *)strtok((char *)(rx_buffer_cpy+1), ",");
    19fc:	1c60      	adds	r0, r4, #1
    19fe:	4b15      	ldr	r3, [pc, #84]	; (1a54 <new_serial_data+0x7c>)
    1a00:	4698      	mov	r8, r3
    1a02:	1c19      	adds	r1, r3, #0
    1a04:	4f14      	ldr	r7, [pc, #80]	; (1a58 <new_serial_data+0x80>)
    1a06:	47b8      	blx	r7
    1a08:	4e14      	ldr	r6, [pc, #80]	; (1a5c <new_serial_data+0x84>)
    1a0a:	6030      	str	r0, [r6, #0]
			shoot = atoi((char *)dummy);
    1a0c:	4d14      	ldr	r5, [pc, #80]	; (1a60 <new_serial_data+0x88>)
    1a0e:	47a8      	blx	r5
    1a10:	1e43      	subs	r3, r0, #1
    1a12:	4198      	sbcs	r0, r3
    1a14:	4b13      	ldr	r3, [pc, #76]	; (1a64 <new_serial_data+0x8c>)
    1a16:	7018      	strb	r0, [r3, #0]
			dummy = (uint8_t *)strtok(NULL, ",");
    1a18:	2000      	movs	r0, #0
    1a1a:	4641      	mov	r1, r8
    1a1c:	47b8      	blx	r7
    1a1e:	6030      	str	r0, [r6, #0]
			goal_position[0]=atoi((char *)dummy);
    1a20:	47a8      	blx	r5
    1a22:	4c11      	ldr	r4, [pc, #68]	; (1a68 <new_serial_data+0x90>)
    1a24:	6020      	str	r0, [r4, #0]
			dummy = (uint8_t *)strtok(NULL, ",");
    1a26:	2000      	movs	r0, #0
    1a28:	4641      	mov	r1, r8
    1a2a:	47b8      	blx	r7
    1a2c:	6030      	str	r0, [r6, #0]
			goal_position[1]=atoi((char *)dummy);
    1a2e:	47a8      	blx	r5
    1a30:	6060      	str	r0, [r4, #4]
			
			calculate_steps_to_move(goal_position, current_position);
    1a32:	1c20      	adds	r0, r4, #0
    1a34:	490d      	ldr	r1, [pc, #52]	; (1a6c <new_serial_data+0x94>)
    1a36:	4b0e      	ldr	r3, [pc, #56]	; (1a70 <new_serial_data+0x98>)
    1a38:	4798      	blx	r3
			distance_to_travel = atoi((const char *)rx_buffer_cpy+8);
			usart_write_job(&usart_instance, acceleration);
			*/
			
		}
}
    1a3a:	bc04      	pop	{r2}
    1a3c:	4690      	mov	r8, r2
    1a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a40:	200000d1 	.word	0x200000d1
    1a44:	200000d0 	.word	0x200000d0
    1a48:	20000140 	.word	0x20000140
    1a4c:	2000011c 	.word	0x2000011c
    1a50:	000008b1 	.word	0x000008b1
    1a54:	00002764 	.word	0x00002764
    1a58:	00001cfd 	.word	0x00001cfd
    1a5c:	200001ac 	.word	0x200001ac
    1a60:	00001c4d 	.word	0x00001c4d
    1a64:	20000184 	.word	0x20000184
    1a68:	20000150 	.word	0x20000150
    1a6c:	20000188 	.word	0x20000188
    1a70:	000018bd 	.word	0x000018bd

00001a74 <main>:




int main(void)
{
    1a74:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a76:	4647      	mov	r7, r8
    1a78:	b480      	push	{r7}
    1a7a:	b084      	sub	sp, #16
	system_init();
    1a7c:	4b25      	ldr	r3, [pc, #148]	; (1b14 <main+0xa0>)
    1a7e:	4798      	blx	r3

	configure_tc();
    1a80:	4b25      	ldr	r3, [pc, #148]	; (1b18 <main+0xa4>)
    1a82:	4798      	blx	r3
	configure_tc_callbacks();
    1a84:	4b25      	ldr	r3, [pc, #148]	; (1b1c <main+0xa8>)
    1a86:	4798      	blx	r3
	configure_port_pins();
    1a88:	4b25      	ldr	r3, [pc, #148]	; (1b20 <main+0xac>)
    1a8a:	4798      	blx	r3
	delay_init();
    1a8c:	4b25      	ldr	r3, [pc, #148]	; (1b24 <main+0xb0>)
    1a8e:	4798      	blx	r3
	configure_usart();
    1a90:	4b25      	ldr	r3, [pc, #148]	; (1b28 <main+0xb4>)
    1a92:	4798      	blx	r3
	configure_usart_callbacks();
    1a94:	4b25      	ldr	r3, [pc, #148]	; (1b2c <main+0xb8>)
    1a96:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    1a98:	2201      	movs	r2, #1
    1a9a:	4b25      	ldr	r3, [pc, #148]	; (1b30 <main+0xbc>)
    1a9c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1a9e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1aa2:	b662      	cpsie	i
	system_interrupt_enable_global();
	
	
	while (true) {

		usart_read_buffer_job(&usart_instance,
    1aa4:	4e23      	ldr	r6, [pc, #140]	; (1b34 <main+0xc0>)
    1aa6:	4d24      	ldr	r5, [pc, #144]	; (1b38 <main+0xc4>)
    1aa8:	4c24      	ldr	r4, [pc, #144]	; (1b3c <main+0xc8>)
    1aaa:	1c30      	adds	r0, r6, #0
    1aac:	1c29      	adds	r1, r5, #0
    1aae:	2210      	movs	r2, #16
    1ab0:	47a0      	blx	r4
				(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);			
		new_serial_data();
    1ab2:	4b23      	ldr	r3, [pc, #140]	; (1b40 <main+0xcc>)
    1ab4:	4798      	blx	r3
		
		if(current_position[0] == goal_position[0] && current_position[1] == goal_position[1] && serial_flag == 0)
    1ab6:	4b23      	ldr	r3, [pc, #140]	; (1b44 <main+0xd0>)
    1ab8:	681a      	ldr	r2, [r3, #0]
    1aba:	4b23      	ldr	r3, [pc, #140]	; (1b48 <main+0xd4>)
    1abc:	681b      	ldr	r3, [r3, #0]
    1abe:	429a      	cmp	r2, r3
    1ac0:	d115      	bne.n	1aee <main+0x7a>
    1ac2:	4b20      	ldr	r3, [pc, #128]	; (1b44 <main+0xd0>)
    1ac4:	685b      	ldr	r3, [r3, #4]
    1ac6:	4920      	ldr	r1, [pc, #128]	; (1b48 <main+0xd4>)
    1ac8:	6849      	ldr	r1, [r1, #4]
    1aca:	428b      	cmp	r3, r1
    1acc:	d10f      	bne.n	1aee <main+0x7a>
    1ace:	491f      	ldr	r1, [pc, #124]	; (1b4c <main+0xd8>)
    1ad0:	7809      	ldrb	r1, [r1, #0]
    1ad2:	2900      	cmp	r1, #0
    1ad4:	d10b      	bne.n	1aee <main+0x7a>
		{
			serial_flag = 1;
    1ad6:	2001      	movs	r0, #1
    1ad8:	491c      	ldr	r1, [pc, #112]	; (1b4c <main+0xd8>)
    1ada:	7008      	strb	r0, [r1, #0]
			uint8_t position_output[14];
			sprintf(position_output, "$%.5d,%.5dCC",(int)current_position[0], (int)current_position[1]);
    1adc:	4668      	mov	r0, sp
    1ade:	491c      	ldr	r1, [pc, #112]	; (1b50 <main+0xdc>)
    1ae0:	4f1c      	ldr	r7, [pc, #112]	; (1b54 <main+0xe0>)
    1ae2:	47b8      	blx	r7
			 
			usart_write_buffer_job(&usart_instance, position_output, sizeof(position_output));
    1ae4:	4813      	ldr	r0, [pc, #76]	; (1b34 <main+0xc0>)
    1ae6:	4669      	mov	r1, sp
    1ae8:	220e      	movs	r2, #14
    1aea:	4b1b      	ldr	r3, [pc, #108]	; (1b58 <main+0xe4>)
    1aec:	4798      	blx	r3
				
		}
		
		if(shoot==1)
    1aee:	4b1b      	ldr	r3, [pc, #108]	; (1b5c <main+0xe8>)
    1af0:	781b      	ldrb	r3, [r3, #0]
    1af2:	2b00      	cmp	r3, #0
    1af4:	d0d9      	beq.n	1aaa <main+0x36>
		{
			shoot = 0;
    1af6:	2200      	movs	r2, #0
    1af8:	4b18      	ldr	r3, [pc, #96]	; (1b5c <main+0xe8>)
    1afa:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1afc:	4f18      	ldr	r7, [pc, #96]	; (1b60 <main+0xec>)
    1afe:	2380      	movs	r3, #128	; 0x80
    1b00:	05db      	lsls	r3, r3, #23
    1b02:	4698      	mov	r8, r3
    1b04:	61bb      	str	r3, [r7, #24]
			port_pin_set_output_level(PIN_PB30, true);
			delay_ms(1);
    1b06:	2001      	movs	r0, #1
    1b08:	4b16      	ldr	r3, [pc, #88]	; (1b64 <main+0xf0>)
    1b0a:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1b0c:	4643      	mov	r3, r8
    1b0e:	617b      	str	r3, [r7, #20]
    1b10:	e7cb      	b.n	1aaa <main+0x36>
    1b12:	46c0      	nop			; (mov r8, r8)
    1b14:	00001505 	.word	0x00001505
    1b18:	00001629 	.word	0x00001629
    1b1c:	000016c1 	.word	0x000016c1
    1b20:	0000175d 	.word	0x0000175d
    1b24:	00000105 	.word	0x00000105
    1b28:	00001901 	.word	0x00001901
    1b2c:	000019a5 	.word	0x000019a5
    1b30:	20000008 	.word	0x20000008
    1b34:	2000011c 	.word	0x2000011c
    1b38:	20000158 	.word	0x20000158
    1b3c:	000008e1 	.word	0x000008e1
    1b40:	000019d9 	.word	0x000019d9
    1b44:	20000188 	.word	0x20000188
    1b48:	20000150 	.word	0x20000150
    1b4c:	200000d0 	.word	0x200000d0
    1b50:	00002768 	.word	0x00002768
    1b54:	00001cb9 	.word	0x00001cb9
    1b58:	000008b1 	.word	0x000008b1
    1b5c:	20000184 	.word	0x20000184
    1b60:	41004480 	.word	0x41004480
    1b64:	0000016d 	.word	0x0000016d

00001b68 <__aeabi_uidiv>:
    1b68:	2900      	cmp	r1, #0
    1b6a:	d034      	beq.n	1bd6 <.udivsi3_skip_div0_test+0x6a>

00001b6c <.udivsi3_skip_div0_test>:
    1b6c:	2301      	movs	r3, #1
    1b6e:	2200      	movs	r2, #0
    1b70:	b410      	push	{r4}
    1b72:	4288      	cmp	r0, r1
    1b74:	d32c      	bcc.n	1bd0 <.udivsi3_skip_div0_test+0x64>
    1b76:	2401      	movs	r4, #1
    1b78:	0724      	lsls	r4, r4, #28
    1b7a:	42a1      	cmp	r1, r4
    1b7c:	d204      	bcs.n	1b88 <.udivsi3_skip_div0_test+0x1c>
    1b7e:	4281      	cmp	r1, r0
    1b80:	d202      	bcs.n	1b88 <.udivsi3_skip_div0_test+0x1c>
    1b82:	0109      	lsls	r1, r1, #4
    1b84:	011b      	lsls	r3, r3, #4
    1b86:	e7f8      	b.n	1b7a <.udivsi3_skip_div0_test+0xe>
    1b88:	00e4      	lsls	r4, r4, #3
    1b8a:	42a1      	cmp	r1, r4
    1b8c:	d204      	bcs.n	1b98 <.udivsi3_skip_div0_test+0x2c>
    1b8e:	4281      	cmp	r1, r0
    1b90:	d202      	bcs.n	1b98 <.udivsi3_skip_div0_test+0x2c>
    1b92:	0049      	lsls	r1, r1, #1
    1b94:	005b      	lsls	r3, r3, #1
    1b96:	e7f8      	b.n	1b8a <.udivsi3_skip_div0_test+0x1e>
    1b98:	4288      	cmp	r0, r1
    1b9a:	d301      	bcc.n	1ba0 <.udivsi3_skip_div0_test+0x34>
    1b9c:	1a40      	subs	r0, r0, r1
    1b9e:	431a      	orrs	r2, r3
    1ba0:	084c      	lsrs	r4, r1, #1
    1ba2:	42a0      	cmp	r0, r4
    1ba4:	d302      	bcc.n	1bac <.udivsi3_skip_div0_test+0x40>
    1ba6:	1b00      	subs	r0, r0, r4
    1ba8:	085c      	lsrs	r4, r3, #1
    1baa:	4322      	orrs	r2, r4
    1bac:	088c      	lsrs	r4, r1, #2
    1bae:	42a0      	cmp	r0, r4
    1bb0:	d302      	bcc.n	1bb8 <.udivsi3_skip_div0_test+0x4c>
    1bb2:	1b00      	subs	r0, r0, r4
    1bb4:	089c      	lsrs	r4, r3, #2
    1bb6:	4322      	orrs	r2, r4
    1bb8:	08cc      	lsrs	r4, r1, #3
    1bba:	42a0      	cmp	r0, r4
    1bbc:	d302      	bcc.n	1bc4 <.udivsi3_skip_div0_test+0x58>
    1bbe:	1b00      	subs	r0, r0, r4
    1bc0:	08dc      	lsrs	r4, r3, #3
    1bc2:	4322      	orrs	r2, r4
    1bc4:	2800      	cmp	r0, #0
    1bc6:	d003      	beq.n	1bd0 <.udivsi3_skip_div0_test+0x64>
    1bc8:	091b      	lsrs	r3, r3, #4
    1bca:	d001      	beq.n	1bd0 <.udivsi3_skip_div0_test+0x64>
    1bcc:	0909      	lsrs	r1, r1, #4
    1bce:	e7e3      	b.n	1b98 <.udivsi3_skip_div0_test+0x2c>
    1bd0:	1c10      	adds	r0, r2, #0
    1bd2:	bc10      	pop	{r4}
    1bd4:	4770      	bx	lr
    1bd6:	2800      	cmp	r0, #0
    1bd8:	d001      	beq.n	1bde <.udivsi3_skip_div0_test+0x72>
    1bda:	2000      	movs	r0, #0
    1bdc:	43c0      	mvns	r0, r0
    1bde:	b407      	push	{r0, r1, r2}
    1be0:	4802      	ldr	r0, [pc, #8]	; (1bec <.udivsi3_skip_div0_test+0x80>)
    1be2:	a102      	add	r1, pc, #8	; (adr r1, 1bec <.udivsi3_skip_div0_test+0x80>)
    1be4:	1840      	adds	r0, r0, r1
    1be6:	9002      	str	r0, [sp, #8]
    1be8:	bd03      	pop	{r0, r1, pc}
    1bea:	46c0      	nop			; (mov r8, r8)
    1bec:	00000019 	.word	0x00000019

00001bf0 <__aeabi_uidivmod>:
    1bf0:	2900      	cmp	r1, #0
    1bf2:	d0f0      	beq.n	1bd6 <.udivsi3_skip_div0_test+0x6a>
    1bf4:	b503      	push	{r0, r1, lr}
    1bf6:	f7ff ffb9 	bl	1b6c <.udivsi3_skip_div0_test>
    1bfa:	bc0e      	pop	{r1, r2, r3}
    1bfc:	4342      	muls	r2, r0
    1bfe:	1a89      	subs	r1, r1, r2
    1c00:	4718      	bx	r3
    1c02:	46c0      	nop			; (mov r8, r8)

00001c04 <__aeabi_idiv0>:
    1c04:	4770      	bx	lr
    1c06:	46c0      	nop			; (mov r8, r8)

00001c08 <__aeabi_lmul>:
    1c08:	469c      	mov	ip, r3
    1c0a:	0403      	lsls	r3, r0, #16
    1c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c0e:	0c1b      	lsrs	r3, r3, #16
    1c10:	0417      	lsls	r7, r2, #16
    1c12:	0c3f      	lsrs	r7, r7, #16
    1c14:	0c15      	lsrs	r5, r2, #16
    1c16:	1c1e      	adds	r6, r3, #0
    1c18:	1c04      	adds	r4, r0, #0
    1c1a:	0c00      	lsrs	r0, r0, #16
    1c1c:	437e      	muls	r6, r7
    1c1e:	436b      	muls	r3, r5
    1c20:	4347      	muls	r7, r0
    1c22:	4345      	muls	r5, r0
    1c24:	18fb      	adds	r3, r7, r3
    1c26:	0c30      	lsrs	r0, r6, #16
    1c28:	1818      	adds	r0, r3, r0
    1c2a:	4287      	cmp	r7, r0
    1c2c:	d902      	bls.n	1c34 <__aeabi_lmul+0x2c>
    1c2e:	2380      	movs	r3, #128	; 0x80
    1c30:	025b      	lsls	r3, r3, #9
    1c32:	18ed      	adds	r5, r5, r3
    1c34:	0c03      	lsrs	r3, r0, #16
    1c36:	18ed      	adds	r5, r5, r3
    1c38:	4663      	mov	r3, ip
    1c3a:	435c      	muls	r4, r3
    1c3c:	434a      	muls	r2, r1
    1c3e:	0436      	lsls	r6, r6, #16
    1c40:	0c36      	lsrs	r6, r6, #16
    1c42:	18a1      	adds	r1, r4, r2
    1c44:	0400      	lsls	r0, r0, #16
    1c46:	1980      	adds	r0, r0, r6
    1c48:	1949      	adds	r1, r1, r5
    1c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001c4c <atoi>:
    1c4c:	b508      	push	{r3, lr}
    1c4e:	2100      	movs	r1, #0
    1c50:	220a      	movs	r2, #10
    1c52:	f000 f93d 	bl	1ed0 <strtol>
    1c56:	bd08      	pop	{r3, pc}

00001c58 <__libc_init_array>:
    1c58:	b570      	push	{r4, r5, r6, lr}
    1c5a:	4b0e      	ldr	r3, [pc, #56]	; (1c94 <__libc_init_array+0x3c>)
    1c5c:	4d0e      	ldr	r5, [pc, #56]	; (1c98 <__libc_init_array+0x40>)
    1c5e:	2400      	movs	r4, #0
    1c60:	1aed      	subs	r5, r5, r3
    1c62:	10ad      	asrs	r5, r5, #2
    1c64:	1c1e      	adds	r6, r3, #0
    1c66:	42ac      	cmp	r4, r5
    1c68:	d004      	beq.n	1c74 <__libc_init_array+0x1c>
    1c6a:	00a3      	lsls	r3, r4, #2
    1c6c:	58f3      	ldr	r3, [r6, r3]
    1c6e:	4798      	blx	r3
    1c70:	3401      	adds	r4, #1
    1c72:	e7f8      	b.n	1c66 <__libc_init_array+0xe>
    1c74:	f000 fe4c 	bl	2910 <_init>
    1c78:	4b08      	ldr	r3, [pc, #32]	; (1c9c <__libc_init_array+0x44>)
    1c7a:	4d09      	ldr	r5, [pc, #36]	; (1ca0 <__libc_init_array+0x48>)
    1c7c:	2400      	movs	r4, #0
    1c7e:	1aed      	subs	r5, r5, r3
    1c80:	10ad      	asrs	r5, r5, #2
    1c82:	1c1e      	adds	r6, r3, #0
    1c84:	42ac      	cmp	r4, r5
    1c86:	d004      	beq.n	1c92 <__libc_init_array+0x3a>
    1c88:	00a3      	lsls	r3, r4, #2
    1c8a:	58f3      	ldr	r3, [r6, r3]
    1c8c:	4798      	blx	r3
    1c8e:	3401      	adds	r4, #1
    1c90:	e7f8      	b.n	1c84 <__libc_init_array+0x2c>
    1c92:	bd70      	pop	{r4, r5, r6, pc}
    1c94:	0000291c 	.word	0x0000291c
    1c98:	0000291c 	.word	0x0000291c
    1c9c:	0000291c 	.word	0x0000291c
    1ca0:	00002920 	.word	0x00002920

00001ca4 <memcpy>:
    1ca4:	b510      	push	{r4, lr}
    1ca6:	2300      	movs	r3, #0
    1ca8:	4293      	cmp	r3, r2
    1caa:	d003      	beq.n	1cb4 <memcpy+0x10>
    1cac:	5ccc      	ldrb	r4, [r1, r3]
    1cae:	54c4      	strb	r4, [r0, r3]
    1cb0:	3301      	adds	r3, #1
    1cb2:	e7f9      	b.n	1ca8 <memcpy+0x4>
    1cb4:	bd10      	pop	{r4, pc}
	...

00001cb8 <siprintf>:
    1cb8:	b40e      	push	{r1, r2, r3}
    1cba:	b500      	push	{lr}
    1cbc:	b09c      	sub	sp, #112	; 0x70
    1cbe:	ab1d      	add	r3, sp, #116	; 0x74
    1cc0:	cb04      	ldmia	r3!, {r2}
    1cc2:	2282      	movs	r2, #130	; 0x82
    1cc4:	a902      	add	r1, sp, #8
    1cc6:	0092      	lsls	r2, r2, #2
    1cc8:	818a      	strh	r2, [r1, #12]
    1cca:	4a0a      	ldr	r2, [pc, #40]	; (1cf4 <siprintf+0x3c>)
    1ccc:	9002      	str	r0, [sp, #8]
    1cce:	608a      	str	r2, [r1, #8]
    1cd0:	614a      	str	r2, [r1, #20]
    1cd2:	2201      	movs	r2, #1
    1cd4:	4252      	negs	r2, r2
    1cd6:	81ca      	strh	r2, [r1, #14]
    1cd8:	4a07      	ldr	r2, [pc, #28]	; (1cf8 <siprintf+0x40>)
    1cda:	6108      	str	r0, [r1, #16]
    1cdc:	6810      	ldr	r0, [r2, #0]
    1cde:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    1ce0:	9301      	str	r3, [sp, #4]
    1ce2:	f000 f963 	bl	1fac <_svfiprintf_r>
    1ce6:	9a02      	ldr	r2, [sp, #8]
    1ce8:	2300      	movs	r3, #0
    1cea:	7013      	strb	r3, [r2, #0]
    1cec:	b01c      	add	sp, #112	; 0x70
    1cee:	bc08      	pop	{r3}
    1cf0:	b003      	add	sp, #12
    1cf2:	4718      	bx	r3
    1cf4:	7fffffff 	.word	0x7fffffff
    1cf8:	2000006c 	.word	0x2000006c

00001cfc <strtok>:
    1cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cfe:	4b17      	ldr	r3, [pc, #92]	; (1d5c <strtok+0x60>)
    1d00:	1c07      	adds	r7, r0, #0
    1d02:	681d      	ldr	r5, [r3, #0]
    1d04:	1c0e      	adds	r6, r1, #0
    1d06:	6dac      	ldr	r4, [r5, #88]	; 0x58
    1d08:	2c00      	cmp	r4, #0
    1d0a:	d11f      	bne.n	1d4c <strtok+0x50>
    1d0c:	2050      	movs	r0, #80	; 0x50
    1d0e:	f000 fbc7 	bl	24a0 <malloc>
    1d12:	65a8      	str	r0, [r5, #88]	; 0x58
    1d14:	6084      	str	r4, [r0, #8]
    1d16:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d18:	6004      	str	r4, [r0, #0]
    1d1a:	6044      	str	r4, [r0, #4]
    1d1c:	611c      	str	r4, [r3, #16]
    1d1e:	60dc      	str	r4, [r3, #12]
    1d20:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d22:	619c      	str	r4, [r3, #24]
    1d24:	615c      	str	r4, [r3, #20]
    1d26:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d28:	62dc      	str	r4, [r3, #44]	; 0x2c
    1d2a:	629c      	str	r4, [r3, #40]	; 0x28
    1d2c:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d2e:	635c      	str	r4, [r3, #52]	; 0x34
    1d30:	631c      	str	r4, [r3, #48]	; 0x30
    1d32:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d34:	63dc      	str	r4, [r3, #60]	; 0x3c
    1d36:	639c      	str	r4, [r3, #56]	; 0x38
    1d38:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d3a:	645c      	str	r4, [r3, #68]	; 0x44
    1d3c:	641c      	str	r4, [r3, #64]	; 0x40
    1d3e:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d40:	64dc      	str	r4, [r3, #76]	; 0x4c
    1d42:	649c      	str	r4, [r3, #72]	; 0x48
    1d44:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d46:	771c      	strb	r4, [r3, #28]
    1d48:	6dab      	ldr	r3, [r5, #88]	; 0x58
    1d4a:	625c      	str	r4, [r3, #36]	; 0x24
    1d4c:	6daa      	ldr	r2, [r5, #88]	; 0x58
    1d4e:	1c38      	adds	r0, r7, #0
    1d50:	1c31      	adds	r1, r6, #0
    1d52:	2301      	movs	r3, #1
    1d54:	f000 f804 	bl	1d60 <__strtok_r>
    1d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)
    1d5c:	2000006c 	.word	0x2000006c

00001d60 <__strtok_r>:
    1d60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d62:	2800      	cmp	r0, #0
    1d64:	d102      	bne.n	1d6c <__strtok_r+0xc>
    1d66:	6810      	ldr	r0, [r2, #0]
    1d68:	2800      	cmp	r0, #0
    1d6a:	d026      	beq.n	1dba <__strtok_r+0x5a>
    1d6c:	7805      	ldrb	r5, [r0, #0]
    1d6e:	1c44      	adds	r4, r0, #1
    1d70:	1c0e      	adds	r6, r1, #0
    1d72:	7837      	ldrb	r7, [r6, #0]
    1d74:	2f00      	cmp	r7, #0
    1d76:	d009      	beq.n	1d8c <__strtok_r+0x2c>
    1d78:	3601      	adds	r6, #1
    1d7a:	42bd      	cmp	r5, r7
    1d7c:	d1f9      	bne.n	1d72 <__strtok_r+0x12>
    1d7e:	2b00      	cmp	r3, #0
    1d80:	d001      	beq.n	1d86 <__strtok_r+0x26>
    1d82:	1c20      	adds	r0, r4, #0
    1d84:	e7f2      	b.n	1d6c <__strtok_r+0xc>
    1d86:	6014      	str	r4, [r2, #0]
    1d88:	7003      	strb	r3, [r0, #0]
    1d8a:	e016      	b.n	1dba <__strtok_r+0x5a>
    1d8c:	2d00      	cmp	r5, #0
    1d8e:	d109      	bne.n	1da4 <__strtok_r+0x44>
    1d90:	6015      	str	r5, [r2, #0]
    1d92:	1c28      	adds	r0, r5, #0
    1d94:	e011      	b.n	1dba <__strtok_r+0x5a>
    1d96:	782f      	ldrb	r7, [r5, #0]
    1d98:	42b7      	cmp	r7, r6
    1d9a:	d007      	beq.n	1dac <__strtok_r+0x4c>
    1d9c:	3501      	adds	r5, #1
    1d9e:	2f00      	cmp	r7, #0
    1da0:	d1f9      	bne.n	1d96 <__strtok_r+0x36>
    1da2:	1c1c      	adds	r4, r3, #0
    1da4:	1c63      	adds	r3, r4, #1
    1da6:	7826      	ldrb	r6, [r4, #0]
    1da8:	1c0d      	adds	r5, r1, #0
    1daa:	e7f4      	b.n	1d96 <__strtok_r+0x36>
    1dac:	2e00      	cmp	r6, #0
    1dae:	d002      	beq.n	1db6 <__strtok_r+0x56>
    1db0:	2100      	movs	r1, #0
    1db2:	7021      	strb	r1, [r4, #0]
    1db4:	e000      	b.n	1db8 <__strtok_r+0x58>
    1db6:	1c33      	adds	r3, r6, #0
    1db8:	6013      	str	r3, [r2, #0]
    1dba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001dbc <_strtol_r>:
    1dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dbe:	1c1d      	adds	r5, r3, #0
    1dc0:	4b42      	ldr	r3, [pc, #264]	; (1ecc <_strtol_r+0x110>)
    1dc2:	b087      	sub	sp, #28
    1dc4:	681b      	ldr	r3, [r3, #0]
    1dc6:	9005      	str	r0, [sp, #20]
    1dc8:	9302      	str	r3, [sp, #8]
    1dca:	9103      	str	r1, [sp, #12]
    1dcc:	9201      	str	r2, [sp, #4]
    1dce:	1c0b      	adds	r3, r1, #0
    1dd0:	781c      	ldrb	r4, [r3, #0]
    1dd2:	9f02      	ldr	r7, [sp, #8]
    1dd4:	1c5e      	adds	r6, r3, #1
    1dd6:	193a      	adds	r2, r7, r4
    1dd8:	7851      	ldrb	r1, [r2, #1]
    1dda:	2208      	movs	r2, #8
    1ddc:	400a      	ands	r2, r1
    1dde:	d001      	beq.n	1de4 <_strtol_r+0x28>
    1de0:	1c33      	adds	r3, r6, #0
    1de2:	e7f5      	b.n	1dd0 <_strtol_r+0x14>
    1de4:	2c2d      	cmp	r4, #45	; 0x2d
    1de6:	d104      	bne.n	1df2 <_strtol_r+0x36>
    1de8:	2701      	movs	r7, #1
    1dea:	1c9e      	adds	r6, r3, #2
    1dec:	785c      	ldrb	r4, [r3, #1]
    1dee:	9700      	str	r7, [sp, #0]
    1df0:	e004      	b.n	1dfc <_strtol_r+0x40>
    1df2:	9200      	str	r2, [sp, #0]
    1df4:	2c2b      	cmp	r4, #43	; 0x2b
    1df6:	d101      	bne.n	1dfc <_strtol_r+0x40>
    1df8:	785c      	ldrb	r4, [r3, #1]
    1dfa:	1c9e      	adds	r6, r3, #2
    1dfc:	2310      	movs	r3, #16
    1dfe:	1c2a      	adds	r2, r5, #0
    1e00:	439a      	bics	r2, r3
    1e02:	d111      	bne.n	1e28 <_strtol_r+0x6c>
    1e04:	2c30      	cmp	r4, #48	; 0x30
    1e06:	d108      	bne.n	1e1a <_strtol_r+0x5e>
    1e08:	7832      	ldrb	r2, [r6, #0]
    1e0a:	2120      	movs	r1, #32
    1e0c:	438a      	bics	r2, r1
    1e0e:	2a58      	cmp	r2, #88	; 0x58
    1e10:	d107      	bne.n	1e22 <_strtol_r+0x66>
    1e12:	7874      	ldrb	r4, [r6, #1]
    1e14:	1c1d      	adds	r5, r3, #0
    1e16:	3602      	adds	r6, #2
    1e18:	e006      	b.n	1e28 <_strtol_r+0x6c>
    1e1a:	2d00      	cmp	r5, #0
    1e1c:	d104      	bne.n	1e28 <_strtol_r+0x6c>
    1e1e:	250a      	movs	r5, #10
    1e20:	e002      	b.n	1e28 <_strtol_r+0x6c>
    1e22:	2d00      	cmp	r5, #0
    1e24:	d100      	bne.n	1e28 <_strtol_r+0x6c>
    1e26:	2508      	movs	r5, #8
    1e28:	9f00      	ldr	r7, [sp, #0]
    1e2a:	1c29      	adds	r1, r5, #0
    1e2c:	427b      	negs	r3, r7
    1e2e:	417b      	adcs	r3, r7
    1e30:	2780      	movs	r7, #128	; 0x80
    1e32:	063f      	lsls	r7, r7, #24
    1e34:	1aff      	subs	r7, r7, r3
    1e36:	1c38      	adds	r0, r7, #0
    1e38:	f7ff feda 	bl	1bf0 <__aeabi_uidivmod>
    1e3c:	1c38      	adds	r0, r7, #0
    1e3e:	9104      	str	r1, [sp, #16]
    1e40:	1c29      	adds	r1, r5, #0
    1e42:	f7ff fe91 	bl	1b68 <__aeabi_uidiv>
    1e46:	2300      	movs	r3, #0
    1e48:	1c02      	adds	r2, r0, #0
    1e4a:	1c18      	adds	r0, r3, #0
    1e4c:	9f02      	ldr	r7, [sp, #8]
    1e4e:	1939      	adds	r1, r7, r4
    1e50:	7849      	ldrb	r1, [r1, #1]
    1e52:	074f      	lsls	r7, r1, #29
    1e54:	d501      	bpl.n	1e5a <_strtol_r+0x9e>
    1e56:	3c30      	subs	r4, #48	; 0x30
    1e58:	e007      	b.n	1e6a <_strtol_r+0xae>
    1e5a:	2703      	movs	r7, #3
    1e5c:	400f      	ands	r7, r1
    1e5e:	d017      	beq.n	1e90 <_strtol_r+0xd4>
    1e60:	2157      	movs	r1, #87	; 0x57
    1e62:	2f01      	cmp	r7, #1
    1e64:	d100      	bne.n	1e68 <_strtol_r+0xac>
    1e66:	2137      	movs	r1, #55	; 0x37
    1e68:	1a64      	subs	r4, r4, r1
    1e6a:	42ac      	cmp	r4, r5
    1e6c:	da10      	bge.n	1e90 <_strtol_r+0xd4>
    1e6e:	1c59      	adds	r1, r3, #1
    1e70:	d00b      	beq.n	1e8a <_strtol_r+0xce>
    1e72:	4290      	cmp	r0, r2
    1e74:	d807      	bhi.n	1e86 <_strtol_r+0xca>
    1e76:	d102      	bne.n	1e7e <_strtol_r+0xc2>
    1e78:	9f04      	ldr	r7, [sp, #16]
    1e7a:	42bc      	cmp	r4, r7
    1e7c:	dc03      	bgt.n	1e86 <_strtol_r+0xca>
    1e7e:	4368      	muls	r0, r5
    1e80:	2301      	movs	r3, #1
    1e82:	1820      	adds	r0, r4, r0
    1e84:	e001      	b.n	1e8a <_strtol_r+0xce>
    1e86:	2301      	movs	r3, #1
    1e88:	425b      	negs	r3, r3
    1e8a:	7834      	ldrb	r4, [r6, #0]
    1e8c:	3601      	adds	r6, #1
    1e8e:	e7dd      	b.n	1e4c <_strtol_r+0x90>
    1e90:	9f00      	ldr	r7, [sp, #0]
    1e92:	1c59      	adds	r1, r3, #1
    1e94:	d10b      	bne.n	1eae <_strtol_r+0xf2>
    1e96:	2080      	movs	r0, #128	; 0x80
    1e98:	427b      	negs	r3, r7
    1e9a:	417b      	adcs	r3, r7
    1e9c:	0600      	lsls	r0, r0, #24
    1e9e:	9f05      	ldr	r7, [sp, #20]
    1ea0:	1ac0      	subs	r0, r0, r3
    1ea2:	2322      	movs	r3, #34	; 0x22
    1ea4:	603b      	str	r3, [r7, #0]
    1ea6:	9f01      	ldr	r7, [sp, #4]
    1ea8:	2f00      	cmp	r7, #0
    1eaa:	d109      	bne.n	1ec0 <_strtol_r+0x104>
    1eac:	e00b      	b.n	1ec6 <_strtol_r+0x10a>
    1eae:	2f00      	cmp	r7, #0
    1eb0:	d000      	beq.n	1eb4 <_strtol_r+0xf8>
    1eb2:	4240      	negs	r0, r0
    1eb4:	9f01      	ldr	r7, [sp, #4]
    1eb6:	2f00      	cmp	r7, #0
    1eb8:	d005      	beq.n	1ec6 <_strtol_r+0x10a>
    1eba:	9a03      	ldr	r2, [sp, #12]
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	d000      	beq.n	1ec2 <_strtol_r+0x106>
    1ec0:	1e72      	subs	r2, r6, #1
    1ec2:	9f01      	ldr	r7, [sp, #4]
    1ec4:	603a      	str	r2, [r7, #0]
    1ec6:	b007      	add	sp, #28
    1ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1eca:	46c0      	nop			; (mov r8, r8)
    1ecc:	20000070 	.word	0x20000070

00001ed0 <strtol>:
    1ed0:	b538      	push	{r3, r4, r5, lr}
    1ed2:	1c13      	adds	r3, r2, #0
    1ed4:	4a04      	ldr	r2, [pc, #16]	; (1ee8 <strtol+0x18>)
    1ed6:	1c05      	adds	r5, r0, #0
    1ed8:	1c0c      	adds	r4, r1, #0
    1eda:	6810      	ldr	r0, [r2, #0]
    1edc:	1c29      	adds	r1, r5, #0
    1ede:	1c22      	adds	r2, r4, #0
    1ee0:	f7ff ff6c 	bl	1dbc <_strtol_r>
    1ee4:	bd38      	pop	{r3, r4, r5, pc}
    1ee6:	46c0      	nop			; (mov r8, r8)
    1ee8:	2000006c 	.word	0x2000006c

00001eec <__ssputs_r>:
    1eec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1eee:	688d      	ldr	r5, [r1, #8]
    1ef0:	b085      	sub	sp, #20
    1ef2:	1c07      	adds	r7, r0, #0
    1ef4:	1c0c      	adds	r4, r1, #0
    1ef6:	9203      	str	r2, [sp, #12]
    1ef8:	9301      	str	r3, [sp, #4]
    1efa:	42ab      	cmp	r3, r5
    1efc:	d345      	bcc.n	1f8a <__ssputs_r+0x9e>
    1efe:	2290      	movs	r2, #144	; 0x90
    1f00:	898b      	ldrh	r3, [r1, #12]
    1f02:	00d2      	lsls	r2, r2, #3
    1f04:	4213      	tst	r3, r2
    1f06:	d03d      	beq.n	1f84 <__ssputs_r+0x98>
    1f08:	6962      	ldr	r2, [r4, #20]
    1f0a:	2603      	movs	r6, #3
    1f0c:	4356      	muls	r6, r2
    1f0e:	6909      	ldr	r1, [r1, #16]
    1f10:	6820      	ldr	r0, [r4, #0]
    1f12:	0ff2      	lsrs	r2, r6, #31
    1f14:	1a40      	subs	r0, r0, r1
    1f16:	1996      	adds	r6, r2, r6
    1f18:	9002      	str	r0, [sp, #8]
    1f1a:	1c02      	adds	r2, r0, #0
    1f1c:	9801      	ldr	r0, [sp, #4]
    1f1e:	3201      	adds	r2, #1
    1f20:	1812      	adds	r2, r2, r0
    1f22:	1076      	asrs	r6, r6, #1
    1f24:	4296      	cmp	r6, r2
    1f26:	d200      	bcs.n	1f2a <__ssputs_r+0x3e>
    1f28:	1c16      	adds	r6, r2, #0
    1f2a:	1c38      	adds	r0, r7, #0
    1f2c:	055a      	lsls	r2, r3, #21
    1f2e:	d50f      	bpl.n	1f50 <__ssputs_r+0x64>
    1f30:	1c31      	adds	r1, r6, #0
    1f32:	f000 fb2b 	bl	258c <_malloc_r>
    1f36:	1e05      	subs	r5, r0, #0
    1f38:	d013      	beq.n	1f62 <__ssputs_r+0x76>
    1f3a:	9a02      	ldr	r2, [sp, #8]
    1f3c:	6921      	ldr	r1, [r4, #16]
    1f3e:	f7ff feb1 	bl	1ca4 <memcpy>
    1f42:	89a2      	ldrh	r2, [r4, #12]
    1f44:	4b18      	ldr	r3, [pc, #96]	; (1fa8 <__ssputs_r+0xbc>)
    1f46:	4013      	ands	r3, r2
    1f48:	2280      	movs	r2, #128	; 0x80
    1f4a:	4313      	orrs	r3, r2
    1f4c:	81a3      	strh	r3, [r4, #12]
    1f4e:	e011      	b.n	1f74 <__ssputs_r+0x88>
    1f50:	1c32      	adds	r2, r6, #0
    1f52:	f000 fb6f 	bl	2634 <_realloc_r>
    1f56:	1e05      	subs	r5, r0, #0
    1f58:	d10c      	bne.n	1f74 <__ssputs_r+0x88>
    1f5a:	1c38      	adds	r0, r7, #0
    1f5c:	6921      	ldr	r1, [r4, #16]
    1f5e:	f000 facd 	bl	24fc <_free_r>
    1f62:	230c      	movs	r3, #12
    1f64:	603b      	str	r3, [r7, #0]
    1f66:	89a3      	ldrh	r3, [r4, #12]
    1f68:	2240      	movs	r2, #64	; 0x40
    1f6a:	4313      	orrs	r3, r2
    1f6c:	2001      	movs	r0, #1
    1f6e:	81a3      	strh	r3, [r4, #12]
    1f70:	4240      	negs	r0, r0
    1f72:	e017      	b.n	1fa4 <__ssputs_r+0xb8>
    1f74:	9b02      	ldr	r3, [sp, #8]
    1f76:	6125      	str	r5, [r4, #16]
    1f78:	18ed      	adds	r5, r5, r3
    1f7a:	6025      	str	r5, [r4, #0]
    1f7c:	6166      	str	r6, [r4, #20]
    1f7e:	9d01      	ldr	r5, [sp, #4]
    1f80:	1af6      	subs	r6, r6, r3
    1f82:	60a6      	str	r6, [r4, #8]
    1f84:	9801      	ldr	r0, [sp, #4]
    1f86:	42a8      	cmp	r0, r5
    1f88:	d200      	bcs.n	1f8c <__ssputs_r+0xa0>
    1f8a:	9d01      	ldr	r5, [sp, #4]
    1f8c:	1c2a      	adds	r2, r5, #0
    1f8e:	6820      	ldr	r0, [r4, #0]
    1f90:	9903      	ldr	r1, [sp, #12]
    1f92:	f000 fa9a 	bl	24ca <memmove>
    1f96:	68a2      	ldr	r2, [r4, #8]
    1f98:	2000      	movs	r0, #0
    1f9a:	1b53      	subs	r3, r2, r5
    1f9c:	60a3      	str	r3, [r4, #8]
    1f9e:	6823      	ldr	r3, [r4, #0]
    1fa0:	195d      	adds	r5, r3, r5
    1fa2:	6025      	str	r5, [r4, #0]
    1fa4:	b005      	add	sp, #20
    1fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fa8:	fffffb7f 	.word	0xfffffb7f

00001fac <_svfiprintf_r>:
    1fac:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fae:	b09f      	sub	sp, #124	; 0x7c
    1fb0:	9003      	str	r0, [sp, #12]
    1fb2:	9305      	str	r3, [sp, #20]
    1fb4:	898b      	ldrh	r3, [r1, #12]
    1fb6:	1c0e      	adds	r6, r1, #0
    1fb8:	1c17      	adds	r7, r2, #0
    1fba:	0619      	lsls	r1, r3, #24
    1fbc:	d50f      	bpl.n	1fde <_svfiprintf_r+0x32>
    1fbe:	6932      	ldr	r2, [r6, #16]
    1fc0:	2a00      	cmp	r2, #0
    1fc2:	d10c      	bne.n	1fde <_svfiprintf_r+0x32>
    1fc4:	2140      	movs	r1, #64	; 0x40
    1fc6:	f000 fae1 	bl	258c <_malloc_r>
    1fca:	6030      	str	r0, [r6, #0]
    1fcc:	6130      	str	r0, [r6, #16]
    1fce:	2800      	cmp	r0, #0
    1fd0:	d103      	bne.n	1fda <_svfiprintf_r+0x2e>
    1fd2:	9903      	ldr	r1, [sp, #12]
    1fd4:	230c      	movs	r3, #12
    1fd6:	600b      	str	r3, [r1, #0]
    1fd8:	e0c9      	b.n	216e <STACK_SIZE+0x16e>
    1fda:	2340      	movs	r3, #64	; 0x40
    1fdc:	6173      	str	r3, [r6, #20]
    1fde:	ad06      	add	r5, sp, #24
    1fe0:	2300      	movs	r3, #0
    1fe2:	616b      	str	r3, [r5, #20]
    1fe4:	2320      	movs	r3, #32
    1fe6:	766b      	strb	r3, [r5, #25]
    1fe8:	2330      	movs	r3, #48	; 0x30
    1fea:	76ab      	strb	r3, [r5, #26]
    1fec:	1c3c      	adds	r4, r7, #0
    1fee:	7823      	ldrb	r3, [r4, #0]
    1ff0:	2b00      	cmp	r3, #0
    1ff2:	d103      	bne.n	1ffc <_svfiprintf_r+0x50>
    1ff4:	1be2      	subs	r2, r4, r7
    1ff6:	9202      	str	r2, [sp, #8]
    1ff8:	d011      	beq.n	201e <STACK_SIZE+0x1e>
    1ffa:	e003      	b.n	2004 <STACK_SIZE+0x4>
    1ffc:	2b25      	cmp	r3, #37	; 0x25
    1ffe:	d0f9      	beq.n	1ff4 <_svfiprintf_r+0x48>
    2000:	3401      	adds	r4, #1
    2002:	e7f4      	b.n	1fee <_svfiprintf_r+0x42>
    2004:	9803      	ldr	r0, [sp, #12]
    2006:	1c31      	adds	r1, r6, #0
    2008:	1c3a      	adds	r2, r7, #0
    200a:	9b02      	ldr	r3, [sp, #8]
    200c:	f7ff ff6e 	bl	1eec <__ssputs_r>
    2010:	3001      	adds	r0, #1
    2012:	d100      	bne.n	2016 <STACK_SIZE+0x16>
    2014:	e0a6      	b.n	2164 <STACK_SIZE+0x164>
    2016:	6969      	ldr	r1, [r5, #20]
    2018:	9a02      	ldr	r2, [sp, #8]
    201a:	188b      	adds	r3, r1, r2
    201c:	616b      	str	r3, [r5, #20]
    201e:	7823      	ldrb	r3, [r4, #0]
    2020:	2b00      	cmp	r3, #0
    2022:	d100      	bne.n	2026 <STACK_SIZE+0x26>
    2024:	e09e      	b.n	2164 <STACK_SIZE+0x164>
    2026:	2201      	movs	r2, #1
    2028:	4252      	negs	r2, r2
    202a:	606a      	str	r2, [r5, #4]
    202c:	466a      	mov	r2, sp
    202e:	2300      	movs	r3, #0
    2030:	325b      	adds	r2, #91	; 0x5b
    2032:	3401      	adds	r4, #1
    2034:	602b      	str	r3, [r5, #0]
    2036:	60eb      	str	r3, [r5, #12]
    2038:	60ab      	str	r3, [r5, #8]
    203a:	7013      	strb	r3, [r2, #0]
    203c:	65ab      	str	r3, [r5, #88]	; 0x58
    203e:	4f4e      	ldr	r7, [pc, #312]	; (2178 <STACK_SIZE+0x178>)
    2040:	7821      	ldrb	r1, [r4, #0]
    2042:	1c38      	adds	r0, r7, #0
    2044:	2205      	movs	r2, #5
    2046:	f000 fa35 	bl	24b4 <memchr>
    204a:	2800      	cmp	r0, #0
    204c:	d007      	beq.n	205e <STACK_SIZE+0x5e>
    204e:	1bc7      	subs	r7, r0, r7
    2050:	682b      	ldr	r3, [r5, #0]
    2052:	2001      	movs	r0, #1
    2054:	40b8      	lsls	r0, r7
    2056:	4318      	orrs	r0, r3
    2058:	6028      	str	r0, [r5, #0]
    205a:	3401      	adds	r4, #1
    205c:	e7ef      	b.n	203e <STACK_SIZE+0x3e>
    205e:	682b      	ldr	r3, [r5, #0]
    2060:	06d9      	lsls	r1, r3, #27
    2062:	d503      	bpl.n	206c <STACK_SIZE+0x6c>
    2064:	466a      	mov	r2, sp
    2066:	2120      	movs	r1, #32
    2068:	325b      	adds	r2, #91	; 0x5b
    206a:	7011      	strb	r1, [r2, #0]
    206c:	071a      	lsls	r2, r3, #28
    206e:	d503      	bpl.n	2078 <STACK_SIZE+0x78>
    2070:	466a      	mov	r2, sp
    2072:	212b      	movs	r1, #43	; 0x2b
    2074:	325b      	adds	r2, #91	; 0x5b
    2076:	7011      	strb	r1, [r2, #0]
    2078:	7822      	ldrb	r2, [r4, #0]
    207a:	2a2a      	cmp	r2, #42	; 0x2a
    207c:	d001      	beq.n	2082 <STACK_SIZE+0x82>
    207e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2080:	e00e      	b.n	20a0 <STACK_SIZE+0xa0>
    2082:	9a05      	ldr	r2, [sp, #20]
    2084:	1d11      	adds	r1, r2, #4
    2086:	6812      	ldr	r2, [r2, #0]
    2088:	9105      	str	r1, [sp, #20]
    208a:	2a00      	cmp	r2, #0
    208c:	db01      	blt.n	2092 <STACK_SIZE+0x92>
    208e:	9209      	str	r2, [sp, #36]	; 0x24
    2090:	e004      	b.n	209c <STACK_SIZE+0x9c>
    2092:	4252      	negs	r2, r2
    2094:	60ea      	str	r2, [r5, #12]
    2096:	2202      	movs	r2, #2
    2098:	4313      	orrs	r3, r2
    209a:	602b      	str	r3, [r5, #0]
    209c:	3401      	adds	r4, #1
    209e:	e009      	b.n	20b4 <STACK_SIZE+0xb4>
    20a0:	7822      	ldrb	r2, [r4, #0]
    20a2:	3a30      	subs	r2, #48	; 0x30
    20a4:	2a09      	cmp	r2, #9
    20a6:	d804      	bhi.n	20b2 <STACK_SIZE+0xb2>
    20a8:	210a      	movs	r1, #10
    20aa:	434b      	muls	r3, r1
    20ac:	3401      	adds	r4, #1
    20ae:	189b      	adds	r3, r3, r2
    20b0:	e7f6      	b.n	20a0 <STACK_SIZE+0xa0>
    20b2:	9309      	str	r3, [sp, #36]	; 0x24
    20b4:	7823      	ldrb	r3, [r4, #0]
    20b6:	2b2e      	cmp	r3, #46	; 0x2e
    20b8:	d118      	bne.n	20ec <STACK_SIZE+0xec>
    20ba:	7863      	ldrb	r3, [r4, #1]
    20bc:	2b2a      	cmp	r3, #42	; 0x2a
    20be:	d109      	bne.n	20d4 <STACK_SIZE+0xd4>
    20c0:	9b05      	ldr	r3, [sp, #20]
    20c2:	3402      	adds	r4, #2
    20c4:	1d1a      	adds	r2, r3, #4
    20c6:	681b      	ldr	r3, [r3, #0]
    20c8:	9205      	str	r2, [sp, #20]
    20ca:	2b00      	cmp	r3, #0
    20cc:	da0d      	bge.n	20ea <STACK_SIZE+0xea>
    20ce:	2301      	movs	r3, #1
    20d0:	425b      	negs	r3, r3
    20d2:	e00a      	b.n	20ea <STACK_SIZE+0xea>
    20d4:	3401      	adds	r4, #1
    20d6:	2300      	movs	r3, #0
    20d8:	7822      	ldrb	r2, [r4, #0]
    20da:	3a30      	subs	r2, #48	; 0x30
    20dc:	2a09      	cmp	r2, #9
    20de:	d804      	bhi.n	20ea <STACK_SIZE+0xea>
    20e0:	210a      	movs	r1, #10
    20e2:	434b      	muls	r3, r1
    20e4:	3401      	adds	r4, #1
    20e6:	189b      	adds	r3, r3, r2
    20e8:	e7f6      	b.n	20d8 <STACK_SIZE+0xd8>
    20ea:	9307      	str	r3, [sp, #28]
    20ec:	4f23      	ldr	r7, [pc, #140]	; (217c <STACK_SIZE+0x17c>)
    20ee:	7821      	ldrb	r1, [r4, #0]
    20f0:	1c38      	adds	r0, r7, #0
    20f2:	2203      	movs	r2, #3
    20f4:	f000 f9de 	bl	24b4 <memchr>
    20f8:	2800      	cmp	r0, #0
    20fa:	d006      	beq.n	210a <STACK_SIZE+0x10a>
    20fc:	1bc7      	subs	r7, r0, r7
    20fe:	682b      	ldr	r3, [r5, #0]
    2100:	2040      	movs	r0, #64	; 0x40
    2102:	40b8      	lsls	r0, r7
    2104:	4318      	orrs	r0, r3
    2106:	6028      	str	r0, [r5, #0]
    2108:	3401      	adds	r4, #1
    210a:	7821      	ldrb	r1, [r4, #0]
    210c:	481c      	ldr	r0, [pc, #112]	; (2180 <STACK_SIZE+0x180>)
    210e:	2206      	movs	r2, #6
    2110:	1c67      	adds	r7, r4, #1
    2112:	7629      	strb	r1, [r5, #24]
    2114:	f000 f9ce 	bl	24b4 <memchr>
    2118:	2800      	cmp	r0, #0
    211a:	d012      	beq.n	2142 <STACK_SIZE+0x142>
    211c:	4b19      	ldr	r3, [pc, #100]	; (2184 <STACK_SIZE+0x184>)
    211e:	2b00      	cmp	r3, #0
    2120:	d106      	bne.n	2130 <STACK_SIZE+0x130>
    2122:	9b05      	ldr	r3, [sp, #20]
    2124:	2207      	movs	r2, #7
    2126:	3307      	adds	r3, #7
    2128:	4393      	bics	r3, r2
    212a:	3308      	adds	r3, #8
    212c:	9305      	str	r3, [sp, #20]
    212e:	e014      	b.n	215a <STACK_SIZE+0x15a>
    2130:	ab05      	add	r3, sp, #20
    2132:	9300      	str	r3, [sp, #0]
    2134:	9803      	ldr	r0, [sp, #12]
    2136:	1c29      	adds	r1, r5, #0
    2138:	1c32      	adds	r2, r6, #0
    213a:	4b13      	ldr	r3, [pc, #76]	; (2188 <STACK_SIZE+0x188>)
    213c:	e000      	b.n	2140 <STACK_SIZE+0x140>
    213e:	bf00      	nop
    2140:	e007      	b.n	2152 <STACK_SIZE+0x152>
    2142:	ab05      	add	r3, sp, #20
    2144:	9300      	str	r3, [sp, #0]
    2146:	9803      	ldr	r0, [sp, #12]
    2148:	1c29      	adds	r1, r5, #0
    214a:	1c32      	adds	r2, r6, #0
    214c:	4b0e      	ldr	r3, [pc, #56]	; (2188 <STACK_SIZE+0x188>)
    214e:	f000 f891 	bl	2274 <_printf_i>
    2152:	9004      	str	r0, [sp, #16]
    2154:	9904      	ldr	r1, [sp, #16]
    2156:	3101      	adds	r1, #1
    2158:	d004      	beq.n	2164 <STACK_SIZE+0x164>
    215a:	696a      	ldr	r2, [r5, #20]
    215c:	9904      	ldr	r1, [sp, #16]
    215e:	1853      	adds	r3, r2, r1
    2160:	616b      	str	r3, [r5, #20]
    2162:	e743      	b.n	1fec <_svfiprintf_r+0x40>
    2164:	89b3      	ldrh	r3, [r6, #12]
    2166:	065a      	lsls	r2, r3, #25
    2168:	d401      	bmi.n	216e <STACK_SIZE+0x16e>
    216a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    216c:	e001      	b.n	2172 <STACK_SIZE+0x172>
    216e:	2001      	movs	r0, #1
    2170:	4240      	negs	r0, r0
    2172:	b01f      	add	sp, #124	; 0x7c
    2174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2176:	46c0      	nop			; (mov r8, r8)
    2178:	0000277a 	.word	0x0000277a
    217c:	00002780 	.word	0x00002780
    2180:	00002784 	.word	0x00002784
    2184:	00000000 	.word	0x00000000
    2188:	00001eed 	.word	0x00001eed

0000218c <_printf_common>:
    218c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    218e:	1c15      	adds	r5, r2, #0
    2190:	9301      	str	r3, [sp, #4]
    2192:	690a      	ldr	r2, [r1, #16]
    2194:	688b      	ldr	r3, [r1, #8]
    2196:	1c06      	adds	r6, r0, #0
    2198:	1c0c      	adds	r4, r1, #0
    219a:	4293      	cmp	r3, r2
    219c:	da00      	bge.n	21a0 <_printf_common+0x14>
    219e:	1c13      	adds	r3, r2, #0
    21a0:	1c22      	adds	r2, r4, #0
    21a2:	602b      	str	r3, [r5, #0]
    21a4:	3243      	adds	r2, #67	; 0x43
    21a6:	7812      	ldrb	r2, [r2, #0]
    21a8:	2a00      	cmp	r2, #0
    21aa:	d001      	beq.n	21b0 <_printf_common+0x24>
    21ac:	3301      	adds	r3, #1
    21ae:	602b      	str	r3, [r5, #0]
    21b0:	6820      	ldr	r0, [r4, #0]
    21b2:	0680      	lsls	r0, r0, #26
    21b4:	d502      	bpl.n	21bc <_printf_common+0x30>
    21b6:	682b      	ldr	r3, [r5, #0]
    21b8:	3302      	adds	r3, #2
    21ba:	602b      	str	r3, [r5, #0]
    21bc:	6821      	ldr	r1, [r4, #0]
    21be:	2706      	movs	r7, #6
    21c0:	400f      	ands	r7, r1
    21c2:	d01f      	beq.n	2204 <_printf_common+0x78>
    21c4:	1c23      	adds	r3, r4, #0
    21c6:	3343      	adds	r3, #67	; 0x43
    21c8:	781b      	ldrb	r3, [r3, #0]
    21ca:	1e5a      	subs	r2, r3, #1
    21cc:	4193      	sbcs	r3, r2
    21ce:	6822      	ldr	r2, [r4, #0]
    21d0:	0692      	lsls	r2, r2, #26
    21d2:	d51f      	bpl.n	2214 <_printf_common+0x88>
    21d4:	18e1      	adds	r1, r4, r3
    21d6:	3140      	adds	r1, #64	; 0x40
    21d8:	2030      	movs	r0, #48	; 0x30
    21da:	70c8      	strb	r0, [r1, #3]
    21dc:	1c21      	adds	r1, r4, #0
    21de:	1c5a      	adds	r2, r3, #1
    21e0:	3145      	adds	r1, #69	; 0x45
    21e2:	7809      	ldrb	r1, [r1, #0]
    21e4:	18a2      	adds	r2, r4, r2
    21e6:	3240      	adds	r2, #64	; 0x40
    21e8:	3302      	adds	r3, #2
    21ea:	70d1      	strb	r1, [r2, #3]
    21ec:	e012      	b.n	2214 <_printf_common+0x88>
    21ee:	1c22      	adds	r2, r4, #0
    21f0:	1c30      	adds	r0, r6, #0
    21f2:	9901      	ldr	r1, [sp, #4]
    21f4:	3219      	adds	r2, #25
    21f6:	2301      	movs	r3, #1
    21f8:	9f08      	ldr	r7, [sp, #32]
    21fa:	47b8      	blx	r7
    21fc:	3001      	adds	r0, #1
    21fe:	d011      	beq.n	2224 <_printf_common+0x98>
    2200:	9f00      	ldr	r7, [sp, #0]
    2202:	3701      	adds	r7, #1
    2204:	9700      	str	r7, [sp, #0]
    2206:	68e0      	ldr	r0, [r4, #12]
    2208:	6829      	ldr	r1, [r5, #0]
    220a:	9f00      	ldr	r7, [sp, #0]
    220c:	1a43      	subs	r3, r0, r1
    220e:	429f      	cmp	r7, r3
    2210:	dbed      	blt.n	21ee <_printf_common+0x62>
    2212:	e7d7      	b.n	21c4 <_printf_common+0x38>
    2214:	1c22      	adds	r2, r4, #0
    2216:	1c30      	adds	r0, r6, #0
    2218:	9901      	ldr	r1, [sp, #4]
    221a:	3243      	adds	r2, #67	; 0x43
    221c:	9f08      	ldr	r7, [sp, #32]
    221e:	47b8      	blx	r7
    2220:	3001      	adds	r0, #1
    2222:	d102      	bne.n	222a <_printf_common+0x9e>
    2224:	2001      	movs	r0, #1
    2226:	4240      	negs	r0, r0
    2228:	e023      	b.n	2272 <_printf_common+0xe6>
    222a:	6820      	ldr	r0, [r4, #0]
    222c:	2106      	movs	r1, #6
    222e:	682b      	ldr	r3, [r5, #0]
    2230:	68e2      	ldr	r2, [r4, #12]
    2232:	4001      	ands	r1, r0
    2234:	2500      	movs	r5, #0
    2236:	2904      	cmp	r1, #4
    2238:	d103      	bne.n	2242 <_printf_common+0xb6>
    223a:	1ad5      	subs	r5, r2, r3
    223c:	43eb      	mvns	r3, r5
    223e:	17db      	asrs	r3, r3, #31
    2240:	401d      	ands	r5, r3
    2242:	68a2      	ldr	r2, [r4, #8]
    2244:	6923      	ldr	r3, [r4, #16]
    2246:	429a      	cmp	r2, r3
    2248:	dd01      	ble.n	224e <_printf_common+0xc2>
    224a:	1ad3      	subs	r3, r2, r3
    224c:	18ed      	adds	r5, r5, r3
    224e:	2700      	movs	r7, #0
    2250:	9700      	str	r7, [sp, #0]
    2252:	9f00      	ldr	r7, [sp, #0]
    2254:	42af      	cmp	r7, r5
    2256:	da0b      	bge.n	2270 <_printf_common+0xe4>
    2258:	1c22      	adds	r2, r4, #0
    225a:	1c30      	adds	r0, r6, #0
    225c:	9901      	ldr	r1, [sp, #4]
    225e:	321a      	adds	r2, #26
    2260:	2301      	movs	r3, #1
    2262:	9f08      	ldr	r7, [sp, #32]
    2264:	47b8      	blx	r7
    2266:	3001      	adds	r0, #1
    2268:	d0dc      	beq.n	2224 <_printf_common+0x98>
    226a:	9f00      	ldr	r7, [sp, #0]
    226c:	3701      	adds	r7, #1
    226e:	e7ef      	b.n	2250 <_printf_common+0xc4>
    2270:	2000      	movs	r0, #0
    2272:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00002274 <_printf_i>:
    2274:	b5f0      	push	{r4, r5, r6, r7, lr}
    2276:	1c0d      	adds	r5, r1, #0
    2278:	b08b      	sub	sp, #44	; 0x2c
    227a:	3543      	adds	r5, #67	; 0x43
    227c:	9206      	str	r2, [sp, #24]
    227e:	9005      	str	r0, [sp, #20]
    2280:	9307      	str	r3, [sp, #28]
    2282:	9504      	str	r5, [sp, #16]
    2284:	7e0b      	ldrb	r3, [r1, #24]
    2286:	1c0c      	adds	r4, r1, #0
    2288:	9a10      	ldr	r2, [sp, #64]	; 0x40
    228a:	2b6e      	cmp	r3, #110	; 0x6e
    228c:	d100      	bne.n	2290 <_printf_i+0x1c>
    228e:	e0a7      	b.n	23e0 <_printf_i+0x16c>
    2290:	d811      	bhi.n	22b6 <_printf_i+0x42>
    2292:	2b63      	cmp	r3, #99	; 0x63
    2294:	d022      	beq.n	22dc <_printf_i+0x68>
    2296:	d809      	bhi.n	22ac <_printf_i+0x38>
    2298:	2b00      	cmp	r3, #0
    229a:	d100      	bne.n	229e <_printf_i+0x2a>
    229c:	e0b0      	b.n	2400 <_printf_i+0x18c>
    229e:	2b58      	cmp	r3, #88	; 0x58
    22a0:	d000      	beq.n	22a4 <_printf_i+0x30>
    22a2:	e0c0      	b.n	2426 <_printf_i+0x1b2>
    22a4:	3145      	adds	r1, #69	; 0x45
    22a6:	700b      	strb	r3, [r1, #0]
    22a8:	4d7b      	ldr	r5, [pc, #492]	; (2498 <_printf_i+0x224>)
    22aa:	e04e      	b.n	234a <_printf_i+0xd6>
    22ac:	2b64      	cmp	r3, #100	; 0x64
    22ae:	d01c      	beq.n	22ea <_printf_i+0x76>
    22b0:	2b69      	cmp	r3, #105	; 0x69
    22b2:	d01a      	beq.n	22ea <_printf_i+0x76>
    22b4:	e0b7      	b.n	2426 <_printf_i+0x1b2>
    22b6:	2b73      	cmp	r3, #115	; 0x73
    22b8:	d100      	bne.n	22bc <_printf_i+0x48>
    22ba:	e0a5      	b.n	2408 <_printf_i+0x194>
    22bc:	d809      	bhi.n	22d2 <_printf_i+0x5e>
    22be:	2b6f      	cmp	r3, #111	; 0x6f
    22c0:	d029      	beq.n	2316 <_printf_i+0xa2>
    22c2:	2b70      	cmp	r3, #112	; 0x70
    22c4:	d000      	beq.n	22c8 <_printf_i+0x54>
    22c6:	e0ae      	b.n	2426 <_printf_i+0x1b2>
    22c8:	680e      	ldr	r6, [r1, #0]
    22ca:	2320      	movs	r3, #32
    22cc:	4333      	orrs	r3, r6
    22ce:	600b      	str	r3, [r1, #0]
    22d0:	e036      	b.n	2340 <_printf_i+0xcc>
    22d2:	2b75      	cmp	r3, #117	; 0x75
    22d4:	d01f      	beq.n	2316 <_printf_i+0xa2>
    22d6:	2b78      	cmp	r3, #120	; 0x78
    22d8:	d032      	beq.n	2340 <_printf_i+0xcc>
    22da:	e0a4      	b.n	2426 <_printf_i+0x1b2>
    22dc:	6813      	ldr	r3, [r2, #0]
    22de:	1c0d      	adds	r5, r1, #0
    22e0:	1d19      	adds	r1, r3, #4
    22e2:	3542      	adds	r5, #66	; 0x42
    22e4:	6011      	str	r1, [r2, #0]
    22e6:	681b      	ldr	r3, [r3, #0]
    22e8:	e09f      	b.n	242a <_printf_i+0x1b6>
    22ea:	6821      	ldr	r1, [r4, #0]
    22ec:	6813      	ldr	r3, [r2, #0]
    22ee:	060e      	lsls	r6, r1, #24
    22f0:	d503      	bpl.n	22fa <_printf_i+0x86>
    22f2:	1d19      	adds	r1, r3, #4
    22f4:	6011      	str	r1, [r2, #0]
    22f6:	681e      	ldr	r6, [r3, #0]
    22f8:	e005      	b.n	2306 <_printf_i+0x92>
    22fa:	0648      	lsls	r0, r1, #25
    22fc:	d5f9      	bpl.n	22f2 <_printf_i+0x7e>
    22fe:	1d19      	adds	r1, r3, #4
    2300:	6011      	str	r1, [r2, #0]
    2302:	2100      	movs	r1, #0
    2304:	5e5e      	ldrsh	r6, [r3, r1]
    2306:	4b64      	ldr	r3, [pc, #400]	; (2498 <_printf_i+0x224>)
    2308:	2e00      	cmp	r6, #0
    230a:	da3b      	bge.n	2384 <_printf_i+0x110>
    230c:	9d04      	ldr	r5, [sp, #16]
    230e:	222d      	movs	r2, #45	; 0x2d
    2310:	4276      	negs	r6, r6
    2312:	702a      	strb	r2, [r5, #0]
    2314:	e036      	b.n	2384 <_printf_i+0x110>
    2316:	6821      	ldr	r1, [r4, #0]
    2318:	6813      	ldr	r3, [r2, #0]
    231a:	060e      	lsls	r6, r1, #24
    231c:	d503      	bpl.n	2326 <_printf_i+0xb2>
    231e:	1d19      	adds	r1, r3, #4
    2320:	6011      	str	r1, [r2, #0]
    2322:	681e      	ldr	r6, [r3, #0]
    2324:	e004      	b.n	2330 <_printf_i+0xbc>
    2326:	0648      	lsls	r0, r1, #25
    2328:	d5f9      	bpl.n	231e <_printf_i+0xaa>
    232a:	1d19      	adds	r1, r3, #4
    232c:	881e      	ldrh	r6, [r3, #0]
    232e:	6011      	str	r1, [r2, #0]
    2330:	4b59      	ldr	r3, [pc, #356]	; (2498 <_printf_i+0x224>)
    2332:	7e22      	ldrb	r2, [r4, #24]
    2334:	9303      	str	r3, [sp, #12]
    2336:	2708      	movs	r7, #8
    2338:	2a6f      	cmp	r2, #111	; 0x6f
    233a:	d01e      	beq.n	237a <_printf_i+0x106>
    233c:	270a      	movs	r7, #10
    233e:	e01c      	b.n	237a <_printf_i+0x106>
    2340:	1c23      	adds	r3, r4, #0
    2342:	2178      	movs	r1, #120	; 0x78
    2344:	3345      	adds	r3, #69	; 0x45
    2346:	4d55      	ldr	r5, [pc, #340]	; (249c <_printf_i+0x228>)
    2348:	7019      	strb	r1, [r3, #0]
    234a:	6811      	ldr	r1, [r2, #0]
    234c:	6823      	ldr	r3, [r4, #0]
    234e:	1d08      	adds	r0, r1, #4
    2350:	9503      	str	r5, [sp, #12]
    2352:	6010      	str	r0, [r2, #0]
    2354:	061e      	lsls	r6, r3, #24
    2356:	d501      	bpl.n	235c <_printf_i+0xe8>
    2358:	680e      	ldr	r6, [r1, #0]
    235a:	e002      	b.n	2362 <_printf_i+0xee>
    235c:	0658      	lsls	r0, r3, #25
    235e:	d5fb      	bpl.n	2358 <_printf_i+0xe4>
    2360:	880e      	ldrh	r6, [r1, #0]
    2362:	07d9      	lsls	r1, r3, #31
    2364:	d502      	bpl.n	236c <_printf_i+0xf8>
    2366:	2220      	movs	r2, #32
    2368:	4313      	orrs	r3, r2
    236a:	6023      	str	r3, [r4, #0]
    236c:	2710      	movs	r7, #16
    236e:	2e00      	cmp	r6, #0
    2370:	d103      	bne.n	237a <_printf_i+0x106>
    2372:	6822      	ldr	r2, [r4, #0]
    2374:	2320      	movs	r3, #32
    2376:	439a      	bics	r2, r3
    2378:	6022      	str	r2, [r4, #0]
    237a:	1c23      	adds	r3, r4, #0
    237c:	2200      	movs	r2, #0
    237e:	3343      	adds	r3, #67	; 0x43
    2380:	701a      	strb	r2, [r3, #0]
    2382:	e001      	b.n	2388 <_printf_i+0x114>
    2384:	9303      	str	r3, [sp, #12]
    2386:	270a      	movs	r7, #10
    2388:	6863      	ldr	r3, [r4, #4]
    238a:	60a3      	str	r3, [r4, #8]
    238c:	2b00      	cmp	r3, #0
    238e:	db03      	blt.n	2398 <_printf_i+0x124>
    2390:	6825      	ldr	r5, [r4, #0]
    2392:	2204      	movs	r2, #4
    2394:	4395      	bics	r5, r2
    2396:	6025      	str	r5, [r4, #0]
    2398:	2e00      	cmp	r6, #0
    239a:	d102      	bne.n	23a2 <_printf_i+0x12e>
    239c:	9d04      	ldr	r5, [sp, #16]
    239e:	2b00      	cmp	r3, #0
    23a0:	d00e      	beq.n	23c0 <_printf_i+0x14c>
    23a2:	9d04      	ldr	r5, [sp, #16]
    23a4:	1c30      	adds	r0, r6, #0
    23a6:	1c39      	adds	r1, r7, #0
    23a8:	f7ff fc22 	bl	1bf0 <__aeabi_uidivmod>
    23ac:	9803      	ldr	r0, [sp, #12]
    23ae:	3d01      	subs	r5, #1
    23b0:	5c43      	ldrb	r3, [r0, r1]
    23b2:	1c30      	adds	r0, r6, #0
    23b4:	702b      	strb	r3, [r5, #0]
    23b6:	1c39      	adds	r1, r7, #0
    23b8:	f7ff fbd6 	bl	1b68 <__aeabi_uidiv>
    23bc:	1e06      	subs	r6, r0, #0
    23be:	d1f1      	bne.n	23a4 <_printf_i+0x130>
    23c0:	2f08      	cmp	r7, #8
    23c2:	d109      	bne.n	23d8 <_printf_i+0x164>
    23c4:	6821      	ldr	r1, [r4, #0]
    23c6:	07c9      	lsls	r1, r1, #31
    23c8:	d506      	bpl.n	23d8 <_printf_i+0x164>
    23ca:	6862      	ldr	r2, [r4, #4]
    23cc:	6923      	ldr	r3, [r4, #16]
    23ce:	429a      	cmp	r2, r3
    23d0:	dc02      	bgt.n	23d8 <_printf_i+0x164>
    23d2:	3d01      	subs	r5, #1
    23d4:	2330      	movs	r3, #48	; 0x30
    23d6:	702b      	strb	r3, [r5, #0]
    23d8:	9e04      	ldr	r6, [sp, #16]
    23da:	1b73      	subs	r3, r6, r5
    23dc:	6123      	str	r3, [r4, #16]
    23de:	e02a      	b.n	2436 <_printf_i+0x1c2>
    23e0:	6808      	ldr	r0, [r1, #0]
    23e2:	6813      	ldr	r3, [r2, #0]
    23e4:	6949      	ldr	r1, [r1, #20]
    23e6:	0605      	lsls	r5, r0, #24
    23e8:	d504      	bpl.n	23f4 <_printf_i+0x180>
    23ea:	1d18      	adds	r0, r3, #4
    23ec:	6010      	str	r0, [r2, #0]
    23ee:	681b      	ldr	r3, [r3, #0]
    23f0:	6019      	str	r1, [r3, #0]
    23f2:	e005      	b.n	2400 <_printf_i+0x18c>
    23f4:	0646      	lsls	r6, r0, #25
    23f6:	d5f8      	bpl.n	23ea <_printf_i+0x176>
    23f8:	1d18      	adds	r0, r3, #4
    23fa:	6010      	str	r0, [r2, #0]
    23fc:	681b      	ldr	r3, [r3, #0]
    23fe:	8019      	strh	r1, [r3, #0]
    2400:	2300      	movs	r3, #0
    2402:	6123      	str	r3, [r4, #16]
    2404:	9d04      	ldr	r5, [sp, #16]
    2406:	e016      	b.n	2436 <_printf_i+0x1c2>
    2408:	6813      	ldr	r3, [r2, #0]
    240a:	1d19      	adds	r1, r3, #4
    240c:	6011      	str	r1, [r2, #0]
    240e:	681d      	ldr	r5, [r3, #0]
    2410:	1c28      	adds	r0, r5, #0
    2412:	f000 f947 	bl	26a4 <strlen>
    2416:	6863      	ldr	r3, [r4, #4]
    2418:	6120      	str	r0, [r4, #16]
    241a:	4298      	cmp	r0, r3
    241c:	d900      	bls.n	2420 <_printf_i+0x1ac>
    241e:	6123      	str	r3, [r4, #16]
    2420:	6920      	ldr	r0, [r4, #16]
    2422:	6060      	str	r0, [r4, #4]
    2424:	e004      	b.n	2430 <_printf_i+0x1bc>
    2426:	1c25      	adds	r5, r4, #0
    2428:	3542      	adds	r5, #66	; 0x42
    242a:	702b      	strb	r3, [r5, #0]
    242c:	2301      	movs	r3, #1
    242e:	6123      	str	r3, [r4, #16]
    2430:	9e04      	ldr	r6, [sp, #16]
    2432:	2300      	movs	r3, #0
    2434:	7033      	strb	r3, [r6, #0]
    2436:	9e07      	ldr	r6, [sp, #28]
    2438:	9805      	ldr	r0, [sp, #20]
    243a:	9600      	str	r6, [sp, #0]
    243c:	1c21      	adds	r1, r4, #0
    243e:	aa09      	add	r2, sp, #36	; 0x24
    2440:	9b06      	ldr	r3, [sp, #24]
    2442:	f7ff fea3 	bl	218c <_printf_common>
    2446:	3001      	adds	r0, #1
    2448:	d102      	bne.n	2450 <_printf_i+0x1dc>
    244a:	2001      	movs	r0, #1
    244c:	4240      	negs	r0, r0
    244e:	e021      	b.n	2494 <_printf_i+0x220>
    2450:	1c2a      	adds	r2, r5, #0
    2452:	9805      	ldr	r0, [sp, #20]
    2454:	9906      	ldr	r1, [sp, #24]
    2456:	6923      	ldr	r3, [r4, #16]
    2458:	9d07      	ldr	r5, [sp, #28]
    245a:	47a8      	blx	r5
    245c:	3001      	adds	r0, #1
    245e:	d0f4      	beq.n	244a <_printf_i+0x1d6>
    2460:	6826      	ldr	r6, [r4, #0]
    2462:	07b6      	lsls	r6, r6, #30
    2464:	d405      	bmi.n	2472 <_printf_i+0x1fe>
    2466:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2468:	68e0      	ldr	r0, [r4, #12]
    246a:	4298      	cmp	r0, r3
    246c:	da12      	bge.n	2494 <_printf_i+0x220>
    246e:	1c18      	adds	r0, r3, #0
    2470:	e010      	b.n	2494 <_printf_i+0x220>
    2472:	2500      	movs	r5, #0
    2474:	68e0      	ldr	r0, [r4, #12]
    2476:	9909      	ldr	r1, [sp, #36]	; 0x24
    2478:	1a43      	subs	r3, r0, r1
    247a:	429d      	cmp	r5, r3
    247c:	daf3      	bge.n	2466 <_printf_i+0x1f2>
    247e:	1c22      	adds	r2, r4, #0
    2480:	9805      	ldr	r0, [sp, #20]
    2482:	9906      	ldr	r1, [sp, #24]
    2484:	3219      	adds	r2, #25
    2486:	2301      	movs	r3, #1
    2488:	9e07      	ldr	r6, [sp, #28]
    248a:	47b0      	blx	r6
    248c:	3001      	adds	r0, #1
    248e:	d0dc      	beq.n	244a <_printf_i+0x1d6>
    2490:	3501      	adds	r5, #1
    2492:	e7ef      	b.n	2474 <_printf_i+0x200>
    2494:	b00b      	add	sp, #44	; 0x2c
    2496:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2498:	0000278b 	.word	0x0000278b
    249c:	0000279c 	.word	0x0000279c

000024a0 <malloc>:
    24a0:	b508      	push	{r3, lr}
    24a2:	4b03      	ldr	r3, [pc, #12]	; (24b0 <malloc+0x10>)
    24a4:	1c01      	adds	r1, r0, #0
    24a6:	6818      	ldr	r0, [r3, #0]
    24a8:	f000 f870 	bl	258c <_malloc_r>
    24ac:	bd08      	pop	{r3, pc}
    24ae:	46c0      	nop			; (mov r8, r8)
    24b0:	2000006c 	.word	0x2000006c

000024b4 <memchr>:
    24b4:	b2c9      	uxtb	r1, r1
    24b6:	1882      	adds	r2, r0, r2
    24b8:	4290      	cmp	r0, r2
    24ba:	d004      	beq.n	24c6 <memchr+0x12>
    24bc:	7803      	ldrb	r3, [r0, #0]
    24be:	428b      	cmp	r3, r1
    24c0:	d002      	beq.n	24c8 <memchr+0x14>
    24c2:	3001      	adds	r0, #1
    24c4:	e7f8      	b.n	24b8 <memchr+0x4>
    24c6:	2000      	movs	r0, #0
    24c8:	4770      	bx	lr

000024ca <memmove>:
    24ca:	b570      	push	{r4, r5, r6, lr}
    24cc:	4281      	cmp	r1, r0
    24ce:	d301      	bcc.n	24d4 <memmove+0xa>
    24d0:	2300      	movs	r3, #0
    24d2:	e00c      	b.n	24ee <memmove+0x24>
    24d4:	188c      	adds	r4, r1, r2
    24d6:	42a0      	cmp	r0, r4
    24d8:	d2fa      	bcs.n	24d0 <memmove+0x6>
    24da:	1885      	adds	r5, r0, r2
    24dc:	1c13      	adds	r3, r2, #0
    24de:	3b01      	subs	r3, #1
    24e0:	d30b      	bcc.n	24fa <memmove+0x30>
    24e2:	4251      	negs	r1, r2
    24e4:	1866      	adds	r6, r4, r1
    24e6:	5cf6      	ldrb	r6, [r6, r3]
    24e8:	1869      	adds	r1, r5, r1
    24ea:	54ce      	strb	r6, [r1, r3]
    24ec:	e7f7      	b.n	24de <memmove+0x14>
    24ee:	4293      	cmp	r3, r2
    24f0:	d003      	beq.n	24fa <memmove+0x30>
    24f2:	5ccc      	ldrb	r4, [r1, r3]
    24f4:	54c4      	strb	r4, [r0, r3]
    24f6:	3301      	adds	r3, #1
    24f8:	e7f9      	b.n	24ee <memmove+0x24>
    24fa:	bd70      	pop	{r4, r5, r6, pc}

000024fc <_free_r>:
    24fc:	b530      	push	{r4, r5, lr}
    24fe:	2900      	cmp	r1, #0
    2500:	d040      	beq.n	2584 <_free_r+0x88>
    2502:	3904      	subs	r1, #4
    2504:	680b      	ldr	r3, [r1, #0]
    2506:	2b00      	cmp	r3, #0
    2508:	da00      	bge.n	250c <_free_r+0x10>
    250a:	18c9      	adds	r1, r1, r3
    250c:	4a1e      	ldr	r2, [pc, #120]	; (2588 <_free_r+0x8c>)
    250e:	6813      	ldr	r3, [r2, #0]
    2510:	1c14      	adds	r4, r2, #0
    2512:	2b00      	cmp	r3, #0
    2514:	d102      	bne.n	251c <_free_r+0x20>
    2516:	604b      	str	r3, [r1, #4]
    2518:	6011      	str	r1, [r2, #0]
    251a:	e033      	b.n	2584 <_free_r+0x88>
    251c:	4299      	cmp	r1, r3
    251e:	d20f      	bcs.n	2540 <_free_r+0x44>
    2520:	6808      	ldr	r0, [r1, #0]
    2522:	180a      	adds	r2, r1, r0
    2524:	429a      	cmp	r2, r3
    2526:	d105      	bne.n	2534 <_free_r+0x38>
    2528:	6813      	ldr	r3, [r2, #0]
    252a:	6852      	ldr	r2, [r2, #4]
    252c:	18c0      	adds	r0, r0, r3
    252e:	6008      	str	r0, [r1, #0]
    2530:	604a      	str	r2, [r1, #4]
    2532:	e000      	b.n	2536 <_free_r+0x3a>
    2534:	604b      	str	r3, [r1, #4]
    2536:	6021      	str	r1, [r4, #0]
    2538:	e024      	b.n	2584 <_free_r+0x88>
    253a:	428a      	cmp	r2, r1
    253c:	d803      	bhi.n	2546 <_free_r+0x4a>
    253e:	1c13      	adds	r3, r2, #0
    2540:	685a      	ldr	r2, [r3, #4]
    2542:	2a00      	cmp	r2, #0
    2544:	d1f9      	bne.n	253a <_free_r+0x3e>
    2546:	681d      	ldr	r5, [r3, #0]
    2548:	195c      	adds	r4, r3, r5
    254a:	428c      	cmp	r4, r1
    254c:	d10b      	bne.n	2566 <_free_r+0x6a>
    254e:	6809      	ldr	r1, [r1, #0]
    2550:	1869      	adds	r1, r5, r1
    2552:	1858      	adds	r0, r3, r1
    2554:	6019      	str	r1, [r3, #0]
    2556:	4290      	cmp	r0, r2
    2558:	d114      	bne.n	2584 <_free_r+0x88>
    255a:	6814      	ldr	r4, [r2, #0]
    255c:	6852      	ldr	r2, [r2, #4]
    255e:	1909      	adds	r1, r1, r4
    2560:	6019      	str	r1, [r3, #0]
    2562:	605a      	str	r2, [r3, #4]
    2564:	e00e      	b.n	2584 <_free_r+0x88>
    2566:	428c      	cmp	r4, r1
    2568:	d902      	bls.n	2570 <_free_r+0x74>
    256a:	230c      	movs	r3, #12
    256c:	6003      	str	r3, [r0, #0]
    256e:	e009      	b.n	2584 <_free_r+0x88>
    2570:	6808      	ldr	r0, [r1, #0]
    2572:	180c      	adds	r4, r1, r0
    2574:	4294      	cmp	r4, r2
    2576:	d103      	bne.n	2580 <_free_r+0x84>
    2578:	6814      	ldr	r4, [r2, #0]
    257a:	6852      	ldr	r2, [r2, #4]
    257c:	1900      	adds	r0, r0, r4
    257e:	6008      	str	r0, [r1, #0]
    2580:	604a      	str	r2, [r1, #4]
    2582:	6059      	str	r1, [r3, #4]
    2584:	bd30      	pop	{r4, r5, pc}
    2586:	46c0      	nop			; (mov r8, r8)
    2588:	200000d8 	.word	0x200000d8

0000258c <_malloc_r>:
    258c:	b570      	push	{r4, r5, r6, lr}
    258e:	2303      	movs	r3, #3
    2590:	1ccd      	adds	r5, r1, #3
    2592:	439d      	bics	r5, r3
    2594:	3508      	adds	r5, #8
    2596:	1c06      	adds	r6, r0, #0
    2598:	2d0c      	cmp	r5, #12
    259a:	d201      	bcs.n	25a0 <_malloc_r+0x14>
    259c:	250c      	movs	r5, #12
    259e:	e001      	b.n	25a4 <_malloc_r+0x18>
    25a0:	2d00      	cmp	r5, #0
    25a2:	db3f      	blt.n	2624 <_malloc_r+0x98>
    25a4:	428d      	cmp	r5, r1
    25a6:	d33d      	bcc.n	2624 <_malloc_r+0x98>
    25a8:	4b20      	ldr	r3, [pc, #128]	; (262c <_malloc_r+0xa0>)
    25aa:	681c      	ldr	r4, [r3, #0]
    25ac:	1c1a      	adds	r2, r3, #0
    25ae:	1c21      	adds	r1, r4, #0
    25b0:	2900      	cmp	r1, #0
    25b2:	d013      	beq.n	25dc <_malloc_r+0x50>
    25b4:	6808      	ldr	r0, [r1, #0]
    25b6:	1b43      	subs	r3, r0, r5
    25b8:	d40d      	bmi.n	25d6 <_malloc_r+0x4a>
    25ba:	2b0b      	cmp	r3, #11
    25bc:	d902      	bls.n	25c4 <_malloc_r+0x38>
    25be:	600b      	str	r3, [r1, #0]
    25c0:	18cc      	adds	r4, r1, r3
    25c2:	e01e      	b.n	2602 <_malloc_r+0x76>
    25c4:	428c      	cmp	r4, r1
    25c6:	d102      	bne.n	25ce <_malloc_r+0x42>
    25c8:	6863      	ldr	r3, [r4, #4]
    25ca:	6013      	str	r3, [r2, #0]
    25cc:	e01a      	b.n	2604 <_malloc_r+0x78>
    25ce:	6848      	ldr	r0, [r1, #4]
    25d0:	6060      	str	r0, [r4, #4]
    25d2:	1c0c      	adds	r4, r1, #0
    25d4:	e016      	b.n	2604 <_malloc_r+0x78>
    25d6:	1c0c      	adds	r4, r1, #0
    25d8:	6849      	ldr	r1, [r1, #4]
    25da:	e7e9      	b.n	25b0 <_malloc_r+0x24>
    25dc:	4c14      	ldr	r4, [pc, #80]	; (2630 <_malloc_r+0xa4>)
    25de:	6820      	ldr	r0, [r4, #0]
    25e0:	2800      	cmp	r0, #0
    25e2:	d103      	bne.n	25ec <_malloc_r+0x60>
    25e4:	1c30      	adds	r0, r6, #0
    25e6:	f000 f84b 	bl	2680 <_sbrk_r>
    25ea:	6020      	str	r0, [r4, #0]
    25ec:	1c30      	adds	r0, r6, #0
    25ee:	1c29      	adds	r1, r5, #0
    25f0:	f000 f846 	bl	2680 <_sbrk_r>
    25f4:	1c43      	adds	r3, r0, #1
    25f6:	d015      	beq.n	2624 <_malloc_r+0x98>
    25f8:	1cc4      	adds	r4, r0, #3
    25fa:	2303      	movs	r3, #3
    25fc:	439c      	bics	r4, r3
    25fe:	4284      	cmp	r4, r0
    2600:	d10a      	bne.n	2618 <_malloc_r+0x8c>
    2602:	6025      	str	r5, [r4, #0]
    2604:	1c20      	adds	r0, r4, #0
    2606:	300b      	adds	r0, #11
    2608:	2207      	movs	r2, #7
    260a:	1d23      	adds	r3, r4, #4
    260c:	4390      	bics	r0, r2
    260e:	1ac3      	subs	r3, r0, r3
    2610:	d00b      	beq.n	262a <_malloc_r+0x9e>
    2612:	425a      	negs	r2, r3
    2614:	50e2      	str	r2, [r4, r3]
    2616:	e008      	b.n	262a <_malloc_r+0x9e>
    2618:	1a21      	subs	r1, r4, r0
    261a:	1c30      	adds	r0, r6, #0
    261c:	f000 f830 	bl	2680 <_sbrk_r>
    2620:	3001      	adds	r0, #1
    2622:	d1ee      	bne.n	2602 <_malloc_r+0x76>
    2624:	230c      	movs	r3, #12
    2626:	6033      	str	r3, [r6, #0]
    2628:	2000      	movs	r0, #0
    262a:	bd70      	pop	{r4, r5, r6, pc}
    262c:	200000d8 	.word	0x200000d8
    2630:	200000d4 	.word	0x200000d4

00002634 <_realloc_r>:
    2634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2636:	1c06      	adds	r6, r0, #0
    2638:	1c0c      	adds	r4, r1, #0
    263a:	1c15      	adds	r5, r2, #0
    263c:	2900      	cmp	r1, #0
    263e:	d104      	bne.n	264a <_realloc_r+0x16>
    2640:	1c11      	adds	r1, r2, #0
    2642:	f7ff ffa3 	bl	258c <_malloc_r>
    2646:	1c04      	adds	r4, r0, #0
    2648:	e018      	b.n	267c <_realloc_r+0x48>
    264a:	2a00      	cmp	r2, #0
    264c:	d103      	bne.n	2656 <_realloc_r+0x22>
    264e:	f7ff ff55 	bl	24fc <_free_r>
    2652:	1c2c      	adds	r4, r5, #0
    2654:	e012      	b.n	267c <_realloc_r+0x48>
    2656:	f000 f82c 	bl	26b2 <_malloc_usable_size_r>
    265a:	42a8      	cmp	r0, r5
    265c:	d20e      	bcs.n	267c <_realloc_r+0x48>
    265e:	1c30      	adds	r0, r6, #0
    2660:	1c29      	adds	r1, r5, #0
    2662:	f7ff ff93 	bl	258c <_malloc_r>
    2666:	1e07      	subs	r7, r0, #0
    2668:	d007      	beq.n	267a <_realloc_r+0x46>
    266a:	1c21      	adds	r1, r4, #0
    266c:	1c2a      	adds	r2, r5, #0
    266e:	f7ff fb19 	bl	1ca4 <memcpy>
    2672:	1c30      	adds	r0, r6, #0
    2674:	1c21      	adds	r1, r4, #0
    2676:	f7ff ff41 	bl	24fc <_free_r>
    267a:	1c3c      	adds	r4, r7, #0
    267c:	1c20      	adds	r0, r4, #0
    267e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002680 <_sbrk_r>:
    2680:	b538      	push	{r3, r4, r5, lr}
    2682:	4c07      	ldr	r4, [pc, #28]	; (26a0 <_sbrk_r+0x20>)
    2684:	2300      	movs	r3, #0
    2686:	1c05      	adds	r5, r0, #0
    2688:	1c08      	adds	r0, r1, #0
    268a:	6023      	str	r3, [r4, #0]
    268c:	f7fe ff96 	bl	15bc <_sbrk>
    2690:	1c43      	adds	r3, r0, #1
    2692:	d103      	bne.n	269c <_sbrk_r+0x1c>
    2694:	6823      	ldr	r3, [r4, #0]
    2696:	2b00      	cmp	r3, #0
    2698:	d000      	beq.n	269c <_sbrk_r+0x1c>
    269a:	602b      	str	r3, [r5, #0]
    269c:	bd38      	pop	{r3, r4, r5, pc}
    269e:	46c0      	nop			; (mov r8, r8)
    26a0:	200001b0 	.word	0x200001b0

000026a4 <strlen>:
    26a4:	2300      	movs	r3, #0
    26a6:	5cc2      	ldrb	r2, [r0, r3]
    26a8:	3301      	adds	r3, #1
    26aa:	2a00      	cmp	r2, #0
    26ac:	d1fb      	bne.n	26a6 <strlen+0x2>
    26ae:	1e58      	subs	r0, r3, #1
    26b0:	4770      	bx	lr

000026b2 <_malloc_usable_size_r>:
    26b2:	3904      	subs	r1, #4
    26b4:	680b      	ldr	r3, [r1, #0]
    26b6:	1f18      	subs	r0, r3, #4
    26b8:	2b00      	cmp	r3, #0
    26ba:	da02      	bge.n	26c2 <_malloc_usable_size_r+0x10>
    26bc:	58c8      	ldr	r0, [r1, r3]
    26be:	181b      	adds	r3, r3, r0
    26c0:	1f18      	subs	r0, r3, #4
    26c2:	4770      	bx	lr
    26c4:	42000800 	.word	0x42000800
    26c8:	42000c00 	.word	0x42000c00
    26cc:	42001000 	.word	0x42001000
    26d0:	42001400 	.word	0x42001400
    26d4:	42001800 	.word	0x42001800
    26d8:	42001c00 	.word	0x42001c00
    26dc:	0a090807 	.word	0x0a090807
    26e0:	00000c0b 	.word	0x00000c0b
    26e4:	42002000 	.word	0x42002000
    26e8:	42002400 	.word	0x42002400
    26ec:	42002800 	.word	0x42002800
    26f0:	42002c00 	.word	0x42002c00
    26f4:	42003000 	.word	0x42003000
    26f8:	42003400 	.word	0x42003400
    26fc:	42003800 	.word	0x42003800
    2700:	42003c00 	.word	0x42003c00
    2704:	14141313 	.word	0x14141313
    2708:	16161515 	.word	0x16161515
    270c:	02000100 	.word	0x02000100
    2710:	08000400 	.word	0x08000400
    2714:	20001000 	.word	0x20001000
    2718:	80004000 	.word	0x80004000
    271c:	00000ee8 	.word	0x00000ee8
    2720:	00000f32 	.word	0x00000f32
    2724:	00000f32 	.word	0x00000f32
    2728:	00000ee2 	.word	0x00000ee2
    272c:	00000ee2 	.word	0x00000ee2
    2730:	00000efe 	.word	0x00000efe
    2734:	00000eee 	.word	0x00000eee
    2738:	00000f04 	.word	0x00000f04
    273c:	00001070 	.word	0x00001070
    2740:	000010c0 	.word	0x000010c0
    2744:	000010c0 	.word	0x000010c0
    2748:	00001050 	.word	0x00001050
    274c:	00001062 	.word	0x00001062
    2750:	0000107e 	.word	0x0000107e
    2754:	00001054 	.word	0x00001054
    2758:	0000108c 	.word	0x0000108c

0000275c <tc_interrupt_vectors.9995>:
    275c:	100f0e0d 14131211 0000002c 352e2524     ........,...$%.5
    276c:	2e252c64 43436435 00000000 2d230043     d,%.5dCC....C.#-
    277c:	00202b30 004c6c68 45676665 30004746     0+ .hlL.efgEFG.0
    278c:	34333231 38373635 43424139 00464544     123456789ABCDEF.
    279c:	33323130 37363534 62613938 66656463     0123456789abcdef
	...

000027ad <_ctype_>:
    27ad:	20202000 20202020 28282020 20282828     .         ((((( 
    27bd:	20202020 20202020 20202020 20202020                     
    27cd:	10108820 10101010 10101010 10101010      ...............
    27dd:	04040410 04040404 10040404 10101010     ................
    27ed:	41411010 41414141 01010101 01010101     ..AAAAAA........
    27fd:	01010101 01010101 01010101 10101010     ................
    280d:	42421010 42424242 02020202 02020202     ..BBBBBB........
    281d:	02020202 02020202 02020202 10101010     ................
    282d:	00000020 00000000 00000000 00000000      ...............
	...

000028b0 <__sf_fake_stdin>:
	...

000028d0 <__sf_fake_stdout>:
	...

000028f0 <__sf_fake_stderr>:
	...

00002910 <_init>:
    2910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2912:	46c0      	nop			; (mov r8, r8)
    2914:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2916:	bc08      	pop	{r3}
    2918:	469e      	mov	lr, r3
    291a:	4770      	bx	lr

0000291c <__init_array_start>:
    291c:	000000cd 	.word	0x000000cd

00002920 <_fini>:
    2920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2922:	46c0      	nop			; (mov r8, r8)
    2924:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2926:	bc08      	pop	{r3}
    2928:	469e      	mov	lr, r3
    292a:	4770      	bx	lr

0000292c <__fini_array_start>:
    292c:	000000a5 	.word	0x000000a5
