* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 31 2020 12:31:30

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top  --package  CM36A  --outdir  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UL1K  

***** Device Info *****
Chip: iCE40UL1K
Package: CM36A
Size: 12 X 14

***** Design Utilization Info *****
Design: top
Used Logic Cell: 1047/1248
Used Logic Tile: 149/156
Used IO Cell:    3/48
Used Bram Cell For iCE40: 3/14
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk
Clock Source: CONSTANT_ONE_NET CONSTANT_ONE_NET 
Clock Driver: OSCInst0 (SB_HFOSC)
Driver Position: (0, 0, 0)
Fanout to FF: 315
Fanout to Tile: 81


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
15|                             
14|   1 1 0 2 8 7 8 8 1 0 0 0   
13|   8 8 0 8 6 8 8 8 8 0 6 1   
12|   6 8 0 8 8 5 7 8 6 0 8 1   
11| 0 6 7 0 8 8 8 8 8 8 0 8 8 7 
10| 5 7 8 0 8 8 8 8 8 8 0 8 5 8 
 9| 1 8 8 0 8 8 7 7 7 8 0 8 7 6 
 8| 6 8 6 0 8 8 8 8 8 8 0 8 8 8 
 7| 8 8 5 0 8 8 8 8 8 8 0 8 8 7 
 6| 7 8 6 0 8 8 7 8 8 8 0 8 8 1 
 5| 8 8 8 0 7 8 8 8 8 7 0 8 7 4 
 4| 3 8 7 0 8 8 8 7 8 8 0 8 8 0 
 3|   6 8 0 8 8 8 8 8 8 0 8 8   
 2|   8 8 0 8 7 8 5 8 8 0 7 1   
 1|   0 2 0 8 8 0 0 4 8 0 5 1   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.03

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     2  1  0  6 21 18 21 19  4  0  0  0    
13|    16 17  0 20 14 20 21 19 20  0 12  4    
12|    17 20  0 19 21 18 15 19 15  0 21  3    
11|  0 17 13  0 17 18 22 20 22 21  0 17 22 14 
10| 18 21 20  0 24 19 22 18 18 22  0 20 18 16 
 9|  4 19 20  0 24 25 18 22 21 16  0 21 16 12 
 8| 12 12 19  0 21 25 20 21 20 21  0 21 11 13 
 7| 12 17 19  0 14 18 18 15 21 19  0 19 20 13 
 6| 11 14 16  0 21 12 21 20 16 21  0 15 11  2 
 5| 12 20 17  0 20 18 16 19 15 13  0 16 16  8 
 4|  6 13 12  0 12 21 21 13 19 21  0 15 15  0 
 3|    16 12  0 14 21 21 21 18 15  0 18 15    
 2|    12 12  0 13 17 16 11 15 15  0 15  4    
 1|     0  6  0 12 12  0  0 11 15  0  8  1    
 0|                                           

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 16.14

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     2  1  0  6 32 28 32 32  4  0  0  0    
13|    16 30  0 30 17 27 29 27 31  0 15  4    
12|    19 28  0 30 30 20 20 29 19  0 29  3    
11|  0 20 20  0 24 30 31 29 30 31  0 27 28 14 
10| 20 26 23  0 29 28 32 27 27 29  0 29 20 23 
 9|  4 30 23  0 27 25 25 27 27 29  0 30 23 12 
 8| 18 24 22  0 30 27 32 30 30 29  0 27 25 26 
 7| 24 32 19  0 21 27 27 27 28 27  0 29 28 21 
 6| 21 24 24  0 32 28 25 24 27 26  0 21 30  2 
 5| 24 32 24  0 24 26 24 30 28 23  0 29 22 12 
 4|  9 24 21  0 24 29 29 25 30 30  0 25 25  0 
 3|    22 24  0 24 29 29 29 27 25  0 32 25    
 2|    24 24  0 24 23 16 14 25 25  0 21  4    
 1|     0  8  0 24 24  0  0 13 25  0 15  1    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 23.68

***** Run Time Info *****
Run Time:  1
