#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 14 14:51:53 2024
# Process ID: 8664
# Current directory: C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11336 C:\Users\Administrator\Desktop\fpga\digital_circuit\MiniRV\MiniRV.xpr
# Log file: C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/vivado.log
# Journal file: C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV\vivado.jou
# Running On: CHINAMI-BNFJJKG, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1774.844 ; gain = 215.578
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/IMMGEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMGEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MiniRVCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/NPC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'clk_in1_n' might have multiple concurrent drivers [C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" Line 1. Module ACTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" Line 1. Module ACTL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.PLL_clk_wiz
Compiling module xil_defaultlib.PLL
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.IMMGEN
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ACTL
Compiling module xil_defaultlib.MUX4_1
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.IROM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.Bridge
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1835.543 ; gain = 47.438
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_miniRV_SoC.tb_cpu.pll_inst.inst.plle2_adv_inst are not same.
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              1890000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2250000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2410000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3250000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3410000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3810000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4290000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              5450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              5610000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6010000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6570000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6730000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              7170000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              7970000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              8170000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              8570000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              9450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              9850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             10730000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             11130000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             11930000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             12330000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             13130000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             13530000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
$finish called at time : 14200 ns : File "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_miniRV_SoC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_miniRV_SoC' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim/irom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_miniRV_SoC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Bridge.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/IMMGEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMGEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MUX4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/MiniRVCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/NPC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/RF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/myCPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_miniRV_SoC_behav xil_defaultlib.tb_miniRV_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'clk_in1_n' might have multiple concurrent drivers [C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv:90]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" Line 1. Module ACTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ALU.sv" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sources_1/new/ACTL.sv" Line 1. Module ACTL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.PLL_clk_wiz
Compiling module xil_defaultlib.PLL
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.IMMGEN
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ACTL
Compiling module xil_defaultlib.MUX4_1
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.IROM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.Bridge
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.tb_miniRV_SoC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miniRV_SoC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_miniRV_SoC_behav -key {Behavioral:sim_1:Functional:tb_miniRV_SoC} -tclbatch {tb_miniRV_SoC.tcl} -view {C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/tb_miniRV_SoC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/tb_miniRV_SoC_behav.wcfg
source tb_miniRV_SoC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_miniRV_SoC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.105 ; gain = 0.000
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance tb_miniRV_SoC.tb_cpu.pll_inst.inst.plle2_adv_inst are not same.
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              1890000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2250000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2410000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              2850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3250000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3410000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              3810000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4290000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              4850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              5450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              5610000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6010000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6570000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              6730000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              7170000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              7970000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              8170000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              8570000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              9450000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time              9850000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             10730000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             11130000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             11930000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             12330000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             13130000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
WARNING in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst at time             13530000 ns: 
Reading from out-of-range address. Max address in tb_miniRV_SoC.tb_cpu.Mem_DRAM.inst is       16383
$finish called at time : 14200 ns : File "C:/Users/Administrator/Desktop/fpga/digital_circuit/MiniRV/MiniRV.srcs/sim_1/new/tb_miniRV_SoC.sv" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 15:04:29 2024...
