LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.aux_package.all;

-------------------------------------
ENTITY top IS
  GENERIC (n : INTEGER := 8);
  PORT (    cin : IN STD_LOGIC;
			sel : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			 X,Y: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
		  result: OUT STD_LOGIC_VECTOR(n downto 0));
END top;
------------- complete the top Architecture code --------------
ARCHITECTURE struct OF top IS
	SIGNAL adderResult : std_logic_vector(n DOWNTO 0);
	SIGNAL bsResultbsResult : std_logic_vector(n-1 DOWNTO 0);
	SIGNAL bsResWithZero : std_logic_vector(n DOWNTO 0);
	
BEGIN
	AddSub:Adder generic map (n=>n) port map (
		cin => cin,
		x => X,		y => Y,
		sel => sel, 
		s => adderResult(n-1 downto 0),
		cout =>adderResult(n)
	);
	Bshifter:BarrelShfter generic map (n=>n,m=>3) port map ( -- we did also Y(m) generic as a Bonus
		x => X,
		yi => Y,
		s =>bsResultbsResult
	);
	bsResWithZero => '0' & bsResultbsResult; -- 0 for the n+1 output we need to send
	OutSel:outputSelector generic map (n=>n) port map ( 
		adderResult => adderResult,
		bsResultbsResult => bsResWithZero, 
		sel =>sel,
		result =>result
	);
	

END struct;

