FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TELLIE_PULSE_MZ";
2"TELLIE_DELAY_MZ";
3"GND\G";
4"SMELLIE_DELAY_MZ";
5"EXT_TRIG<12>";
6"V3P3\G";
7"UNNUSED_MZ<5>";
8"EXT_TRIG<11>";
9"MTCA_MIMIC_TRIG1";
10"GND\G";
11"MTCA_MIMIC_DATA_RDY_MZ";
12"DATA_MZ";
13"CLK_MZ";
14"SPKR_MZ";
15"SMELLIE_PULSE_MZ";
16"UNNUSED_MZ<1>";
17"EXT_TRIG<10>";
18"SCALER4_MZ";
19"SCALER5_MZ";
20"SCALER6_MZ";
21"READ_CNTRL_REG_BIT_MZ";
22"CNTRL_REG_CHK_MZ";
23"TUBII_RT_OUT_MZ";
24"GND\G";
25"EXT_TRIG<5>";
26"EXT_TRIG<4>";
27"EXT_TRIG<3>";
28"EXT_TRIG<2>";
29"UNNUSED_MZ<14>";
30"UNNUSED_MZ<15>";
31"UNNUSED_MZ<13>";
32"UNNUSED_MZ<12>";
33"UNNUSED_MZ<11>";
34"UNNUSED_MZ<10>";
35"UNNUSED_MZ<9>";
36"UNNUSED_MZ<8>";
37"VCC\G";
38"MUX_ENABLE_MZ";
39"LE1_MZ";
40"LE0_MZ";
41"MTCA_MIMIC_TRIG1_MZ";
42"MTCA_MIMIC_TRIG2_MZ";
43"GT_MZ";
44"SYNC_MZ";
45"SYNC24_MZ";
46"V3P3\G";
47"V3P3\G";
48"UNNUSED_MZ<7>";
49"JX1_GUIDE_PIN1";
50"EXT_TRIG<15>";
51"V3P3\G";
52"EXT_TRIG<13>";
53"EXT_TRIG<14>";
54"EXT_TRIG<8>";
55"EXT_TRIG<9>";
56"VCC\G";
57"LE2_MZ";
58"GENERIC_DELAY_IN_MZ";
59"TELLIE_PRE_DELAY_MZ";
60"SMELLIE_PRE_DELAY_MZ";
61"CNTRL_RDY_MZ";
62"VCC\G";
63"GPIO2";
64"GPIO0";
65"I2C_SCL";
66"JX2_SE_1";
67"I2C_SDA";
68"JTAG_TMS";
69"JTAG_TCK";
70"PWR_EN";
71"VCCIO_EN_O";
72"INIT#";
73"PWR_GOOD";
74"JX2_SE_0";
75"JX1_SE_0";
76"VBAT";
77"JTAG_TDO";
78"V3P3\G";
79"GND\G";
80"JX1_SE_1";
81"FPGA_DONE";
82"CARRIER_SRST#";
83"JTAG_TDI";
84"SYNC";
85"VCC\G";
86"UNNUSED_MZ<3>";
87"DATA";
88"MTCA_MIMIC_DATA_RDY";
89"CLK";
90"UNNUSED_MZ<6>";
91"UNNUSED_MZ<4>";
92"UNNUSED_MZ<2>";
93"GND\G";
94"SYNC24";
95"GT";
96"MTCA_MIMIC_TRIG2";
97"V3P3\G";
98"V3P3\G";
99"UNNUSED_MZ<0>";
100"SPKR";
101"GND\G";
102"GND\G";
103"GND\G";
104"JX1_GUIDE_PIN2";
105"CNTRL_REG_CHK";
106"TUBII_RT_OUT";
107"VCC\G";
108"SCALER<6>";
109"READ_CNTRL_REG_BIT";
110"SCALER<5>";
111"SCALER<4>";
112"EXT_TRIG<0>";
113"JX2_GUIDE_PIN1";
114"V3P3\G";
115"VCC\G";
116"EXT_TRIG<1>";
117"V3P3\G";
118"V3P3\G";
119"UN$1$BSS138$I128$1";
120"V3P3\G";
121"GND\G";
122"UN$1$BSS138$I123$3";
123"V3P3";
124"VCC\G";
125"VCC\G";
126"VCC\G";
127"UN$1$RSMD0805$I125$B";
128"JX2_GUIDE_PIN2";
129"V3P3\G";
130"V3P3\G";
131"GND\G";
132"VCC\G";
133"VCC\G";
134"VCC\G";
135"UN$1$LEDL$I102$A";
136"SMELLIE_DELAY";
137"TELLIE_DELAY";
138"SMELLIE_PULSE";
139"TELLIE_PULSE";
140"CNTRL_RDY";
141"MUX_ENABLE";
142"LE<2>";
143"LE<1>";
144"LE<0>";
145"RESET_CLK";
146"CLOCKS_DATA_RDY";
147"GENERIC_DELAY_OUT";
148"GENERIC_PULSE";
149"CAEN_DATA_RDY";
150"GND\G";
151"V3P3\G";
152"GND\G";
153"V3P3\G";
154"GND\G";
155"TELLIE_PRE_DELAY";
156"SMELLIE_PRE_DELAY";
157"GENERIC_DELAY_IN";
158"GND\G";
159"GND\G";
160"MZ_HAPPY";
161"EXT_TRIG<6>";
162"EXT_TRIG<7>";
163"GPIO4";
164"GND\G";
165"GPIO5";
166"GPIO3";
167"GPIO1";
168"GND\G";
169"BCKP_CLK_IN_USE";
170"CAEN_DATA_RDY_MZ";
171"CLK100_IN";
172"RESET_CLK_MZ";
173"CLK100_IN_MZ";
174"BCKP_CLK_IN_USE_MZ";
175"GENERIC_PULSE_MZ";
176"GENERIC_DELAY_OUT_MZ";
177"CLOCKS_DATA_RDY_MZ";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"49;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"48;
"82"
$PN"82"90;
"80"
$PN"80"6;
"76"
$PN"76"7;
"78"
$PN"78"6;
"74"
$PN"74"91;
"72"
$PN"72"3;
"70"
$PN"70"86;
"66"
$PN"66"3;
"68"
$PN"68"92;
"64"
$PN"64"16;
"62"
$PN"62"99;
"60"
$PN"60"85;
"58"
$PN"58"85;
"56"
$PN"56"0;
"52"
$PN"52"3;
"50"
$PN"50"2;
"54"
$PN"54"4;
"48"
$PN"48"15;
"46"
$PN"46"3;
"42"
$PN"42"14;
"40"
$PN"40"3;
"44"
$PN"44"1;
"38"
$PN"38"13;
"36"
$PN"36"12;
"34"
$PN"34"3;
"32"
$PN"32"11;
"30"
$PN"30"41;
"28"
$PN"28"3;
"26"
$PN"26"42;
"24"
$PN"24"43;
"22"
$PN"22"3;
"20"
$PN"20"44;
"18"
$PN"18"45;
"16"
$PN"16"3;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"80;
"8"
$PN"8"81;
"6"
$PN"6"82;
"4"
$PN"4"83;
"2"
$PN"2"68;
"101"
$PN"101"104;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"50;
"81"
$PN"81"5;
"79"
$PN"79"51;
"75"
$PN"75"52;
"77"
$PN"77"3;
"73"
$PN"73"53;
"71"
$PN"71"3;
"69"
$PN"69"8;
"65"
$PN"65"3;
"67"
$PN"67"54;
"63"
$PN"63"55;
"61"
$PN"61"17;
"59"
$PN"59"56;
"57"
$PN"57"56;
"55"
$PN"55"38;
"51"
$PN"51"3;
"49"
$PN"49"39;
"53"
$PN"53"57;
"47"
$PN"47"40;
"45"
$PN"45"3;
"41"
$PN"41"0;
"39"
$PN"39"3;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"3;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"3;
"25"
$PN"25"0;
"23"
$PN"23"58;
"21"
$PN"21"3;
"19"
$PN"19"59;
"15"
$PN"15"3;
"17"
$PN"17"60;
"13"
$PN"13"0;
"9"
$PN"9"75;
"11"
$PN"11"0;
"5"
$PN"5"70;
"7"
$PN"7"76;
"3"
$PN"3"77;
"1"
$PN"1"69;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"135;
"B\NAC"
$PN"1"24;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
$LOCATION"R367"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"135;
"B<0>"
$PN"2"160;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"46;
"GND"
$PN"7"93;
"Y6"
$PN"12"0;
"Y5"
$PN"10"42;
"Y4"
$PN"8"41;
"Y3"
$PN"6"43;
"Y2"
$PN"4"44;
"Y1"
$PN"2"45;
"A6"
$PN"13"96;
"A5"
$PN"11"96;
"A4"
$PN"9"9;
"A3"
$PN"5"95;
"A2"
$PN"3"84;
"A1"
$PN"1"94;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"94;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"84;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"95;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"96;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"45;
"B<0>"
$PN"2"47;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
$LOCATION"R141"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"44;
"B<0>"
$PN"2"47;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
$LOCATION"R142"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"43;
"B<0>"
$PN"2"47;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
$LOCATION"R143"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"42;
"B<0>"
$PN"2"47;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
$LOCATION"R144"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"47;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C203"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"46;
"A<0>"
$PN"1"93;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"123;
"GND"
$PN"7"103;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"174;
"Y1"
$PN"2"173;
"A6"
$PN"13"168;
"A5"
$PN"11"168;
"A4"
$PN"9"168;
"A3"
$PN"5"168;
"A2"
$PN"3"171;
"A1"
$PN"1"169;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"169;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"171;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C206"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"103;
"A<0>"
$PN"1"123;
%"BSS138"
"1","(1475,4450)","0","transistors","I123";
;
$LOCATION"U219"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"71;
"2"
$PN"2"150;
"3"
$PN"3"122;
%"SIP_HEADER_2PIN"
"1","(2000,4625)","0","misc","I124";
;
$LOCATION"U220"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc"
CDS_LOCATION"U220"
$SEC"1"
CDS_SEC"1";
"2 \B"
$PN"2"126;
"1 \B"
$PN"1"127;
%"RSMD0805"
"1","(1700,4650)","0","resistors","I125";
;
VALUE"NS"
$LOCATION"R422"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R422"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"127;
%"RSMD0805"
"1","(1700,4500)","0","resistors","I126";
;
VALUE"NS"
$LOCATION"R423"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R423"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"122;
"B<0>"
$PN"2"150;
%"RSMD0805"
"1","(1100,4300)","0","resistors","I127";
;
VALUE"4K"
$LOCATION"R421"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"150;
%"BSS138"
"1","(-1985,4510)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"119;
"2"
$PN"2"79;
"3"
$PN"3"70;
%"RSMD0805"
"1","(-2225,4700)","0","resistors","I129";
;
VALUE"NS"
$LOCATION"R420"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"78;
"B<0>"
$PN"2"70;
%"RSMD0805"
"1","(-2550,4500)","0","resistors","I130";
;
$LOCATION"R418"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"119;
%"RSMD0805"
"1","(-2375,4350)","1","resistors","I131";
;
VALUE"4K"
$LOCATION"R419"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"79;
"B<0>"
$PN"2"119;
%"CSMD0805"
"1","(-2250,4350)","1","capacitors","I132";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
$LOCATION"C217"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"119;
"A<0>"
$PN"1"79;
%"TESTPOINT_L"
"1","(875,4075)","0","misc","I133";
;
$LOCATION"TP53"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"71;
%"TESTPOINT_L"
"1","(-1675,4675)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"70;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"97;
"GND"
$PN"7"10;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"100;
"Y3"
$PN"6"89;
"Y2"
$PN"4"87;
"Y1"
$PN"2"88;
"A6"
$PN"13"102;
"A5"
$PN"11"102;
"A4"
$PN"9"14;
"A3"
$PN"5"13;
"A2"
$PN"3"12;
"A1"
$PN"1"11;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"98;
"GND"
$PN"7"101;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"136;
"Y3"
$PN"6"137;
"Y2"
$PN"4"138;
"Y1"
$PN"2"139;
"A6"
$PN"13"154;
"A5"
$PN"11"154;
"A4"
$PN"9"4;
"A3"
$PN"5"2;
"A2"
$PN"3"15;
"A1"
$PN"1"1;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"88;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"87;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"89;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"100;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"139;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"138;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"137;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"136;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
$LOCATION"C218"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"10;
"A<0>"
$PN"1"97;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C219"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"101;
"A<0>"
$PN"1"98;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
VALUE"4K"
$LOCATION"R431"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"139;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
VALUE"4K"
$LOCATION"R430"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"138;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
VALUE"4K"
$LOCATION"R428"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"137;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
VALUE"4K"
$LOCATION"R426"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"136;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
VALUE"4K"
$LOCATION"R429"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"88;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
VALUE"4K"
$LOCATION"R427"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"87;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
VALUE"4K"
$LOCATION"R425"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"89;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
VALUE"4K"
$LOCATION"R424"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"100;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"151;
"GND"
$PN"7"164;
"Y6"
$PN"12"0;
"Y5"
$PN"10"145;
"Y4"
$PN"8"146;
"Y3"
$PN"6"147;
"Y2"
$PN"4"148;
"Y1"
$PN"2"149;
"A6"
$PN"13"0;
"A5"
$PN"11"172;
"A4"
$PN"9"177;
"A3"
$PN"5"176;
"A2"
$PN"3"175;
"A1"
$PN"1"170;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"149;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"148;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"147;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"146;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"145;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C220"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"151;
"A<0>"
$PN"1"164;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
VALUE"4K"
$LOCATION"R436"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"145;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
VALUE"4K"
$LOCATION"R435"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"146;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
VALUE"4K"
$LOCATION"R434"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"147;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
VALUE"4K"
$LOCATION"R433"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"148;
"B<0>"
$PN"2"125;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
VALUE"4K"
$LOCATION"R432"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"149;
"B<0>"
$PN"2"125;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"130;
"GND"
$PN"7"131;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"58;
"Y2"
$PN"4"59;
"Y1"
$PN"2"60;
"A6"
$PN"13"158;
"A5"
$PN"11"158;
"A4"
$PN"9"158;
"A3"
$PN"5"157;
"A2"
$PN"3"155;
"A1"
$PN"1"156;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C221"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"130;
"A<0>"
$PN"1"131;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"156;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"155;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"157;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"153;
"GND"
$PN"7"152;
"Y6"
$PN"12"0;
"Y5"
$PN"10"140;
"Y4"
$PN"8"141;
"Y3"
$PN"6"142;
"Y2"
$PN"4"143;
"Y1"
$PN"2"144;
"A6"
$PN"13"159;
"A5"
$PN"11"61;
"A4"
$PN"9"38;
"A3"
$PN"5"57;
"A2"
$PN"3"39;
"A1"
$PN"1"40;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"144;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"143;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"142;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"141;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
VALUE"4K"
$LOCATION"R437"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"118;
"B<0>"
$PN"2"58;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
VALUE"4K"
$LOCATION"R438"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"118;
"B<0>"
$PN"2"59;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
VALUE"4K"
$LOCATION"R439"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"118;
"B<0>"
$PN"2"60;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
VALUE"4K"
$LOCATION"R443"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"144;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
VALUE"4K"
$LOCATION"R442"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"143;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
VALUE"4K"
$LOCATION"R440"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"141;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
VALUE"4K"
$LOCATION"R441"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"142;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
$LOCATION"C222"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"153;
"A<0>"
$PN"1"152;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"140;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
VALUE"4K"
$LOCATION"R444"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"140;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"120;
"GND"
$PN"7"121;
"Y6"
$PN"12"106;
"Y5"
$PN"10"22;
"Y4"
$PN"8"109;
"Y3"
$PN"6"110;
"Y2"
$PN"4"108;
"Y1"
$PN"2"111;
"A6"
$PN"13"23;
"A5"
$PN"11"105;
"A4"
$PN"9"21;
"A3"
$PN"5"20;
"A2"
$PN"3"19;
"A1"
$PN"1"18;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"105;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"111;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"110;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"108;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"109;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"106;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C223"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"121;
"A<0>"
$PN"1"120;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
VALUE"4K"
$LOCATION"R445"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"114;
"B<0>"
$PN"2"22;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
VALUE"4K"
$LOCATION"R448"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"111;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
VALUE"4K"
$LOCATION"R450"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"108;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
VALUE"4K"
$LOCATION"R446"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"110;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
VALUE"4K"
$LOCATION"R449"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"109;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
VALUE"4K"
$LOCATION"R447"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"107;
"B<0>"
$PN"2"106;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"99;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"92;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"91;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"90;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I214";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"68;
%"TESTPOINT_L"
"1","(-2850,3800)","2","misc","I215";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"83;
%"TESTPOINT_L"
"1","(-2850,3750)","2","misc","I216";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"82;
%"TESTPOINT_L"
"1","(-2850,3700)","2","misc","I217";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"81;
%"TESTPOINT_L"
"1","(-2850,3650)","2","misc","I218";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"80;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I219";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"69;
%"TESTPOINT_L"
"1","(-600,3800)","0","misc","I220";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"77;
%"TESTPOINT_L"
"1","(-600,3700)","0","misc","I221";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"76;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I222";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"75;
%"TESTPOINT_L"
"1","(2550,3550)","0","misc","I223";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"74;
%"TESTPOINT_L"
"1","(2550,3600)","0","misc","I224";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"73;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I225";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"72;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I226";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"65;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"67;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"66;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"113;
"100"
$PN"100"0;
"96"
$PN"96"24;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"24;
"88"
$PN"88"0;
"84"
$PN"84"112;
"82"
$PN"82"116;
"80"
$PN"80"117;
"76"
$PN"76"28;
"78"
$PN"78"117;
"74"
$PN"74"27;
"72"
$PN"72"24;
"70"
$PN"70"26;
"66"
$PN"66"24;
"68"
$PN"68"25;
"64"
$PN"64"161;
"62"
$PN"62"162;
"60"
$PN"60"37;
"58"
$PN"58"37;
"56"
$PN"56"0;
"52"
$PN"52"24;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"24;
"42"
$PN"42"0;
"40"
$PN"40"24;
"44"
$PN"44"0;
"38"
$PN"38"61;
"36"
$PN"36"21;
"34"
$PN"34"24;
"32"
$PN"32"22;
"30"
$PN"30"20;
"28"
$PN"28"24;
"26"
$PN"26"19;
"24"
$PN"24"18;
"22"
$PN"22"24;
"20"
$PN"20"23;
"18"
$PN"18"160;
"16"
$PN"16"24;
"14"
$PN"14"66;
"12"
$PN"12"62;
"10"
$PN"10"71;
"8"
$PN"8"165;
"6"
$PN"6"166;
"4"
$PN"4"167;
"2"
$PN"2"67;
"101"
$PN"101"128;
"99"
$PN"99"0;
"95"
$PN"95"24;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"24;
"87"
$PN"87"0;
"83"
$PN"83"30;
"81"
$PN"81"29;
"79"
$PN"79"129;
"75"
$PN"75"31;
"77"
$PN"77"24;
"73"
$PN"73"32;
"71"
$PN"71"24;
"69"
$PN"69"33;
"65"
$PN"65"24;
"67"
$PN"67"34;
"63"
$PN"63"35;
"61"
$PN"61"36;
"59"
$PN"59"124;
"57"
$PN"57"124;
"55"
$PN"55"0;
"51"
$PN"51"24;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"172;
"45"
$PN"45"24;
"41"
$PN"41"174;
"39"
$PN"39"24;
"43"
$PN"43"173;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"24;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"24;
"25"
$PN"25"177;
"23"
$PN"23"176;
"21"
$PN"21"24;
"19"
$PN"19"175;
"15"
$PN"15"24;
"17"
$PN"17"170;
"13"
$PN"13"74;
"9"
$PN"9"72;
"11"
$PN"11"73;
"5"
$PN"5"63;
"7"
$PN"7"163;
"3"
$PN"3"64;
"1"
$PN"1"65;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"162;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"161;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"116;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"112;
END.
