# Design-and-FPGA-implementation-of-8-bit-Vedic-Multiplier-using-Verilog-HDL
