$date
  Sun Oct 01 18:00:12 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! input[0:3] $end
$var reg 2 " control[1:0] $end
$var reg 1 # output $end
$scope module uut $end
$var reg 1 $ b0 $end
$var reg 1 % b1 $end
$var reg 1 & b2 $end
$var reg 1 ' b3 $end
$var reg 1 ( s0 $end
$var reg 1 ) s1 $end
$var reg 1 * y0 $end
$var reg 1 + u0 $end
$var reg 1 , u1 $end
$scope module mux0 $end
$var reg 1 - a0 $end
$var reg 1 . a1 $end
$var reg 1 / s $end
$var reg 1 0 y $end
$upscope $end
$scope module mux1 $end
$var reg 1 1 a0 $end
$var reg 1 2 a1 $end
$var reg 1 3 s $end
$var reg 1 4 y $end
$upscope $end
$scope module mux2 $end
$var reg 1 5 a0 $end
$var reg 1 6 a1 $end
$var reg 1 7 s $end
$var reg 1 8 y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00 "
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
#100000000
b1010 !
1#
1$
1&
1*
1+
1,
1-
10
11
14
15
16
18
#110000000
b01 "
0#
1(
0*
0+
0,
1/
00
13
04
05
06
08
#120000000
b10 "
1#
0(
1)
1*
1+
1,
0/
10
03
14
15
16
17
18
#130000000
b11 "
0#
1(
0*
0+
0,
1/
00
13
04
05
06
08
#140000000
