OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/berkkilic/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/semi_cpu_top/runs/RUN_2025.06.08_12.07.18/tmp/routing/18-global.odb'…
Reading design constraints file at '/openlane/designs/semi_cpu_top/src/semi_cpu_top.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/designs/semi_cpu_top/src/semi_cpu_top.sdc
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _76_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _76_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _76_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.32    0.54 ^ _76_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[6] (net)
                  0.06    0.00    0.54 ^ _60_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.60 v _60_/X (sky130_fd_sc_hd__xor2_1)
                                         _06_ (net)
                  0.03    0.00    0.60 v _76_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _76_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.02    0.06    0.36    0.58 v _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.06    0.00    0.58 v _47_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.04    0.62 ^ _47_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.02    0.00    0.62 ^ _70_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _78_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _78_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _78_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.33    0.55 ^ _78_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[8] (net)
                  0.06    0.00    0.55 ^ _66_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.61 v _66_/X (sky130_fd_sc_hd__xor2_1)
                                         _08_ (net)
                  0.03    0.00    0.61 v _78_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _78_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _73_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _73_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _73_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.31    0.53 ^ _73_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[3] (net)
                  0.05    0.00    0.53 ^ _54_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.04    0.57 v _54_/Y (sky130_fd_sc_hd__nor2_2)
                                         _23_ (net)
                  0.02    0.00    0.57 v _55_/B (sky130_fd_sc_hd__nor2_2)
     2    0.00    0.06    0.06    0.63 ^ _55_/Y (sky130_fd_sc_hd__nor2_2)
                                         _03_ (net)
                  0.06    0.00    0.63 ^ _73_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _73_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _72_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _72_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _72_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.07    0.34    0.56 ^ _72_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[2] (net)
                  0.07    0.00    0.56 ^ _50_/B1 (sky130_fd_sc_hd__a21oi_4)
     1    0.00    0.03    0.03    0.59 v _50_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _20_ (net)
                  0.03    0.00    0.59 v _51_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.64 ^ _51_/Y (sky130_fd_sc_hd__nor2_2)
                                         _02_ (net)
                  0.05    0.00    0.64 ^ _72_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _72_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _75_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _75_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _75_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.07    0.33    0.55 ^ _75_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[5] (net)
                  0.07    0.00    0.55 ^ _58_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.03    0.58 v _58_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _25_ (net)
                  0.02    0.00    0.58 v _59_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.64 ^ _59_/Y (sky130_fd_sc_hd__nor2_1)
                                         _05_ (net)
                  0.06    0.00    0.64 ^ _75_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _75_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.08    0.36    0.58 ^ _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.08    0.00    0.58 ^ _48_/B (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.03    0.06    0.64 v _48_/X (sky130_fd_sc_hd__xor2_2)
                                         _01_ (net)
                  0.03    0.00    0.64 v _71_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _74_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _74_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _74_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.02    0.07    0.36    0.58 ^ _74_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[4] (net)
                  0.07    0.00    0.58 ^ _56_/A (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.03    0.06    0.64 v _56_/X (sky130_fd_sc_hd__xor2_2)
                                         _04_ (net)
                  0.03    0.00    0.64 v _74_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _74_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.53 ^ _77_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_inst.clk_div[7] (net)
                  0.05    0.00    0.53 ^ _63_/B1 (sky130_fd_sc_hd__a41o_1)
     1    0.00    0.03    0.08    0.60 ^ _63_/X (sky130_fd_sc_hd__a41o_1)
                                         _28_ (net)
                  0.03    0.00    0.60 ^ _64_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.11    0.71 ^ _64_/X (sky130_fd_sc_hd__and2b_1)
                                         _29_ (net)
                  0.04    0.00    0.71 ^ _65_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.78 ^ _65_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.03    0.00    0.78 ^ _77_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



worst slack corner Typical: 0.4213
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.03    0.09    0.37    0.60 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.09    0.00    0.60 ^ _52_/A (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.17    0.76 ^ _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.05    0.00    0.76 ^ _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.08    0.14    0.91 ^ _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.08    0.00    0.91 ^ _62_/C (sky130_fd_sc_hd__and4_2)
     2    0.01    0.07    0.23    1.14 ^ _62_/X (sky130_fd_sc_hd__and4_2)
                                         _27_ (net)
                  0.07    0.00    1.14 ^ _64_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.17    1.31 v _64_/X (sky130_fd_sc_hd__and2b_1)
                                         _29_ (net)
                  0.03    0.00    1.31 v _65_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.38 v _65_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    1.38 v _77_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.38   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.22   clock reconvergence pessimism
                         -0.10   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _78_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.05    0.35    0.57 v _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.05    0.00    0.57 v _52_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.17    0.74 v _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.04    0.00    0.74 v _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.05    0.15    0.89 v _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.05    0.00    0.89 v _62_/C (sky130_fd_sc_hd__and4_2)
     2    0.01    0.05    0.23    1.12 v _62_/X (sky130_fd_sc_hd__and4_2)
                                         _27_ (net)
                  0.05    0.00    1.12 v _66_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.13    1.25 v _66_/X (sky130_fd_sc_hd__xor2_1)
                                         _08_ (net)
                  0.04    0.00    1.25 v _78_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _78_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _76_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.05    0.35    0.57 v _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.05    0.00    0.57 v _52_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.17    0.74 v _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.04    0.00    0.74 v _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.05    0.15    0.89 v _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.05    0.00    0.89 v _57_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.05    0.22    1.11 v _57_/X (sky130_fd_sc_hd__and3_2)
                                         _24_ (net)
                  0.05    0.00    1.11 v _60_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.04    0.13    1.24 v _60_/X (sky130_fd_sc_hd__xor2_1)
                                         _06_ (net)
                  0.04    0.00    1.24 v _76_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.24   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _76_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _75_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.05    0.35    0.57 v _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.05    0.00    0.57 v _52_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.17    0.74 v _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.04    0.00    0.74 v _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.05    0.15    0.89 v _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.05    0.00    0.89 v _57_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.05    0.22    1.11 v _57_/X (sky130_fd_sc_hd__and3_2)
                                         _24_ (net)
                  0.05    0.00    1.11 v _59_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    1.19 ^ _59_/Y (sky130_fd_sc_hd__nor2_1)
                                         _05_ (net)
                  0.06    0.00    1.19 ^ _75_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.19   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _75_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.22   clock reconvergence pessimism
                         -0.06   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -1.19   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _74_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.05    0.35    0.57 v _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.05    0.00    0.57 v _52_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.17    0.74 v _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.04    0.00    0.74 v _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.05    0.15    0.89 v _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.05    0.00    0.89 v _56_/B (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.04    0.13    1.02 v _56_/X (sky130_fd_sc_hd__xor2_2)
                                         _04_ (net)
                  0.04    0.00    1.02 v _74_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.02   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _74_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  9.09   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _73_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.03    0.09    0.37    0.60 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.09    0.00    0.60 ^ _52_/A (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.17    0.76 ^ _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.05    0.00    0.76 ^ _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.08    0.14    0.91 ^ _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.08    0.00    0.91 ^ _55_/A (sky130_fd_sc_hd__nor2_2)
     2    0.00    0.03    0.04    0.95 v _55_/Y (sky130_fd_sc_hd__nor2_2)
                                         _03_ (net)
                  0.03    0.00    0.95 v _73_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _73_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _72_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.03    0.09    0.37    0.60 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.09    0.00    0.60 ^ _49_/A (sky130_fd_sc_hd__and3_1)
     2    0.01    0.11    0.20    0.79 ^ _49_/X (sky130_fd_sc_hd__and3_1)
                                         _19_ (net)
                  0.11    0.00    0.79 ^ _51_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.05    0.84 v _51_/Y (sky130_fd_sc_hd__nor2_2)
                                         _02_ (net)
                  0.03    0.00    0.84 v _72_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.84   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _72_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.02    0.06    0.36    0.58 v _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.06    0.00    0.58 v _48_/A (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.04    0.16    0.74 v _48_/X (sky130_fd_sc_hd__xor2_2)
                                         _01_ (net)
                  0.04    0.00    0.74 v _71_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.37   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.03    0.09    0.37    0.60 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.09    0.00    0.60 ^ _47_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.03    0.62 v _47_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.02    0.00    0.62 v _70_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.10   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.49   slack (MET)



worst slack corner Typical: 8.7349
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.03    0.09    0.37    0.60 ^ _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.09    0.00    0.60 ^ _52_/A (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.17    0.76 ^ _52_/X (sky130_fd_sc_hd__and4_1)
                                         _21_ (net)
                  0.05    0.00    0.76 ^ _53_/A (sky130_fd_sc_hd__buf_4)
     7    0.02    0.08    0.14    0.91 ^ _53_/X (sky130_fd_sc_hd__buf_4)
                                         _22_ (net)
                  0.08    0.00    0.91 ^ _62_/C (sky130_fd_sc_hd__and4_2)
     2    0.01    0.07    0.23    1.14 ^ _62_/X (sky130_fd_sc_hd__and4_2)
                                         _27_ (net)
                  0.07    0.00    1.14 ^ _64_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.17    1.31 v _64_/X (sky130_fd_sc_hd__and2b_1)
                                         _29_ (net)
                  0.03    0.00    1.31 v _65_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.38 v _65_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    1.38 v _77_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.38   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11   10.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.22   clock reconvergence pessimism
                         -0.10   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 80 unannotated drivers.
 clk
 control
 reset
 _31_/X
 _32_/X
 _33_/Y
 _34_/X
 _35_/X
 _36_/X
 _37_/X
 _38_/Y
 _39_/X
 _40_/X
 _41_/X
 _42_/X
 _43_/X
 _44_/X
 _45_/Y
 _46_/Y
 _47_/Y
 _48_/X
 _49_/X
 _50_/Y
 _51_/Y
 _52_/X
 _53_/X
 _54_/Y
 _55_/Y
 _56_/X
 _57_/X
 _58_/Y
 _59_/Y
 _60_/X
 _61_/X
 _62_/X
 _63_/X
 _64_/X
 _65_/X
 _66_/X
 _67_/X
 _68_/Y
 _69_/Y
 _70_/Q
 _71_/Q
 _72_/Q
 _73_/Q
 _74_/Q
 _75_/Q
 _76_/Q
 _77_/Q
 _78_/Q
 _79_/Q
 _80_/Q
 _81_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 clkload0/Y
 output1/X
 output2/X
 output3/X
 output4/X
 output5/X
 output6/X
 output7/X
 output8/X
 semi_cpu_top_10/HI
 semi_cpu_top_10/LO
 semi_cpu_top_11/HI
 semi_cpu_top_11/LO
 semi_cpu_top_12/HI
 semi_cpu_top_12/LO
 semi_cpu_top_13/HI
 semi_cpu_top_13/LO
 semi_cpu_top_14/HI
 semi_cpu_top_14/LO
 semi_cpu_top_15/HI
 semi_cpu_top_15/LO
 semi_cpu_top_9/HI
 semi_cpu_top_9/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 input ports missing set_input_delay.
  control
  reset
Warning: There are 3 unclocked register/latch pins.
  _79_/CLK
  _80_/CLK
  _81_/CLK
Warning: There are 18 unconstrained endpoints.
  an[0]
  an[1]
  an[2]
  an[3]
  an[4]
  an[5]
  an[6]
  an[7]
  seg[0]
  seg[1]
  seg[2]
  seg[3]
  seg[4]
  seg[5]
  seg[6]
  _79_/D
  _80_/D
  _81_/D
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.53e-05   0.00e+00   1.04e-10   3.53e-05  35.5%
Combinational          0.00e+00   0.00e+00   1.73e-10   1.73e-10   0.0%
Clock                  5.20e-05   1.21e-05   4.58e-10   6.41e-05  64.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.72e-05   1.21e-05   7.35e-10   9.94e-05 100.0%
                          87.8%      12.2%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
   0.22 source latency _70_/CLK ^
  -0.22 target latency _73_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 8.73

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.42
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 1304 u^2 4% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
