statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     269.8606
gpu_ipc_2 =      76.6292
gpu_ipc_3 =     227.2425
gpu_tot_sim_cycle_stream_1 = 393723
gpu_tot_sim_cycle_stream_2 = 393722
gpu_tot_sim_cycle_stream_3 = 393723
gpu_sim_insn_1 = 106250336
gpu_sim_insn_2 = 30170592
gpu_sim_insn_3 = 89470608
gpu_sim_cycle = 393724
gpu_sim_insn = 225891536
gpu_ipc =     573.7307
gpu_tot_sim_cycle = 393724
gpu_tot_sim_insn = 225891536
gpu_tot_ipc =     573.7307
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2310269
gpu_stall_icnt2sh    = 540871
gpu_total_sim_rate=236041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3716172
	L1I_total_cache_misses = 7443
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8420, Miss = 8420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364238
	L1D_cache_core[1]: Access = 9148, Miss = 9148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 357101
	L1D_cache_core[2]: Access = 8349, Miss = 8349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 365683
	L1D_cache_core[3]: Access = 8738, Miss = 8738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360691
	L1D_cache_core[4]: Access = 8786, Miss = 8786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360832
	L1D_cache_core[5]: Access = 8174, Miss = 8174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 368764
	L1D_cache_core[6]: Access = 8471, Miss = 8471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364531
	L1D_cache_core[7]: Access = 8565, Miss = 8565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364461
	L1D_cache_core[8]: Access = 8829, Miss = 8829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 359775
	L1D_cache_core[9]: Access = 8399, Miss = 8399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364146
	L1D_cache_core[10]: Access = 8492, Miss = 8492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366743
	L1D_cache_core[11]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367218
	L1D_cache_core[12]: Access = 8452, Miss = 8452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364137
	L1D_cache_core[13]: Access = 8546, Miss = 8546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360121
	L1D_cache_core[14]: Access = 8342, Miss = 8342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364192
	L1D_cache_core[15]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363190
	L1D_cache_core[16]: Access = 8497, Miss = 8497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361381
	L1D_cache_core[17]: Access = 8300, Miss = 8300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366917
	L1D_cache_core[18]: Access = 8249, Miss = 8249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364173
	L1D_cache_core[19]: Access = 8444, Miss = 8444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 365278
	L1D_cache_core[20]: Access = 3625, Miss = 3625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5862
	L1D_cache_core[21]: Access = 4205, Miss = 4205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3693
	L1D_cache_core[22]: Access = 3196, Miss = 3196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7513
	L1D_cache_core[23]: Access = 3460, Miss = 3460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4454
	L1D_cache_core[24]: Access = 2950, Miss = 2950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9693
	L1D_cache_core[25]: Access = 3196, Miss = 3196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7874
	L1D_cache_core[26]: Access = 4038, Miss = 4038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3591
	L1D_cache_core[27]: Access = 4420, Miss = 4420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[28]: Access = 3308, Miss = 3308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8120
	L1D_cache_core[29]: Access = 3693, Miss = 3693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4145
	L1D_cache_core[30]: Access = 3997, Miss = 3997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4275
	L1D_cache_core[31]: Access = 2795, Miss = 2795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10053
	L1D_cache_core[32]: Access = 4454, Miss = 4454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2591
	L1D_cache_core[33]: Access = 3561, Miss = 3561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4615
	L1D_cache_core[34]: Access = 2619, Miss = 2619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10966
	L1D_cache_core[35]: Access = 3441, Miss = 3441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8762
	L1D_cache_core[36]: Access = 3353, Miss = 3353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176
	L1D_cache_core[37]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9105
	L1D_cache_core[38]: Access = 3624, Miss = 3624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6300
	L1D_cache_core[39]: Access = 4138, Miss = 4138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[40]: Access = 16467, Miss = 9228, Miss_rate = 0.560, Pending_hits = 499, Reservation_fails = 239736
	L1D_cache_core[41]: Access = 15448, Miss = 8656, Miss_rate = 0.560, Pending_hits = 576, Reservation_fails = 234096
	L1D_cache_core[42]: Access = 16809, Miss = 8869, Miss_rate = 0.528, Pending_hits = 295, Reservation_fails = 238130
	L1D_cache_core[43]: Access = 16109, Miss = 9006, Miss_rate = 0.559, Pending_hits = 427, Reservation_fails = 250947
	L1D_cache_core[44]: Access = 17257, Miss = 9574, Miss_rate = 0.555, Pending_hits = 63, Reservation_fails = 239063
	L1D_cache_core[45]: Access = 16939, Miss = 9394, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 250496
	L1D_cache_core[46]: Access = 16590, Miss = 9199, Miss_rate = 0.554, Pending_hits = 15, Reservation_fails = 264378
	L1D_cache_core[47]: Access = 16645, Miss = 9245, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 246294
	L1D_cache_core[48]: Access = 17049, Miss = 9450, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 241316
	L1D_cache_core[49]: Access = 16910, Miss = 9062, Miss_rate = 0.536, Pending_hits = 109, Reservation_fails = 249615
	L1D_cache_core[50]: Access = 16603, Miss = 8509, Miss_rate = 0.512, Pending_hits = 404, Reservation_fails = 230445
	L1D_cache_core[51]: Access = 16121, Miss = 9017, Miss_rate = 0.559, Pending_hits = 376, Reservation_fails = 240681
	L1D_cache_core[52]: Access = 16179, Miss = 8980, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 249572
	L1D_cache_core[53]: Access = 16808, Miss = 9329, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 250024
	L1D_cache_core[54]: Access = 16323, Miss = 9034, Miss_rate = 0.553, Pending_hits = 305, Reservation_fails = 236733
	L1D_cache_core[55]: Access = 16002, Miss = 8689, Miss_rate = 0.543, Pending_hits = 365, Reservation_fails = 238213
	L1D_cache_core[56]: Access = 17952, Miss = 9611, Miss_rate = 0.535, Pending_hits = 125, Reservation_fails = 240664
	L1D_cache_core[57]: Access = 17561, Miss = 9372, Miss_rate = 0.534, Pending_hits = 634, Reservation_fails = 216061
	L1D_cache_core[58]: Access = 18514, Miss = 9787, Miss_rate = 0.529, Pending_hits = 413, Reservation_fails = 218253
	L1D_cache_core[59]: Access = 17160, Miss = 9531, Miss_rate = 0.555, Pending_hits = 189, Reservation_fails = 243680
	L1D_total_cache_accesses = 576187
	L1D_total_cache_misses = 424283
	L1D_total_cache_miss_rate = 0.7364
	L1D_total_cache_pending_hits = 4830
	L1D_total_cache_reservation_fails = 12210213
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 57623
	L1C_total_cache_misses = 2727
	L1C_total_cache_miss_rate = 0.0473
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 29569
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 76834
	L1T_total_cache_miss_rate = 0.3559
	L1T_total_cache_pending_hits = 139076
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10570127
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 54896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2727
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 29569
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 139076
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 76834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1640086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3708729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7443
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11864, 11184, 11669, 10990, 10990, 10660, 10893, 10214, 9696, 9696, 9696, 9696, 9696, 9116, 9696, 8825, 
gpgpu_n_tot_thrd_icount = 234019744
gpgpu_n_tot_w_icount = 7313117
gpgpu_n_stall_shd_mem = 13686352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 322266
gpgpu_n_mem_write_global = 101828
gpgpu_n_mem_texture = 76834
gpgpu_n_mem_const = 1194
gpgpu_n_load_insn  = 13732568
gpgpu_n_store_insn = 3184000
gpgpu_n_shmem_insn = 18655048
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 748192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 29569
gpgpu_stall_shd_mem[c_mem][bk_conf] = 29569
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12212618
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19801476	W0_Idle:362330	W0_Scoreboard:19768786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:271114	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7043174
Warp Occupancy Distribution:
Stall:10062801	W0_Idle:101844	W0_Scoreboard:2261332	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3322983
Warp Occupancy Distribution:
Stall:1612905	W0_Idle:226105	W0_Scoreboard:12956954	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.154810
warp_utilization1: 0.210997
warp_utilization2: 0.060512
traffic_breakdown_coretomem[CONST_ACC_R] = 9552 {8:1194,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2578128 {8:322266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13656960 {40:1567,72:644,136:99617,}
traffic_breakdown_coretomem[INST_ACC_R] = 4960 {8:620,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 614672 {8:76834,}
traffic_breakdown_memtocore[CONST_ACC_R] = 85968 {72:1194,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43737464 {136:321599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 812248 {8:101531,}
traffic_breakdown_memtocore[INST_ACC_R] = 84320 {136:620,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10449424 {136:76834,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 8320 
averagemflatency = 1054 
averagemflatency_1 = 1215 
averagemflatency_2= 842 
averagemflatency_3 = 1077 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 82 
max_icnt2mem_latency = 7885 
max_icnt2sh_latency = 393723 
mrq_lat_table:154662 	4868 	8820 	18538 	50967 	75535 	94752 	77531 	26326 	1012 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	589 	1180 	2229 	7778 	40512 	198442 	239211 	11126 	90 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19312 	7714 	11708 	24670 	52251 	122623 	194948 	67804 	1353 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185031 	207624 	6915 	57 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	34573 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	161 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        15        27        13        12        14        10        13        14         8        10 
dram[1]:        20        22        31        30        20        14        18        23        12        14        10        12        24        12        10        10 
dram[2]:        21        22        32        30        20        24        16        27        14        12        16        14        12        13        12        18 
dram[3]:        20        26        32        30        20        24        14        21        18        10        12        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        22        16        10        18        16        12        12        14         8        22 
dram[5]:        25        21        23        30        20        18        22        29        10        13        12        18        16        12         8        10 
maximum service time to same row:
dram[0]:      1260      1272      1344      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1246      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      1654      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1263      1011      1415      1675      1558      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1040      1696      1694      1866      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.579874  1.530509  1.537624  1.546743  1.410632  1.402303  1.634274  1.600879  1.487589  1.488928  1.517055  1.455303  1.532761  1.541906  1.454204  1.446429 
dram[1]:  1.557587  1.498036  1.524858  1.483037  1.401923  1.370276  1.585265  1.558093  1.459467  1.450284  1.495207  1.451726  1.575269  1.500932  1.433921  1.423633 
dram[2]:  1.538094  1.563448  1.528733  1.504429  1.400537  1.398755  1.606372  1.617093  1.464945  1.470990  1.484166  1.482569  1.547740  1.518484  1.434606  1.417402 
dram[3]:  1.565610  1.575474  1.529173  1.527858  1.396407  1.404569  1.612519  1.605462  1.477247  1.481663  1.513171  1.498370  1.535218  1.566829  1.436318  1.416720 
dram[4]:  1.520646  1.532919  1.504366  1.506902  1.386197  1.409443  1.603359  1.591002  1.489436  1.483778  1.476620  1.478387  1.515002  1.517536  1.448038  1.435573 
dram[5]:  1.537281  1.558699  1.530726  1.514293  1.397255  1.398609  1.614621  1.582955  1.488232  1.471268  1.487447  1.478946  1.558874  1.522829  1.461686  1.402866 
average row locality = 513015/340525 = 1.506541
average row locality_1 = 238196/160154 = 1.487293
average row locality_2 = 94776/77594 = 1.221435
average row locality_3 = 180043/102777 = 1.751783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4659      4686      5328      5089      2959      3046      4977      4912      4123      4044      3490      3571      5180      5185      3714      3609 
dram[1]:      4660      4679      5278      5137      2949      3048      4904      4950      4124      4037      3539      3579      5193      5200      3639      3619 
dram[2]:      4727      4761      5195      5143      2957      3075      4964      4977      4087      4072      3560      3591      5151      5228      3658      3580 
dram[3]:      4668      4811      5245      5159      2962      3073      4972      4909      4061      4042      3565      3612      5163      5172      3639      3505 
dram[4]:      4674      4801      5242      5080      3044      3072      4941      4959      4066      4039      3583      3589      5221      5136      3683      3516 
dram[5]:      4667      4803      5167      5115      3041      3079      4927      4996      4106      4016      3590      3620      5176      5185      3647      3509 
total reads: 411681
bank skew: 5328/2949 = 1.81
chip skew: 68726/68535 = 1.00
number of total write accesses:
dram[0]:      1088      1063      1170      1132       704       729      1282      1277      1092      1066      1002       971      1254      1256       938       929 
dram[1]:      1048      1042      1169      1117       696       723      1250      1259      1080      1069       984       962      1253      1247       920       911 
dram[2]:      1073      1116      1163      1141       698       745      1288      1295      1074      1100       986      1002      1252      1262       927       916 
dram[3]:      1059      1089      1150      1148       691       739      1268      1264      1068      1090       973       985      1248      1252       917       904 
dram[4]:      1071      1113      1133      1142       732       750      1268      1300      1080      1086       998       994      1245      1268       929       909 
dram[5]:      1045      1093      1137      1136       726       742      1257      1282      1079      1079       974       982      1245      1259       913       897 
total reads: 101430
bank skew: 1300/691 = 1.88
chip skew: 17038/16730 = 1.02
average mf latency per bank:
dram[0]:       1067      1062      1054      1047       926       929       988       992       922       916       952       970      1023      1034      1108      1112
dram[1]:       1189      1211      1158      1187      1037      1086      1074      1108      1012      1046      1029      1087      1149      1175      1185      1236
dram[2]:       1094      1115      1081      1063       922       943      1021      1010       952       941      1010       992      1049      1061      1172      1160
dram[3]:       1010      1063      1011      1031       914       931       948       977       906       902       921       947       987      1025      1097      1104
dram[4]:       1091      1109      1058      1069      1021       970      1006      1031       943       956       966       983      1039      1072      1139      1172
dram[5]:       1032      1033       996      1007       880       907       943       933       870       886       899       891       988       985      1072      1077
maximum mf latency per bank:
dram[0]:       3439      3262      6313      4780      3621      2774      3300      3405      6467      3547      5184      6333      4222      3708      4930      3779
dram[1]:       6417      4710      5146      5508      3154      3046      6016      5904      3385      3554      6471      7663      5543      3423      7497      5518
dram[2]:       4237      4411      3589      7603      5149      3532      6592      7045      6075      7256      3493      5495      3259      3573      6119      6248
dram[3]:       5298      6205      3087      3993      3944      3118      7165      3650      5406      4530      3048      7146      8320      3470      5154      7593
dram[4]:       4261      4517      4214      5021      4150      3886      4777      4699      5113      7629      3865      3264      5810      3163      5683      3675
dram[5]:       3831      4368      5448      6515      5448      3869      3797      5097      3398      3196      7360      5814      3589      4043      4769      4325
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=236261 n_act=56348 n_pre=56332 n_req=85291 n_req_1=39533 n_req_2=15766 n_req_3=29992 n_rd=137116 n_write=33658 bw_util=0.6554 bw_util_1=0.3041 bw_util_2=0.1205 bw_util_3=0.2308 blp=8.745035 blp_1= 4.663571 blp_2= 2.041747 blp_3= 2.915412
 n_activity=517665 dram_eff=0.658 dram_eff_1=0.3053 dram_eff_2=0.1209 dram_eff_3=0.2317
bk0: 9316a 249133i bk1: 9364a 239776i bk2: 10656a 199710i bk3: 10178a 200115i bk4: 5916a 310840i bk5: 6092a 303008i bk6: 9950a 186026i bk7: 9824a 172300i bk8: 8244a 255896i bk9: 8088a 257201i bk10: 6980a 279965i bk11: 7142a 272333i bk12: 10358a 190753i bk13: 10366a 176585i bk14: 7428a 249669i bk15: 7214a 247781i 
bw_dist = 0.304	0.120	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4504
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=235207 n_act=57124 n_pre=57109 n_req=85027 n_req_1=39126 n_req_2=15870 n_req_3=30031 n_rd=137038 n_write=33237 bw_util=0.6534 bw_util_1=0.301 bw_util_2=0.1213 bw_util_3=0.231 blp=8.832654 blp_1= 4.650881 blp_2= 2.079648 blp_3= 2.972183
 n_activity=517131 dram_eff=0.6567 dram_eff_1=0.3025 dram_eff_2=0.1219 dram_eff_3=0.2322
bk0: 9318a 242753i bk1: 9358a 236182i bk2: 10546a 195969i bk3: 10266a 193750i bk4: 5898a 309213i bk5: 6096a 301658i bk6: 9808a 187893i bk7: 9900a 171955i bk8: 8246a 254602i bk9: 8072a 252578i bk10: 7078a 275525i bk11: 7158a 269882i bk12: 10386a 185836i bk13: 10396a 172529i bk14: 7274a 249482i bk15: 7238a 250926i 
bw_dist = 0.301	0.121	0.231	0.342	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5914
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=234587 n_act=56944 n_pre=56928 n_req=85515 n_req_1=39701 n_req_2=15785 n_req_3=30029 n_rd=137420 n_write=33836 bw_util=0.6571 bw_util_1=0.3055 bw_util_2=0.1206 bw_util_3=0.231 blp=8.871882 blp_1= 4.695712 blp_2= 2.066618 blp_3= 2.959875
 n_activity=517434 dram_eff=0.66 dram_eff_1=0.3068 dram_eff_2=0.1211 dram_eff_3=0.2321
bk0: 9442a 240199i bk1: 9522a 229132i bk2: 10390a 198301i bk3: 10286a 191839i bk4: 5912a 310758i bk5: 6150a 302230i bk6: 9928a 180225i bk7: 9938a 164891i bk8: 8174a 255297i bk9: 8144a 251663i bk10: 7120a 274467i bk11: 7182a 271715i bk12: 10302a 190056i bk13: 10456a 166266i bk14: 7316a 249704i bk15: 7158a 250452i 
bw_dist = 0.305	0.121	0.231	0.338	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5545
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=236592 n_act=56304 n_pre=56292 n_req=85160 n_req_1=39332 n_req_2=15832 n_req_3=29996 n_rd=137074 n_write=33453 bw_util=0.6544 bw_util_1=0.3026 bw_util_2=0.121 bw_util_3=0.2308 blp=8.703014 blp_1= 4.624521 blp_2= 2.029599 blp_3= 2.889036
 n_activity=517402 dram_eff=0.6573 dram_eff_1=0.3039 dram_eff_2=0.1215 dram_eff_3=0.2319
bk0: 9336a 246239i bk1: 9616a 233712i bk2: 10488a 203506i bk3: 10316a 199792i bk4: 5922a 308847i bk5: 6144a 302282i bk6: 9934a 190217i bk7: 9818a 174386i bk8: 8120a 259444i bk9: 8082a 254550i bk10: 7130a 281971i bk11: 7222a 274053i bk12: 10320a 190796i bk13: 10344a 182408i bk14: 7278a 253796i bk15: 7004a 259382i 
bw_dist = 0.303	0.121	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3696
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=234478 n_act=57100 n_pre=57085 n_req=85424 n_req_1=39674 n_req_2=15764 n_req_3=29986 n_rd=137256 n_write=33796 bw_util=0.6564 bw_util_1=0.3052 bw_util_2=0.1205 bw_util_3=0.2307 blp=8.890477 blp_1= 4.719093 blp_2= 2.039008 blp_3= 2.984055
 n_activity=517801 dram_eff=0.6588 dram_eff_1=0.3063 dram_eff_2=0.1209 dram_eff_3=0.2316
bk0: 9348a 245615i bk1: 9600a 224654i bk2: 10482a 196477i bk3: 10160a 194089i bk4: 6088a 301478i bk5: 6142a 296545i bk6: 9874a 182231i bk7: 9918a 166099i bk8: 8130a 256418i bk9: 8072a 250823i bk10: 7162a 271587i bk11: 7178a 273810i bk12: 10438a 184505i bk13: 10272a 172537i bk14: 7364a 247053i bk15: 7028a 251444i 
bw_dist = 0.305	0.120	0.231	0.340	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4369
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=235631 n_act=56694 n_pre=56680 n_req=85257 n_req_1=39345 n_req_2=15866 n_req_3=30046 n_rd=137256 n_write=33454 bw_util=0.6552 bw_util_1=0.3027 bw_util_2=0.1213 bw_util_3=0.2312 blp=8.737388 blp_1= 4.616796 blp_2= 2.024102 blp_3= 2.924250
 n_activity=517491 dram_eff=0.658 dram_eff_1=0.304 dram_eff_2=0.1218 dram_eff_3=0.2322
bk0: 9332a 246880i bk1: 9604a 235306i bk2: 10330a 206990i bk3: 10230a 202160i bk4: 6080a 305113i bk5: 6158a 301891i bk6: 9854a 188161i bk7: 9992a 170532i bk8: 8212a 256872i bk9: 8032a 254084i bk10: 7178a 274750i bk11: 7238a 274138i bk12: 10352a 192166i bk13: 10358a 174189i bk14: 7292a 257974i bk15: 7014a 256288i 
bw_dist = 0.303	0.121	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41794, Miss = 34451, Miss_rate = 0.824, Pending_hits = 381, Reservation_fails = 93756
L2_cache_bank[1]: Access = 41644, Miss = 34160, Miss_rate = 0.820, Pending_hits = 356, Reservation_fails = 99029
L2_cache_bank[2]: Access = 41786, Miss = 34304, Miss_rate = 0.821, Pending_hits = 371, Reservation_fails = 108933
L2_cache_bank[3]: Access = 41912, Miss = 34267, Miss_rate = 0.818, Pending_hits = 338, Reservation_fails = 122374
L2_cache_bank[4]: Access = 41784, Miss = 34319, Miss_rate = 0.821, Pending_hits = 333, Reservation_fails = 96501
L2_cache_bank[5]: Access = 41823, Miss = 34447, Miss_rate = 0.824, Pending_hits = 378, Reservation_fails = 106798
L2_cache_bank[6]: Access = 41745, Miss = 34293, Miss_rate = 0.821, Pending_hits = 371, Reservation_fails = 84274
L2_cache_bank[7]: Access = 41920, Miss = 34300, Miss_rate = 0.818, Pending_hits = 390, Reservation_fails = 93696
L2_cache_bank[8]: Access = 42408, Miss = 34475, Miss_rate = 0.813, Pending_hits = 353, Reservation_fails = 85776
L2_cache_bank[9]: Access = 41547, Miss = 34211, Miss_rate = 0.823, Pending_hits = 332, Reservation_fails = 103347
L2_cache_bank[10]: Access = 41878, Miss = 34325, Miss_rate = 0.820, Pending_hits = 425, Reservation_fails = 83139
L2_cache_bank[11]: Access = 41859, Miss = 34330, Miss_rate = 0.820, Pending_hits = 389, Reservation_fails = 87016
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41794, Miss = 34451 (0.824), PendingHit = 381 (0.00912)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41644, Miss = 34160 (0.82), PendingHit = 356 (0.00855)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41786, Miss = 34304 (0.821), PendingHit = 371 (0.00888)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41912, Miss = 34267 (0.818), PendingHit = 338 (0.00806)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41784, Miss = 34319 (0.821), PendingHit = 333 (0.00797)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41823, Miss = 34447 (0.824), PendingHit = 378 (0.00904)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41745, Miss = 34293 (0.821), PendingHit = 371 (0.00889)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41920, Miss = 34300 (0.818), PendingHit = 390 (0.0093)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42408, Miss = 34475 (0.813), PendingHit = 353 (0.00832)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41547, Miss = 34211 (0.823), PendingHit = 332 (0.00799)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41878, Miss = 34325 (0.82), PendingHit = 425 (0.0101)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41859, Miss = 34330 (0.82), PendingHit = 389 (0.00929)
L2 Cache Total Miss Rate = 0.820
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.617
Stream 3: L2 Cache Miss Rate = 0.906
Stream 1: Accesses  = 169582
Stream 1: Misses  = 169391
Stream 2: Accesses  = 149057
Stream 2: Misses  = 92031
Stream 3: Accesses  = 353043
Stream 3: Misses  = 319851
Stream 1+2: Accesses  = 318639
Stream 1+2: Misses  = 261422
Stream 1+2+3: Accesses  = 671682
Stream 1+2+3: Misses  = 581273
Total Accesses  = 502100
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.594
CORE_L2MPKI_2	1.595
CORE_L2MPKI_3	1.594
CORE_L2MPKI_4	1.594
CORE_L2MPKI_5	1.592
CORE_L2MPKI_6	1.594
CORE_L2MPKI_7	1.594
CORE_L2MPKI_8	1.594
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.594
CORE_L2MPKI_11	1.594
CORE_L2MPKI_12	1.593
CORE_L2MPKI_13	1.594
CORE_L2MPKI_14	1.594
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.593
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.594
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	2.959
CORE_L2MPKI_21	2.740
CORE_L2MPKI_22	3.144
CORE_L2MPKI_23	2.882
CORE_L2MPKI_24	3.539
CORE_L2MPKI_25	3.108
CORE_L2MPKI_26	2.890
CORE_L2MPKI_27	2.764
CORE_L2MPKI_28	3.171
CORE_L2MPKI_29	2.792
CORE_L2MPKI_30	2.827
CORE_L2MPKI_31	3.746
CORE_L2MPKI_32	2.773
CORE_L2MPKI_33	2.919
CORE_L2MPKI_34	4.049
CORE_L2MPKI_35	3.232
CORE_L2MPKI_36	3.234
CORE_L2MPKI_37	3.670
CORE_L2MPKI_38	2.868
CORE_L2MPKI_39	2.677
CORE_L2MPKI_40	1.804
CORE_L2MPKI_41	1.704
CORE_L2MPKI_42	1.749
CORE_L2MPKI_43	1.714
CORE_L2MPKI_44	1.659
CORE_L2MPKI_45	1.642
CORE_L2MPKI_46	1.700
CORE_L2MPKI_47	1.598
CORE_L2MPKI_48	1.646
CORE_L2MPKI_49	1.677
CORE_L2MPKI_50	1.608
CORE_L2MPKI_51	1.698
CORE_L2MPKI_52	1.614
CORE_L2MPKI_53	1.666
CORE_L2MPKI_54	1.791
CORE_L2MPKI_55	1.750
CORE_L2MPKI_56	1.552
CORE_L2MPKI_57	1.625
CORE_L2MPKI_58	1.730
CORE_L2MPKI_59	1.724
Avg_MPKI_Stream1= 1.594
Avg_MPKI_Stream2= 3.099
Avg_MPKI_Stream3= 1.682
MISSES-CORES
CORE_MISSES_0	8401
CORE_MISSES_1	9126
CORE_MISSES_2	8324
CORE_MISSES_3	8719
CORE_MISSES_4	8770
CORE_MISSES_5	8152
CORE_MISSES_6	8443
CORE_MISSES_7	8535
CORE_MISSES_8	8798
CORE_MISSES_9	8374
CORE_MISSES_10	8468
CORE_MISSES_11	8170
CORE_MISSES_12	8427
CORE_MISSES_13	8520
CORE_MISSES_14	8322
CORE_MISSES_15	8433
CORE_MISSES_16	8477
CORE_MISSES_17	8276
CORE_MISSES_18	8231
CORE_MISSES_19	8425
CORE_MISSES_20	4568
CORE_MISSES_21	4921
CORE_MISSES_22	4295
CORE_MISSES_23	4247
CORE_MISSES_24	4381
CORE_MISSES_25	4254
CORE_MISSES_26	4970
CORE_MISSES_27	5201
CORE_MISSES_28	4450
CORE_MISSES_29	4409
CORE_MISSES_30	4795
CORE_MISSES_31	4454
CORE_MISSES_32	5199
CORE_MISSES_33	4406
CORE_MISSES_34	4553
CORE_MISSES_35	4702
CORE_MISSES_36	4650
CORE_MISSES_37	4415
CORE_MISSES_38	4428
CORE_MISSES_39	4733
CORE_MISSES_40	7926
CORE_MISSES_41	7018
CORE_MISSES_42	7844
CORE_MISSES_43	7367
CORE_MISSES_44	7631
CORE_MISSES_45	7418
CORE_MISSES_46	7519
CORE_MISSES_47	7099
CORE_MISSES_48	7486
CORE_MISSES_49	7555
CORE_MISSES_50	7121
CORE_MISSES_51	7297
CORE_MISSES_52	6971
CORE_MISSES_53	7474
CORE_MISSES_54	7797
CORE_MISSES_55	7473
CORE_MISSES_56	7433
CORE_MISSES_57	7607
CORE_MISSES_58	8536
CORE_MISSES_59	7888
L2_MISSES = 411882
L2_total_cache_accesses = 502100
L2_total_cache_misses = 411882
L2_total_cache_miss_rate = 0.8203
L2_total_cache_pending_hits = 4417
L2_total_cache_reservation_fails = 1164639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 289072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 829448
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1061
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 51452
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2419
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 22963
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 52216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279890
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 501
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1935
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2100378
icnt_total_pkts_simt_to_mem=904065
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     269.8606
gpu_ipc_2 =      76.6292
gpu_ipc_3 =     227.2425
gpu_tot_sim_cycle_stream_1 = 393723
gpu_tot_sim_cycle_stream_2 = 393722
gpu_tot_sim_cycle_stream_3 = 393723
gpu_sim_insn_1 = 106250336
gpu_sim_insn_2 = 30170592
gpu_sim_insn_3 = 89470608
gpu_sim_cycle = 393724
gpu_sim_insn = 225891536
gpu_ipc =     573.7307
gpu_tot_sim_cycle = 393724
gpu_tot_sim_insn = 225891536
gpu_tot_ipc =     573.7307
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2310269
gpu_stall_icnt2sh    = 540871
gpu_total_sim_rate=236041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3716172
	L1I_total_cache_misses = 7443
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8420, Miss = 8420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364238
	L1D_cache_core[1]: Access = 9148, Miss = 9148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 357101
	L1D_cache_core[2]: Access = 8349, Miss = 8349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 365683
	L1D_cache_core[3]: Access = 8738, Miss = 8738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360691
	L1D_cache_core[4]: Access = 8786, Miss = 8786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360832
	L1D_cache_core[5]: Access = 8174, Miss = 8174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 368764
	L1D_cache_core[6]: Access = 8471, Miss = 8471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364531
	L1D_cache_core[7]: Access = 8565, Miss = 8565, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364461
	L1D_cache_core[8]: Access = 8829, Miss = 8829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 359775
	L1D_cache_core[9]: Access = 8399, Miss = 8399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364146
	L1D_cache_core[10]: Access = 8492, Miss = 8492, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366743
	L1D_cache_core[11]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367218
	L1D_cache_core[12]: Access = 8452, Miss = 8452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364137
	L1D_cache_core[13]: Access = 8546, Miss = 8546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360121
	L1D_cache_core[14]: Access = 8342, Miss = 8342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364192
	L1D_cache_core[15]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363190
	L1D_cache_core[16]: Access = 8497, Miss = 8497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361381
	L1D_cache_core[17]: Access = 8300, Miss = 8300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366917
	L1D_cache_core[18]: Access = 8249, Miss = 8249, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364173
	L1D_cache_core[19]: Access = 8444, Miss = 8444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 365278
	L1D_cache_core[20]: Access = 3625, Miss = 3625, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5862
	L1D_cache_core[21]: Access = 4205, Miss = 4205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3693
	L1D_cache_core[22]: Access = 3196, Miss = 3196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7513
	L1D_cache_core[23]: Access = 3460, Miss = 3460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4454
	L1D_cache_core[24]: Access = 2950, Miss = 2950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9693
	L1D_cache_core[25]: Access = 3196, Miss = 3196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7874
	L1D_cache_core[26]: Access = 4038, Miss = 4038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3591
	L1D_cache_core[27]: Access = 4420, Miss = 4420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[28]: Access = 3308, Miss = 3308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8120
	L1D_cache_core[29]: Access = 3693, Miss = 3693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4145
	L1D_cache_core[30]: Access = 3997, Miss = 3997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4275
	L1D_cache_core[31]: Access = 2795, Miss = 2795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10053
	L1D_cache_core[32]: Access = 4454, Miss = 4454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2591
	L1D_cache_core[33]: Access = 3561, Miss = 3561, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4615
	L1D_cache_core[34]: Access = 2619, Miss = 2619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10966
	L1D_cache_core[35]: Access = 3441, Miss = 3441, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8762
	L1D_cache_core[36]: Access = 3353, Miss = 3353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176
	L1D_cache_core[37]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9105
	L1D_cache_core[38]: Access = 3624, Miss = 3624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6300
	L1D_cache_core[39]: Access = 4138, Miss = 4138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[40]: Access = 16467, Miss = 9228, Miss_rate = 0.560, Pending_hits = 499, Reservation_fails = 239736
	L1D_cache_core[41]: Access = 15448, Miss = 8656, Miss_rate = 0.560, Pending_hits = 576, Reservation_fails = 234096
	L1D_cache_core[42]: Access = 16809, Miss = 8869, Miss_rate = 0.528, Pending_hits = 295, Reservation_fails = 238130
	L1D_cache_core[43]: Access = 16109, Miss = 9006, Miss_rate = 0.559, Pending_hits = 427, Reservation_fails = 250947
	L1D_cache_core[44]: Access = 17257, Miss = 9574, Miss_rate = 0.555, Pending_hits = 63, Reservation_fails = 239063
	L1D_cache_core[45]: Access = 16939, Miss = 9394, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 250496
	L1D_cache_core[46]: Access = 16590, Miss = 9199, Miss_rate = 0.554, Pending_hits = 15, Reservation_fails = 264378
	L1D_cache_core[47]: Access = 16645, Miss = 9245, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 246294
	L1D_cache_core[48]: Access = 17049, Miss = 9450, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 241316
	L1D_cache_core[49]: Access = 16910, Miss = 9062, Miss_rate = 0.536, Pending_hits = 109, Reservation_fails = 249615
	L1D_cache_core[50]: Access = 16603, Miss = 8509, Miss_rate = 0.512, Pending_hits = 404, Reservation_fails = 230445
	L1D_cache_core[51]: Access = 16121, Miss = 9017, Miss_rate = 0.559, Pending_hits = 376, Reservation_fails = 240681
	L1D_cache_core[52]: Access = 16179, Miss = 8980, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 249572
	L1D_cache_core[53]: Access = 16808, Miss = 9329, Miss_rate = 0.555, Pending_hits = 7, Reservation_fails = 250024
	L1D_cache_core[54]: Access = 16323, Miss = 9034, Miss_rate = 0.553, Pending_hits = 305, Reservation_fails = 236733
	L1D_cache_core[55]: Access = 16002, Miss = 8689, Miss_rate = 0.543, Pending_hits = 365, Reservation_fails = 238213
	L1D_cache_core[56]: Access = 17952, Miss = 9611, Miss_rate = 0.535, Pending_hits = 125, Reservation_fails = 240664
	L1D_cache_core[57]: Access = 17561, Miss = 9372, Miss_rate = 0.534, Pending_hits = 634, Reservation_fails = 216061
	L1D_cache_core[58]: Access = 18514, Miss = 9787, Miss_rate = 0.529, Pending_hits = 413, Reservation_fails = 218253
	L1D_cache_core[59]: Access = 17160, Miss = 9531, Miss_rate = 0.555, Pending_hits = 189, Reservation_fails = 243680
	L1D_total_cache_accesses = 576187
	L1D_total_cache_misses = 424283
	L1D_total_cache_miss_rate = 0.7364
	L1D_total_cache_pending_hits = 4830
	L1D_total_cache_reservation_fails = 12210213
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 57623
	L1C_total_cache_misses = 2727
	L1C_total_cache_miss_rate = 0.0473
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 29569
L1T_cache:
	L1T_total_cache_accesses = 215910
	L1T_total_cache_misses = 76834
	L1T_total_cache_miss_rate = 0.3559
	L1T_total_cache_pending_hits = 139076
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10570127
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 54896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2727
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 29569
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 139076
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 76834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1640086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3708729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7443
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11864, 11184, 11669, 10990, 10990, 10660, 10893, 10214, 9696, 9696, 9696, 9696, 9696, 9116, 9696, 8825, 
gpgpu_n_tot_thrd_icount = 234019744
gpgpu_n_tot_w_icount = 7313117
gpgpu_n_stall_shd_mem = 13686352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 322266
gpgpu_n_mem_write_global = 101828
gpgpu_n_mem_texture = 76834
gpgpu_n_mem_const = 1194
gpgpu_n_load_insn  = 13732568
gpgpu_n_store_insn = 3184000
gpgpu_n_shmem_insn = 18655048
gpgpu_n_tex_insn = 1030688
gpgpu_n_const_mem_insn = 1095744
gpgpu_n_param_mem_insn = 748192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 29569
gpgpu_stall_shd_mem[c_mem][bk_conf] = 29569
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12212618
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19801476	W0_Idle:362330	W0_Scoreboard:19768786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:271114	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7043174
Warp Occupancy Distribution:
Stall:10062801	W0_Idle:101844	W0_Scoreboard:2261332	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3322983
Warp Occupancy Distribution:
Stall:1612905	W0_Idle:226105	W0_Scoreboard:12956954	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:952996
warp_utilization0: 0.154810
warp_utilization1: 0.210997
warp_utilization2: 0.060512
traffic_breakdown_coretomem[CONST_ACC_R] = 9552 {8:1194,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2578128 {8:322266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13656960 {40:1567,72:644,136:99617,}
traffic_breakdown_coretomem[INST_ACC_R] = 4960 {8:620,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 614672 {8:76834,}
traffic_breakdown_memtocore[CONST_ACC_R] = 85968 {72:1194,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43737464 {136:321599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 812248 {8:101531,}
traffic_breakdown_memtocore[INST_ACC_R] = 84320 {136:620,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 10449424 {136:76834,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 8320 
averagemflatency = 1054 
averagemflatency_1 = 1215 
averagemflatency_2= 842 
averagemflatency_3 = 1077 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 82 
max_icnt2mem_latency = 7885 
max_icnt2sh_latency = 393723 
mrq_lat_table:154662 	4868 	8820 	18538 	50967 	75535 	94752 	77531 	26326 	1012 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	589 	1180 	2229 	7778 	40512 	198442 	239211 	11126 	90 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19312 	7714 	11708 	24670 	52251 	122623 	194948 	67804 	1353 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185031 	207624 	6915 	57 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	34573 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	161 	619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        15        27        13        12        14        10        13        14         8        10 
dram[1]:        20        22        31        30        20        14        18        23        12        14        10        12        24        12        10        10 
dram[2]:        21        22        32        30        20        24        16        27        14        12        16        14        12        13        12        18 
dram[3]:        20        26        32        30        20        24        14        21        18        10        12        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        22        16        10        18        16        12        12        14         8        22 
dram[5]:        25        21        23        30        20        18        22        29        10        13        12        18        16        12         8        10 
maximum service time to same row:
dram[0]:      1260      1272      1344      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1246      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      1654      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1263      1011      1415      1675      1558      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1040      1696      1694      1866      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.579874  1.530509  1.537624  1.546743  1.410632  1.402303  1.634274  1.600879  1.487589  1.488928  1.517055  1.455303  1.532761  1.541906  1.454204  1.446429 
dram[1]:  1.557587  1.498036  1.524858  1.483037  1.401923  1.370276  1.585265  1.558093  1.459467  1.450284  1.495207  1.451726  1.575269  1.500932  1.433921  1.423633 
dram[2]:  1.538094  1.563448  1.528733  1.504429  1.400537  1.398755  1.606372  1.617093  1.464945  1.470990  1.484166  1.482569  1.547740  1.518484  1.434606  1.417402 
dram[3]:  1.565610  1.575474  1.529173  1.527858  1.396407  1.404569  1.612519  1.605462  1.477247  1.481663  1.513171  1.498370  1.535218  1.566829  1.436318  1.416720 
dram[4]:  1.520646  1.532919  1.504366  1.506902  1.386197  1.409443  1.603359  1.591002  1.489436  1.483778  1.476620  1.478387  1.515002  1.517536  1.448038  1.435573 
dram[5]:  1.537281  1.558699  1.530726  1.514293  1.397255  1.398609  1.614621  1.582955  1.488232  1.471268  1.487447  1.478946  1.558874  1.522829  1.461686  1.402866 
average row locality = 513015/340525 = 1.506541
average row locality_1 = 238196/160154 = 1.487293
average row locality_2 = 94776/77594 = 1.221435
average row locality_3 = 180043/102777 = 1.751783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4659      4686      5328      5089      2959      3046      4977      4912      4123      4044      3490      3571      5180      5185      3714      3609 
dram[1]:      4660      4679      5278      5137      2949      3048      4904      4950      4124      4037      3539      3579      5193      5200      3639      3619 
dram[2]:      4727      4761      5195      5143      2957      3075      4964      4977      4087      4072      3560      3591      5151      5228      3658      3580 
dram[3]:      4668      4811      5245      5159      2962      3073      4972      4909      4061      4042      3565      3612      5163      5172      3639      3505 
dram[4]:      4674      4801      5242      5080      3044      3072      4941      4959      4066      4039      3583      3589      5221      5136      3683      3516 
dram[5]:      4667      4803      5167      5115      3041      3079      4927      4996      4106      4016      3590      3620      5176      5185      3647      3509 
total reads: 411681
bank skew: 5328/2949 = 1.81
chip skew: 68726/68535 = 1.00
number of total write accesses:
dram[0]:      1088      1063      1170      1132       704       729      1282      1277      1092      1066      1002       971      1254      1256       938       929 
dram[1]:      1048      1042      1169      1117       696       723      1250      1259      1080      1069       984       962      1253      1247       920       911 
dram[2]:      1073      1116      1163      1141       698       745      1288      1295      1074      1100       986      1002      1252      1262       927       916 
dram[3]:      1059      1089      1150      1148       691       739      1268      1264      1068      1090       973       985      1248      1252       917       904 
dram[4]:      1071      1113      1133      1142       732       750      1268      1300      1080      1086       998       994      1245      1268       929       909 
dram[5]:      1045      1093      1137      1136       726       742      1257      1282      1079      1079       974       982      1245      1259       913       897 
total reads: 101430
bank skew: 1300/691 = 1.88
chip skew: 17038/16730 = 1.02
average mf latency per bank:
dram[0]:       1067      1062      1054      1047       926       929       988       992       922       916       952       970      1023      1034      1108      1112
dram[1]:       1189      1211      1158      1187      1037      1086      1074      1108      1012      1046      1029      1087      1149      1175      1185      1236
dram[2]:       1094      1115      1081      1063       922       943      1021      1010       952       941      1010       992      1049      1061      1172      1160
dram[3]:       1010      1063      1011      1031       914       931       948       977       906       902       921       947       987      1025      1097      1104
dram[4]:       1091      1109      1058      1069      1021       970      1006      1031       943       956       966       983      1039      1072      1139      1172
dram[5]:       1032      1033       996      1007       880       907       943       933       870       886       899       891       988       985      1072      1077
maximum mf latency per bank:
dram[0]:       3439      3262      6313      4780      3621      2774      3300      3405      6467      3547      5184      6333      4222      3708      4930      3779
dram[1]:       6417      4710      5146      5508      3154      3046      6016      5904      3385      3554      6471      7663      5543      3423      7497      5518
dram[2]:       4237      4411      3589      7603      5149      3532      6592      7045      6075      7256      3493      5495      3259      3573      6119      6248
dram[3]:       5298      6205      3087      3993      3944      3118      7165      3650      5406      4530      3048      7146      8320      3470      5154      7593
dram[4]:       4261      4517      4214      5021      4150      3886      4777      4699      5113      7629      3865      3264      5810      3163      5683      3675
dram[5]:       3831      4368      5448      6515      5448      3869      3797      5097      3398      3196      7360      5814      3589      4043      4769      4325
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=236261 n_act=56348 n_pre=56332 n_req=85291 n_req_1=39533 n_req_2=15766 n_req_3=29992 n_rd=137116 n_write=33658 bw_util=0.6554 bw_util_1=0.3041 bw_util_2=0.1205 bw_util_3=0.2308 blp=8.745035 blp_1= 4.663571 blp_2= 2.041747 blp_3= 2.915412
 n_activity=517665 dram_eff=0.658 dram_eff_1=0.3053 dram_eff_2=0.1209 dram_eff_3=0.2317
bk0: 9316a 249133i bk1: 9364a 239776i bk2: 10656a 199710i bk3: 10178a 200115i bk4: 5916a 310840i bk5: 6092a 303008i bk6: 9950a 186026i bk7: 9824a 172300i bk8: 8244a 255896i bk9: 8088a 257201i bk10: 6980a 279965i bk11: 7142a 272333i bk12: 10358a 190753i bk13: 10366a 176585i bk14: 7428a 249669i bk15: 7214a 247781i 
bw_dist = 0.304	0.120	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4504
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=235207 n_act=57124 n_pre=57109 n_req=85027 n_req_1=39126 n_req_2=15870 n_req_3=30031 n_rd=137038 n_write=33237 bw_util=0.6534 bw_util_1=0.301 bw_util_2=0.1213 bw_util_3=0.231 blp=8.832654 blp_1= 4.650881 blp_2= 2.079648 blp_3= 2.972183
 n_activity=517131 dram_eff=0.6567 dram_eff_1=0.3025 dram_eff_2=0.1219 dram_eff_3=0.2322
bk0: 9318a 242753i bk1: 9358a 236182i bk2: 10546a 195969i bk3: 10266a 193750i bk4: 5898a 309213i bk5: 6096a 301658i bk6: 9808a 187893i bk7: 9900a 171955i bk8: 8246a 254602i bk9: 8072a 252578i bk10: 7078a 275525i bk11: 7158a 269882i bk12: 10386a 185836i bk13: 10396a 172529i bk14: 7274a 249482i bk15: 7238a 250926i 
bw_dist = 0.301	0.121	0.231	0.342	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5914
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=234587 n_act=56944 n_pre=56928 n_req=85515 n_req_1=39701 n_req_2=15785 n_req_3=30029 n_rd=137420 n_write=33836 bw_util=0.6571 bw_util_1=0.3055 bw_util_2=0.1206 bw_util_3=0.231 blp=8.871882 blp_1= 4.695712 blp_2= 2.066618 blp_3= 2.959875
 n_activity=517434 dram_eff=0.66 dram_eff_1=0.3068 dram_eff_2=0.1211 dram_eff_3=0.2321
bk0: 9442a 240199i bk1: 9522a 229132i bk2: 10390a 198301i bk3: 10286a 191839i bk4: 5912a 310758i bk5: 6150a 302230i bk6: 9928a 180225i bk7: 9938a 164891i bk8: 8174a 255297i bk9: 8144a 251663i bk10: 7120a 274467i bk11: 7182a 271715i bk12: 10302a 190056i bk13: 10456a 166266i bk14: 7316a 249704i bk15: 7158a 250452i 
bw_dist = 0.305	0.121	0.231	0.338	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5545
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=236592 n_act=56304 n_pre=56292 n_req=85160 n_req_1=39332 n_req_2=15832 n_req_3=29996 n_rd=137074 n_write=33453 bw_util=0.6544 bw_util_1=0.3026 bw_util_2=0.121 bw_util_3=0.2308 blp=8.703014 blp_1= 4.624521 blp_2= 2.029599 blp_3= 2.889036
 n_activity=517402 dram_eff=0.6573 dram_eff_1=0.3039 dram_eff_2=0.1215 dram_eff_3=0.2319
bk0: 9336a 246239i bk1: 9616a 233712i bk2: 10488a 203506i bk3: 10316a 199792i bk4: 5922a 308847i bk5: 6144a 302282i bk6: 9934a 190217i bk7: 9818a 174386i bk8: 8120a 259444i bk9: 8082a 254550i bk10: 7130a 281971i bk11: 7222a 274053i bk12: 10320a 190796i bk13: 10344a 182408i bk14: 7278a 253796i bk15: 7004a 259382i 
bw_dist = 0.303	0.121	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3696
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=234478 n_act=57100 n_pre=57085 n_req=85424 n_req_1=39674 n_req_2=15764 n_req_3=29986 n_rd=137256 n_write=33796 bw_util=0.6564 bw_util_1=0.3052 bw_util_2=0.1205 bw_util_3=0.2307 blp=8.890477 blp_1= 4.719093 blp_2= 2.039008 blp_3= 2.984055
 n_activity=517801 dram_eff=0.6588 dram_eff_1=0.3063 dram_eff_2=0.1209 dram_eff_3=0.2316
bk0: 9348a 245615i bk1: 9600a 224654i bk2: 10482a 196477i bk3: 10160a 194089i bk4: 6088a 301478i bk5: 6142a 296545i bk6: 9874a 182231i bk7: 9918a 166099i bk8: 8130a 256418i bk9: 8072a 250823i bk10: 7162a 271587i bk11: 7178a 273810i bk12: 10438a 184505i bk13: 10272a 172537i bk14: 7364a 247053i bk15: 7028a 251444i 
bw_dist = 0.305	0.120	0.231	0.340	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4369
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519715 n_nop=235631 n_act=56694 n_pre=56680 n_req=85257 n_req_1=39345 n_req_2=15866 n_req_3=30046 n_rd=137256 n_write=33454 bw_util=0.6552 bw_util_1=0.3027 bw_util_2=0.1213 bw_util_3=0.2312 blp=8.737388 blp_1= 4.616796 blp_2= 2.024102 blp_3= 2.924250
 n_activity=517491 dram_eff=0.658 dram_eff_1=0.304 dram_eff_2=0.1218 dram_eff_3=0.2322
bk0: 9332a 246880i bk1: 9604a 235306i bk2: 10330a 206990i bk3: 10230a 202160i bk4: 6080a 305113i bk5: 6158a 301891i bk6: 9854a 188161i bk7: 9992a 170532i bk8: 8212a 256872i bk9: 8032a 254084i bk10: 7178a 274750i bk11: 7238a 274138i bk12: 10352a 192166i bk13: 10358a 174189i bk14: 7292a 257974i bk15: 7014a 256288i 
bw_dist = 0.303	0.121	0.231	0.341	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41794, Miss = 34451, Miss_rate = 0.824, Pending_hits = 381, Reservation_fails = 93756
L2_cache_bank[1]: Access = 41644, Miss = 34160, Miss_rate = 0.820, Pending_hits = 356, Reservation_fails = 99029
L2_cache_bank[2]: Access = 41786, Miss = 34304, Miss_rate = 0.821, Pending_hits = 371, Reservation_fails = 108933
L2_cache_bank[3]: Access = 41912, Miss = 34267, Miss_rate = 0.818, Pending_hits = 338, Reservation_fails = 122374
L2_cache_bank[4]: Access = 41784, Miss = 34319, Miss_rate = 0.821, Pending_hits = 333, Reservation_fails = 96501
L2_cache_bank[5]: Access = 41823, Miss = 34447, Miss_rate = 0.824, Pending_hits = 378, Reservation_fails = 106798
L2_cache_bank[6]: Access = 41745, Miss = 34293, Miss_rate = 0.821, Pending_hits = 371, Reservation_fails = 84274
L2_cache_bank[7]: Access = 41920, Miss = 34300, Miss_rate = 0.818, Pending_hits = 390, Reservation_fails = 93696
L2_cache_bank[8]: Access = 42408, Miss = 34475, Miss_rate = 0.813, Pending_hits = 353, Reservation_fails = 85776
L2_cache_bank[9]: Access = 41547, Miss = 34211, Miss_rate = 0.823, Pending_hits = 332, Reservation_fails = 103347
L2_cache_bank[10]: Access = 41878, Miss = 34325, Miss_rate = 0.820, Pending_hits = 425, Reservation_fails = 83139
L2_cache_bank[11]: Access = 41859, Miss = 34330, Miss_rate = 0.820, Pending_hits = 389, Reservation_fails = 87016
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41794, Miss = 34451 (0.824), PendingHit = 381 (0.00912)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41644, Miss = 34160 (0.82), PendingHit = 356 (0.00855)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41786, Miss = 34304 (0.821), PendingHit = 371 (0.00888)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41912, Miss = 34267 (0.818), PendingHit = 338 (0.00806)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41784, Miss = 34319 (0.821), PendingHit = 333 (0.00797)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41823, Miss = 34447 (0.824), PendingHit = 378 (0.00904)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41745, Miss = 34293 (0.821), PendingHit = 371 (0.00889)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41920, Miss = 34300 (0.818), PendingHit = 390 (0.0093)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42408, Miss = 34475 (0.813), PendingHit = 353 (0.00832)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41547, Miss = 34211 (0.823), PendingHit = 332 (0.00799)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41878, Miss = 34325 (0.82), PendingHit = 425 (0.0101)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41859, Miss = 34330 (0.82), PendingHit = 389 (0.00929)
L2 Cache Total Miss Rate = 0.820
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.617
Stream 3: L2 Cache Miss Rate = 0.906
Stream 1: Accesses  = 169582
Stream 1: Misses  = 169391
Stream 2: Accesses  = 149057
Stream 2: Misses  = 92031
Stream 3: Accesses  = 353043
Stream 3: Misses  = 319851
Stream 1+2: Accesses  = 318639
Stream 1+2: Misses  = 261422
Stream 1+2+3: Accesses  = 671682
Stream 1+2+3: Misses  = 581273
Total Accesses  = 502100
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.594
CORE_L2MPKI_2	1.595
CORE_L2MPKI_3	1.594
CORE_L2MPKI_4	1.594
CORE_L2MPKI_5	1.592
CORE_L2MPKI_6	1.594
CORE_L2MPKI_7	1.594
CORE_L2MPKI_8	1.594
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.594
CORE_L2MPKI_11	1.594
CORE_L2MPKI_12	1.593
CORE_L2MPKI_13	1.594
CORE_L2MPKI_14	1.594
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.593
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.594
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	2.959
CORE_L2MPKI_21	2.740
CORE_L2MPKI_22	3.144
CORE_L2MPKI_23	2.882
CORE_L2MPKI_24	3.539
CORE_L2MPKI_25	3.108
CORE_L2MPKI_26	2.890
CORE_L2MPKI_27	2.764
CORE_L2MPKI_28	3.171
CORE_L2MPKI_29	2.792
CORE_L2MPKI_30	2.827
CORE_L2MPKI_31	3.746
CORE_L2MPKI_32	2.773
CORE_L2MPKI_33	2.919
CORE_L2MPKI_34	4.049
CORE_L2MPKI_35	3.232
CORE_L2MPKI_36	3.234
CORE_L2MPKI_37	3.670
CORE_L2MPKI_38	2.868
CORE_L2MPKI_39	2.677
CORE_L2MPKI_40	1.804
CORE_L2MPKI_41	1.704
CORE_L2MPKI_42	1.749
CORE_L2MPKI_43	1.714
CORE_L2MPKI_44	1.659
CORE_L2MPKI_45	1.642
CORE_L2MPKI_46	1.700
CORE_L2MPKI_47	1.598
CORE_L2MPKI_48	1.646
CORE_L2MPKI_49	1.677
CORE_L2MPKI_50	1.608
CORE_L2MPKI_51	1.698
CORE_L2MPKI_52	1.614
CORE_L2MPKI_53	1.666
CORE_L2MPKI_54	1.791
CORE_L2MPKI_55	1.750
CORE_L2MPKI_56	1.552
CORE_L2MPKI_57	1.625
CORE_L2MPKI_58	1.730
CORE_L2MPKI_59	1.724
Avg_MPKI_Stream1= 1.594
Avg_MPKI_Stream2= 3.099
Avg_MPKI_Stream3= 1.682
MISSES-CORES
CORE_MISSES_0	8401
CORE_MISSES_1	9126
CORE_MISSES_2	8324
CORE_MISSES_3	8719
CORE_MISSES_4	8770
CORE_MISSES_5	8152
CORE_MISSES_6	8443
CORE_MISSES_7	8535
CORE_MISSES_8	8798
CORE_MISSES_9	8374
CORE_MISSES_10	8468
CORE_MISSES_11	8170
CORE_MISSES_12	8427
CORE_MISSES_13	8520
CORE_MISSES_14	8322
CORE_MISSES_15	8433
CORE_MISSES_16	8477
CORE_MISSES_17	8276
CORE_MISSES_18	8231
CORE_MISSES_19	8425
CORE_MISSES_20	4568
CORE_MISSES_21	4921
CORE_MISSES_22	4295
CORE_MISSES_23	4247
CORE_MISSES_24	4381
CORE_MISSES_25	4254
CORE_MISSES_26	4970
CORE_MISSES_27	5201
CORE_MISSES_28	4450
CORE_MISSES_29	4409
CORE_MISSES_30	4795
CORE_MISSES_31	4454
CORE_MISSES_32	5199
CORE_MISSES_33	4406
CORE_MISSES_34	4553
CORE_MISSES_35	4702
CORE_MISSES_36	4650
CORE_MISSES_37	4415
CORE_MISSES_38	4428
CORE_MISSES_39	4733
CORE_MISSES_40	7926
CORE_MISSES_41	7018
CORE_MISSES_42	7844
CORE_MISSES_43	7367
CORE_MISSES_44	7631
CORE_MISSES_45	7418
CORE_MISSES_46	7519
CORE_MISSES_47	7099
CORE_MISSES_48	7486
CORE_MISSES_49	7555
CORE_MISSES_50	7121
CORE_MISSES_51	7297
CORE_MISSES_52	6971
CORE_MISSES_53	7474
CORE_MISSES_54	7797
CORE_MISSES_55	7473
CORE_MISSES_56	7433
CORE_MISSES_57	7607
CORE_MISSES_58	8536
CORE_MISSES_59	7888
L2_MISSES = 411882
L2_total_cache_accesses = 502100
L2_total_cache_misses = 411882
L2_total_cache_miss_rate = 0.8203
L2_total_cache_pending_hits = 4417
L2_total_cache_reservation_fails = 1164639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 289072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 829448
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1061
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 72
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1150
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 51452
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2419
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 22963
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 52216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279890
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 501
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1935
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2100378
icnt_total_pkts_simt_to_mem=904065
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     256.3670
gpu_ipc_2 =      76.3833
gpu_ipc_3 =     231.4340
gpu_tot_sim_cycle_stream_1 = 789980
gpu_tot_sim_cycle_stream_2 = 789979
gpu_tot_sim_cycle_stream_3 = 789982
gpu_sim_insn_1 = 202524800
gpu_sim_insn_2 = 60341184
gpu_sim_insn_3 = 182828696
gpu_sim_cycle = 789983
gpu_sim_insn = 445694680
gpu_ipc =     564.1826
gpu_tot_sim_cycle = 789983
gpu_tot_sim_insn = 445694680
gpu_tot_ipc =     564.1826
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4660001
gpu_stall_icnt2sh    = 997905
gpu_total_sim_rate=233715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7338590
	L1I_total_cache_misses = 11356
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16138, Miss = 16138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683806
	L1D_cache_core[1]: Access = 16843, Miss = 16843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673667
	L1D_cache_core[2]: Access = 16120, Miss = 16120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701497
	L1D_cache_core[3]: Access = 16241, Miss = 16241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675577
	L1D_cache_core[4]: Access = 16817, Miss = 16817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708812
	L1D_cache_core[5]: Access = 16214, Miss = 16214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704846
	L1D_cache_core[6]: Access = 16165, Miss = 16165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705265
	L1D_cache_core[7]: Access = 16849, Miss = 16849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697551
	L1D_cache_core[8]: Access = 16152, Miss = 16152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 680225
	L1D_cache_core[9]: Access = 16174, Miss = 16174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704985
	L1D_cache_core[10]: Access = 16081, Miss = 16081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701338
	L1D_cache_core[11]: Access = 15498, Miss = 15498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 699825
	L1D_cache_core[12]: Access = 16170, Miss = 16170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674407
	L1D_cache_core[13]: Access = 16155, Miss = 16155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692729
	L1D_cache_core[14]: Access = 16165, Miss = 16165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691525
	L1D_cache_core[15]: Access = 15631, Miss = 15631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675899
	L1D_cache_core[16]: Access = 15511, Miss = 15511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685623
	L1D_cache_core[17]: Access = 16151, Miss = 16151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711159
	L1D_cache_core[18]: Access = 16124, Miss = 16124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707439
	L1D_cache_core[19]: Access = 16082, Miss = 16082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679550
	L1D_cache_core[20]: Access = 7670, Miss = 7670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8791
	L1D_cache_core[21]: Access = 6569, Miss = 6569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13460
	L1D_cache_core[22]: Access = 6814, Miss = 6814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13673
	L1D_cache_core[23]: Access = 6554, Miss = 6554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13591
	L1D_cache_core[24]: Access = 6320, Miss = 6320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19166
	L1D_cache_core[25]: Access = 7247, Miss = 7247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11666
	L1D_cache_core[26]: Access = 8158, Miss = 8158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5867
	L1D_cache_core[27]: Access = 7681, Miss = 7681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7125
	L1D_cache_core[28]: Access = 6927, Miss = 6927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12965
	L1D_cache_core[29]: Access = 7677, Miss = 7677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11437
	L1D_cache_core[30]: Access = 6860, Miss = 6860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13434
	L1D_cache_core[31]: Access = 7215, Miss = 7215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11628
	L1D_cache_core[32]: Access = 8099, Miss = 8099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6731
	L1D_cache_core[33]: Access = 6375, Miss = 6375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14317
	L1D_cache_core[34]: Access = 6030, Miss = 6030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18372
	L1D_cache_core[35]: Access = 7199, Miss = 7199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15092
	L1D_cache_core[36]: Access = 6858, Miss = 6858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11610
	L1D_cache_core[37]: Access = 6435, Miss = 6435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12585
	L1D_cache_core[38]: Access = 7425, Miss = 7425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11726
	L1D_cache_core[39]: Access = 7665, Miss = 7665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6534
	L1D_cache_core[40]: Access = 33661, Miss = 18379, Miss_rate = 0.546, Pending_hits = 1222, Reservation_fails = 457018
	L1D_cache_core[41]: Access = 31800, Miss = 17677, Miss_rate = 0.556, Pending_hits = 1154, Reservation_fails = 470162
	L1D_cache_core[42]: Access = 35088, Miss = 18414, Miss_rate = 0.525, Pending_hits = 684, Reservation_fails = 464305
	L1D_cache_core[43]: Access = 33631, Miss = 18674, Miss_rate = 0.555, Pending_hits = 924, Reservation_fails = 484859
	L1D_cache_core[44]: Access = 35659, Miss = 19535, Miss_rate = 0.548, Pending_hits = 192, Reservation_fails = 471088
	L1D_cache_core[45]: Access = 35149, Miss = 19350, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 494120
	L1D_cache_core[46]: Access = 34897, Miss = 19171, Miss_rate = 0.549, Pending_hits = 15, Reservation_fails = 519499
	L1D_cache_core[47]: Access = 34210, Miss = 18592, Miss_rate = 0.543, Pending_hits = 117, Reservation_fails = 469100
	L1D_cache_core[48]: Access = 33829, Miss = 18630, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 480329
	L1D_cache_core[49]: Access = 34590, Miss = 18288, Miss_rate = 0.529, Pending_hits = 318, Reservation_fails = 495049
	L1D_cache_core[50]: Access = 34559, Miss = 17548, Miss_rate = 0.508, Pending_hits = 771, Reservation_fails = 460291
	L1D_cache_core[51]: Access = 33327, Miss = 18489, Miss_rate = 0.555, Pending_hits = 817, Reservation_fails = 468119
	L1D_cache_core[52]: Access = 33394, Miss = 18395, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 489077
	L1D_cache_core[53]: Access = 33586, Miss = 18471, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 490201
	L1D_cache_core[54]: Access = 33087, Miss = 18191, Miss_rate = 0.550, Pending_hits = 662, Reservation_fails = 465910
	L1D_cache_core[55]: Access = 32725, Miss = 17879, Miss_rate = 0.546, Pending_hits = 773, Reservation_fails = 471283
	L1D_cache_core[56]: Access = 36702, Miss = 19636, Miss_rate = 0.535, Pending_hits = 220, Reservation_fails = 474020
	L1D_cache_core[57]: Access = 36884, Miss = 19553, Miss_rate = 0.530, Pending_hits = 1412, Reservation_fails = 411883
	L1D_cache_core[58]: Access = 36387, Miss = 19018, Miss_rate = 0.523, Pending_hits = 800, Reservation_fails = 444127
	L1D_cache_core[59]: Access = 34680, Miss = 19110, Miss_rate = 0.551, Pending_hits = 322, Reservation_fails = 490157
	L1D_total_cache_accesses = 1152904
	L1D_total_cache_misses = 838059
	L1D_total_cache_miss_rate = 0.7269
	L1D_total_cache_pending_hits = 10431
	L1D_total_cache_reservation_fails = 23566092
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 110851
	L1C_total_cache_misses = 3701
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 40169
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 154910
	L1T_total_cache_miss_rate = 0.3587
	L1T_total_cache_pending_hits = 276910
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20458009
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107150
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3701
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 40169
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 276910
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 154910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3108083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7327234
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11356
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20007, 19910, 20065, 19910, 19898, 19717, 19898, 19619, 19890, 19619, 19767, 19607, 19696, 19616, 19619, 19425, 
gpgpu_n_tot_thrd_icount = 462401984
gpgpu_n_tot_w_icount = 14450062
gpgpu_n_stall_shd_mem = 26632030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 638238
gpgpu_n_mem_write_global = 199611
gpgpu_n_mem_texture = 154910
gpgpu_n_mem_const = 1869
gpgpu_n_load_insn  = 27523360
gpgpu_n_store_insn = 6236736
gpgpu_n_shmem_insn = 38628296
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1355744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 40169
gpgpu_stall_shd_mem[c_mem][bk_conf] = 40169
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23570902
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38259796	W0_Idle:1559855	W0_Scoreboard:40527067	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:558772	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13892470
Warp Occupancy Distribution:
Stall:19039799	W0_Idle:966459	W0_Scoreboard:5259429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6333633
Warp Occupancy Distribution:
Stall:3352761	W0_Idle:558408	W0_Scoreboard:25782159	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.152443
warp_utilization1: 0.200436
warp_utilization2: 0.060318
traffic_breakdown_coretomem[CONST_ACC_R] = 14952 {8:1869,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5105904 {8:638238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26763800 {40:3134,72:1288,136:195189,}
traffic_breakdown_coretomem[INST_ACC_R] = 7840 {8:980,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1239280 {8:154910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 134568 {72:1869,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86704624 {136:637534,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1595032 {8:199379,}
traffic_breakdown_memtocore[INST_ACC_R] = 133280 {136:980,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21067760 {136:154910,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1056 
averagemflatency_1 = 1223 
averagemflatency_2= 846 
averagemflatency_3 = 1081 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 82 
max_icnt2mem_latency = 8219 
max_icnt2sh_latency = 789982 
mrq_lat_table:310023 	9691 	17674 	37117 	102598 	150962 	189005 	157389 	53195 	1773 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1317 	2658 	4556 	14881 	81824 	388291 	477811 	22115 	237 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42579 	15972 	24076 	49743 	102140 	239291 	381997 	136606 	2683 	177 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	379322 	402170 	12742 	79 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	64192 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	312 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        28        27        13        12        14        12        14        14         8        10 
dram[1]:        20        22        31        30        20        14        26        24        12        14        18        16        24        12        10        10 
dram[2]:        21        22        32        30        20        24        28        27        14        12        16        22        13        13        12        18 
dram[3]:        20        26        32        30        20        24        36        26        18        10        14        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        36        18        10        18        16        12        14        14        10        22 
dram[5]:        25        21        23        30        20        18        22        29        10        13        18        18        16        12        10        10 
maximum service time to same row:
dram[0]:      1260      1780      1344      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      2178      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1335      2069      1415      1675      1811      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1040      1696      1694      1892      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.559525  1.511539  1.529156  1.525650  1.415905  1.391779  1.605505  1.587269  1.474489  1.475078  1.513518  1.449992  1.538664  1.530800  1.440256  1.453331 
dram[1]:  1.528034  1.482299  1.508937  1.478898  1.401544  1.374543  1.572763  1.528957  1.446282  1.444706  1.491356  1.440525  1.547784  1.498027  1.424852  1.427099 
dram[2]:  1.538729  1.541469  1.530401  1.500533  1.407897  1.400588  1.601785  1.588264  1.459955  1.453578  1.498500  1.479234  1.545400  1.517225  1.437500  1.397260 
dram[3]:  1.541071  1.535794  1.512333  1.502772  1.400348  1.395084  1.578820  1.563072  1.465464  1.448171  1.510177  1.469305  1.539459  1.540560  1.444982  1.403114 
dram[4]:  1.509397  1.523711  1.507478  1.500420  1.393816  1.405461  1.574445  1.564381  1.478970  1.474341  1.465634  1.460649  1.521005  1.513376  1.446029  1.416723 
dram[5]:  1.491694  1.524529  1.503128  1.498927  1.390397  1.396036  1.562688  1.543816  1.460260  1.445887  1.465999  1.460267  1.520910  1.498477  1.441408  1.402159 
average row locality = 1029434/689072 = 1.493943
average row locality_1 = 454696/308129 = 1.475668
average row locality_2 = 190141/155448 = 1.223181
average row locality_3 = 384597/225495 = 1.705568
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9227      9347     10666     10232      5887      6064     10637     10547      8558      8347      7065      7186     10348     10360      6981      6780 
dram[1]:      9265      9412     10631     10320      5872      6074     10525     10597      8543      8413      7092      7256     10439     10426      6854      6793 
dram[2]:      9318      9464     10451     10372      5851      6156     10600     10585      8479      8474      7106      7232     10299     10412      6847      6719 
dram[3]:      9379      9511     10519     10418      5864      6144     10645     10543      8466      8412      7194      7226     10347     10396      6853      6562 
dram[4]:      9294      9535     10491     10181      6067      6110     10573     10599      8475      8373      7182      7213     10402     10295      6914      6590 
dram[5]:      9252      9594     10419     10280      6065      6148     10544     10649      8514      8337      7201      7329     10375     10332      6814      6578 
total reads: 830313
bank skew: 10666/5851 = 1.82
chip skew: 138512/138232 = 1.00
number of total write accesses:
dram[0]:      2209      2183      2374      2320      1395      1453      2491      2494      2048      2011      1892      1876      2486      2488      1806      1815 
dram[1]:      2154      2145      2372      2295      1388      1453      2446      2446      2040      2025      1880      1851      2485      2484      1793      1791 
dram[2]:      2185      2245      2386      2310      1387      1466      2501      2488      2021      2048      1882      1886      2483      2495      1805      1747 
dram[3]:      2159      2224      2358      2321      1388      1462      2447      2451      2015      2039      1858      1869      2472      2480      1801      1729 
dram[4]:      2191      2257      2314      2312      1461      1457      2478      2498      2039      2027      1902      1881      2487      2495      1809      1746 
dram[5]:      2152      2215      2317      2304      1465      1459      2457      2458      2032      2017      1876      1859      2464      2465      1785      1734 
total reads: 199210
bank skew: 2501/1387 = 1.80
chip skew: 33354/33048 = 1.01
average mf latency per bank:
dram[0]:       1025      1033      1050      1059      1004      1026      1027      1046       966       959       933       958       984       996      1008      1009
dram[1]:       1131      1131      1136      1160      1085      1129      1096      1134      1018      1043       991      1029      1070      1101      1065      1102
dram[2]:       1036      1055      1054      1044      1001      1016      1028      1039       958       963       969       957       982      1004      1031      1034
dram[3]:        977      1025      1010      1027       988      1000       988      1015       920       936       894       925       948       973       986      1002
dram[4]:       1039      1059      1050      1054      1120      1054      1037      1062       958       971       939       968       991      1002      1020      1042
dram[5]:       1042      1024      1050      1048      1021      1029      1042      1032       949       951       922       910       993       986      1003      1018
maximum mf latency per bank:
dram[0]:       3439      5277      6313      4780      3621      5419      6022      6330      6467      3547      5184      6333      6581      5184      4930      7927
dram[1]:       7511      4710      5146      5508      5393      5685      6016      7315      5989      3554      6471      7663      5543      5839      7497      6237
dram[2]:       6055      4411      4640      7603      5149      6070      6592      7045      6075      7256      3955      5495      4926      7281      6119      6925
dram[3]:       5298      6587      5330      5300      6630      3220      7165      6582      6813      6340      3206      7146      8320      5317      5215      7593
dram[4]:       4366      5894      4214      5021      5598      5462      5647      9242      5113      7629      4321      4862      5810      6616      5787      5320
dram[5]:       8015      7963      5448      6515      5448      6708      6217      6063      5493      3439      7360      5814      5131      4043      5251      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=472602 n_act=113772 n_pre=113759 n_req=171095 n_req_1=75190 n_req_2=31685 n_req_3=64220 n_rd=276430 n_write=66214 bw_util=0.6553 bw_util_1=0.2884 bw_util_2=0.1207 bw_util_3=0.2463 blp=8.693509 blp_1= 4.519320 blp_2= 2.032660 blp_3= 3.072762
 n_activity=1040618 dram_eff=0.6567 dram_eff_1=0.289 dram_eff_2=0.1209 dram_eff_3=0.2468
bk0: 18454a 494939i bk1: 18688a 473320i bk2: 21320a 397824i bk3: 20460a 393765i bk4: 11774a 630805i bk5: 12128a 614283i bk6: 21267a 353647i bk7: 21093a 322899i bk8: 17116a 515897i bk9: 16694a 519343i bk10: 14130a 570836i bk11: 14370a 553545i bk12: 20696a 388377i bk13: 20720a 357649i bk14: 13960a 526885i bk15: 13560a 527317i 
bw_dist = 0.288	0.121	0.246	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5106
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=468574 n_act=115776 n_pre=115761 n_req=171070 n_req_1=75331 n_req_2=31738 n_req_3=64001 n_rd=276998 n_write=65668 bw_util=0.6553 bw_util_1=0.2889 bw_util_2=0.1209 bw_util_3=0.2455 blp=8.833746 blp_1= 4.537833 blp_2= 2.071504 blp_3= 3.134346
 n_activity=1040144 dram_eff=0.657 dram_eff_1=0.2897 dram_eff_2=0.1212 dram_eff_3=0.2461
bk0: 18530a 483549i bk1: 18822a 461826i bk2: 21256a 384860i bk3: 20640a 381833i bk4: 11744a 625746i bk5: 12148a 604501i bk6: 21044a 350670i bk7: 21190a 316085i bk8: 17080a 508983i bk9: 16826a 504328i bk10: 14184a 562846i bk11: 14512a 546778i bk12: 20878a 373509i bk13: 20852a 345284i bk14: 13706a 523384i bk15: 13586a 524956i 
bw_dist = 0.289	0.121	0.245	0.342	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6529
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=471219 n_act=114341 n_pre=114326 n_req=171211 n_req_1=75152 n_req_2=31814 n_req_3=64245 n_rd=276688 n_write=66203 bw_util=0.6558 bw_util_1=0.2882 bw_util_2=0.1212 bw_util_3=0.2464 blp=8.725520 blp_1= 4.529293 blp_2= 2.051402 blp_3= 3.088259
 n_activity=1040454 dram_eff=0.6572 dram_eff_1=0.2889 dram_eff_2=0.1214 dram_eff_3=0.247
bk0: 18632a 486063i bk1: 18926a 458599i bk2: 20902a 402142i bk3: 20728a 387245i bk4: 11702a 634652i bk5: 12312a 610525i bk6: 21200a 354230i bk7: 21170a 322826i bk8: 16958a 519812i bk9: 16946a 508993i bk10: 14210a 564830i bk11: 14464a 558775i bk12: 20596a 389907i bk13: 20818a 345571i bk14: 13688a 531792i bk15: 13436a 533580i 
bw_dist = 0.288	0.121	0.246	0.342	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5003
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=471234 n_act=114481 n_pre=114465 n_req=171046 n_req_1=75351 n_req_2=31721 n_req_3=63974 n_rd=276914 n_write=65683 bw_util=0.6551 bw_util_1=0.289 bw_util_2=0.1208 bw_util_3=0.2453 blp=8.699424 blp_1= 4.505083 blp_2= 2.034606 blp_3= 3.066373
 n_activity=1040346 dram_eff=0.6567 dram_eff_1=0.2897 dram_eff_2=0.1211 dram_eff_3=0.2459
bk0: 18756a 488090i bk1: 19022a 463991i bk2: 21036a 399421i bk3: 20834a 386498i bk4: 11726a 624731i bk5: 12288a 609110i bk6: 21284a 357139i bk7: 21070a 325242i bk8: 16932a 518034i bk9: 16820a 510474i bk10: 14388a 571699i bk11: 14452a 555554i bk12: 20686a 388772i bk13: 20790a 362456i bk14: 13706a 532189i bk15: 13124a 545049i 
bw_dist = 0.289	0.121	0.245	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3586
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=469945 n_act=115028 n_pre=115017 n_req=171159 n_req_1=75214 n_req_2=31713 n_req_3=64232 n_rd=276544 n_write=66243 bw_util=0.6556 bw_util_1=0.2884 bw_util_2=0.1208 bw_util_3=0.2463 blp=8.800568 blp_1= 4.564744 blp_2= 2.051151 blp_3= 3.128896
 n_activity=1040830 dram_eff=0.6568 dram_eff_1=0.289 dram_eff_2=0.121 dram_eff_3=0.2468
bk0: 18588a 486785i bk1: 19070a 450123i bk2: 20972a 397047i bk3: 20358a 393475i bk4: 12132a 606912i bk5: 12220a 608524i bk6: 21142a 348595i bk7: 21197a 317458i bk8: 16950a 520405i bk9: 16744a 508641i bk10: 14362a 555278i bk11: 14424a 551161i bk12: 20802a 372627i bk13: 20581a 352058i bk14: 13824a 524912i bk15: 13178a 535403i 
bw_dist = 0.288	0.121	0.246	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5017
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=468994 n_act=115661 n_pre=115648 n_req=171006 n_req_1=75319 n_req_2=31714 n_req_3=63973 n_rd=276814 n_write=65660 bw_util=0.655 bw_util_1=0.2889 bw_util_2=0.1208 bw_util_3=0.2453 blp=8.794540 blp_1= 4.527437 blp_2= 2.044507 blp_3= 3.122325
 n_activity=1040429 dram_eff=0.6565 dram_eff_1=0.2895 dram_eff_2=0.1211 dram_eff_3=0.2459
bk0: 18502a 485171i bk1: 19188a 458227i bk2: 20836a 400009i bk3: 20542a 388937i bk4: 12128a 609689i bk5: 12296a 608006i bk6: 21084a 347217i bk7: 21296a 317641i bk8: 17028a 509887i bk9: 16672a 506384i bk10: 14400a 557364i bk11: 14658a 548787i bk12: 20748a 374432i bk13: 20656a 353971i bk14: 13626a 535019i bk15: 13154a 538187i 
bw_dist = 0.289	0.121	0.245	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83014, Miss = 69388, Miss_rate = 0.836, Pending_hits = 679, Reservation_fails = 191604
L2_cache_bank[1]: Access = 82965, Miss = 68886, Miss_rate = 0.830, Pending_hits = 671, Reservation_fails = 212092
L2_cache_bank[2]: Access = 82834, Miss = 69233, Miss_rate = 0.836, Pending_hits = 728, Reservation_fails = 210588
L2_cache_bank[3]: Access = 82490, Miss = 69303, Miss_rate = 0.840, Pending_hits = 647, Reservation_fails = 235009
L2_cache_bank[4]: Access = 82971, Miss = 68971, Miss_rate = 0.831, Pending_hits = 668, Reservation_fails = 187444
L2_cache_bank[5]: Access = 83170, Miss = 69432, Miss_rate = 0.835, Pending_hits = 697, Reservation_fails = 209725
L2_cache_bank[6]: Access = 82421, Miss = 69289, Miss_rate = 0.841, Pending_hits = 689, Reservation_fails = 171646
L2_cache_bank[7]: Access = 82755, Miss = 69229, Miss_rate = 0.837, Pending_hits = 749, Reservation_fails = 190689
L2_cache_bank[8]: Access = 84395, Miss = 69417, Miss_rate = 0.823, Pending_hits = 681, Reservation_fails = 180634
L2_cache_bank[9]: Access = 82809, Miss = 68915, Miss_rate = 0.832, Pending_hits = 685, Reservation_fails = 212343
L2_cache_bank[10]: Access = 82829, Miss = 69203, Miss_rate = 0.835, Pending_hits = 761, Reservation_fails = 175844
L2_cache_bank[11]: Access = 82366, Miss = 69263, Miss_rate = 0.841, Pending_hits = 685, Reservation_fails = 189814
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83014, Miss = 69388 (0.836), PendingHit = 679 (0.00818)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82965, Miss = 68886 (0.83), PendingHit = 671 (0.00809)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82834, Miss = 69233 (0.836), PendingHit = 728 (0.00879)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82490, Miss = 69303 (0.84), PendingHit = 647 (0.00784)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82971, Miss = 68971 (0.831), PendingHit = 668 (0.00805)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83170, Miss = 69432 (0.835), PendingHit = 697 (0.00838)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82421, Miss = 69289 (0.841), PendingHit = 689 (0.00836)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82755, Miss = 69229 (0.837), PendingHit = 749 (0.00905)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84395, Miss = 69417 (0.823), PendingHit = 681 (0.00807)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82809, Miss = 68915 (0.832), PendingHit = 685 (0.00827)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82829, Miss = 69203 (0.835), PendingHit = 761 (0.00919)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82366, Miss = 69263 (0.841), PendingHit = 685 (0.00832)
L2 Cache Total Miss Rate = 0.835
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.618
Stream 3: L2 Cache Miss Rate = 0.928
Stream 1: Accesses  = 323221
Stream 1: Misses  = 322859
Stream 2: Accesses  = 298877
Stream 2: Misses  = 184647
Stream 3: Accesses  = 696142
Stream 3: Misses  = 645882
Stream 1+2: Accesses  = 622098
Stream 1+2: Misses  = 507506
Stream 1+2+3: Accesses  = 1318240
Stream 1+2+3: Misses  = 1153388
Total Accesses  = 995019
MPKI-CORES
CORE_L2MPKI_0	1.594
CORE_L2MPKI_1	1.593
CORE_L2MPKI_2	1.594
CORE_L2MPKI_3	1.595
CORE_L2MPKI_4	1.595
CORE_L2MPKI_5	1.594
CORE_L2MPKI_6	1.594
CORE_L2MPKI_7	1.594
CORE_L2MPKI_8	1.594
CORE_L2MPKI_9	1.595
CORE_L2MPKI_10	1.593
CORE_L2MPKI_11	1.594
CORE_L2MPKI_12	1.593
CORE_L2MPKI_13	1.594
CORE_L2MPKI_14	1.595
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.594
CORE_L2MPKI_17	1.594
CORE_L2MPKI_18	1.594
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	2.960
CORE_L2MPKI_21	3.340
CORE_L2MPKI_22	3.013
CORE_L2MPKI_23	3.099
CORE_L2MPKI_24	3.372
CORE_L2MPKI_25	2.940
CORE_L2MPKI_26	2.837
CORE_L2MPKI_27	2.979
CORE_L2MPKI_28	3.062
CORE_L2MPKI_29	2.842
CORE_L2MPKI_30	3.222
CORE_L2MPKI_31	3.143
CORE_L2MPKI_32	2.807
CORE_L2MPKI_33	3.227
CORE_L2MPKI_34	3.559
CORE_L2MPKI_35	3.060
CORE_L2MPKI_36	3.061
CORE_L2MPKI_37	3.247
CORE_L2MPKI_38	2.952
CORE_L2MPKI_39	2.784
CORE_L2MPKI_40	1.877
CORE_L2MPKI_41	1.810
CORE_L2MPKI_42	1.853
CORE_L2MPKI_43	1.819
CORE_L2MPKI_44	1.730
CORE_L2MPKI_45	1.719
CORE_L2MPKI_46	1.788
CORE_L2MPKI_47	1.684
CORE_L2MPKI_48	1.751
CORE_L2MPKI_49	1.748
CORE_L2MPKI_50	1.639
CORE_L2MPKI_51	1.827
CORE_L2MPKI_52	1.752
CORE_L2MPKI_53	1.816
CORE_L2MPKI_54	1.840
CORE_L2MPKI_55	1.789
CORE_L2MPKI_56	1.700
CORE_L2MPKI_57	1.761
CORE_L2MPKI_58	1.728
CORE_L2MPKI_59	1.726
Avg_MPKI_Stream1= 1.594
Avg_MPKI_Stream2= 3.075
Avg_MPKI_Stream3= 1.768
MISSES-CORES
CORE_MISSES_0	16125
CORE_MISSES_1	16827
CORE_MISSES_2	16097
CORE_MISSES_3	16217
CORE_MISSES_4	16801
CORE_MISSES_5	16196
CORE_MISSES_6	16143
CORE_MISSES_7	16825
CORE_MISSES_8	16134
CORE_MISSES_9	16149
CORE_MISSES_10	16065
CORE_MISSES_11	15465
CORE_MISSES_12	16143
CORE_MISSES_13	16137
CORE_MISSES_14	16147
CORE_MISSES_15	15606
CORE_MISSES_16	15494
CORE_MISSES_17	16119
CORE_MISSES_18	16103
CORE_MISSES_19	16066
CORE_MISSES_20	9698
CORE_MISSES_21	9323
CORE_MISSES_22	8789
CORE_MISSES_23	8643
CORE_MISSES_24	8954
CORE_MISSES_25	9103
CORE_MISSES_26	9873
CORE_MISSES_27	9745
CORE_MISSES_28	9028
CORE_MISSES_29	9236
CORE_MISSES_30	9397
CORE_MISSES_31	9617
CORE_MISSES_32	9640
CORE_MISSES_33	8727
CORE_MISSES_34	9176
CORE_MISSES_35	9342
CORE_MISSES_36	8976
CORE_MISSES_37	8940
CORE_MISSES_38	9331
CORE_MISSES_39	9109
CORE_MISSES_40	16798
CORE_MISSES_41	15298
CORE_MISSES_42	17282
CORE_MISSES_43	16265
CORE_MISSES_44	16406
CORE_MISSES_45	16049
CORE_MISSES_46	16572
CORE_MISSES_47	15308
CORE_MISSES_48	15737
CORE_MISSES_49	16064
CORE_MISSES_50	15078
CORE_MISSES_51	16172
CORE_MISSES_52	15541
CORE_MISSES_53	16204
CORE_MISSES_54	16190
CORE_MISSES_55	15568
CORE_MISSES_56	16588
CORE_MISSES_57	17277
CORE_MISSES_58	16715
CORE_MISSES_59	15911
L2_MISSES = 830529
L2_total_cache_accesses = 995019
L2_total_cache_misses = 830529
L2_total_cache_miss_rate = 0.8347
L2_total_cache_pending_hits = 8340
L2_total_cache_reservation_fails = 2367432
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1701079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1591
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2312
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 103470
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4962
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46478
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 110033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 195664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 549043
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 781
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 82
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4965
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4172106
icnt_total_pkts_simt_to_mem=1782074
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     256.3670
gpu_ipc_2 =      76.3833
gpu_ipc_3 =     231.4340
gpu_tot_sim_cycle_stream_1 = 789980
gpu_tot_sim_cycle_stream_2 = 789979
gpu_tot_sim_cycle_stream_3 = 789982
gpu_sim_insn_1 = 202524800
gpu_sim_insn_2 = 60341184
gpu_sim_insn_3 = 182828696
gpu_sim_cycle = 789983
gpu_sim_insn = 445694680
gpu_ipc =     564.1826
gpu_tot_sim_cycle = 789983
gpu_tot_sim_insn = 445694680
gpu_tot_ipc =     564.1826
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4660001
gpu_stall_icnt2sh    = 997905
gpu_total_sim_rate=233715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7338590
	L1I_total_cache_misses = 11356
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16138, Miss = 16138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683806
	L1D_cache_core[1]: Access = 16843, Miss = 16843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673667
	L1D_cache_core[2]: Access = 16120, Miss = 16120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701497
	L1D_cache_core[3]: Access = 16241, Miss = 16241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675577
	L1D_cache_core[4]: Access = 16817, Miss = 16817, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708812
	L1D_cache_core[5]: Access = 16214, Miss = 16214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704846
	L1D_cache_core[6]: Access = 16165, Miss = 16165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 705265
	L1D_cache_core[7]: Access = 16849, Miss = 16849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 697551
	L1D_cache_core[8]: Access = 16152, Miss = 16152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 680225
	L1D_cache_core[9]: Access = 16174, Miss = 16174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704985
	L1D_cache_core[10]: Access = 16081, Miss = 16081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701338
	L1D_cache_core[11]: Access = 15498, Miss = 15498, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 699825
	L1D_cache_core[12]: Access = 16170, Miss = 16170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674407
	L1D_cache_core[13]: Access = 16155, Miss = 16155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 692729
	L1D_cache_core[14]: Access = 16165, Miss = 16165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691525
	L1D_cache_core[15]: Access = 15631, Miss = 15631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675899
	L1D_cache_core[16]: Access = 15511, Miss = 15511, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685623
	L1D_cache_core[17]: Access = 16151, Miss = 16151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 711159
	L1D_cache_core[18]: Access = 16124, Miss = 16124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707439
	L1D_cache_core[19]: Access = 16082, Miss = 16082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679550
	L1D_cache_core[20]: Access = 7670, Miss = 7670, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8791
	L1D_cache_core[21]: Access = 6569, Miss = 6569, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13460
	L1D_cache_core[22]: Access = 6814, Miss = 6814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13673
	L1D_cache_core[23]: Access = 6554, Miss = 6554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13591
	L1D_cache_core[24]: Access = 6320, Miss = 6320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19166
	L1D_cache_core[25]: Access = 7247, Miss = 7247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11666
	L1D_cache_core[26]: Access = 8158, Miss = 8158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5867
	L1D_cache_core[27]: Access = 7681, Miss = 7681, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7125
	L1D_cache_core[28]: Access = 6927, Miss = 6927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12965
	L1D_cache_core[29]: Access = 7677, Miss = 7677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11437
	L1D_cache_core[30]: Access = 6860, Miss = 6860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13434
	L1D_cache_core[31]: Access = 7215, Miss = 7215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11628
	L1D_cache_core[32]: Access = 8099, Miss = 8099, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6731
	L1D_cache_core[33]: Access = 6375, Miss = 6375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14317
	L1D_cache_core[34]: Access = 6030, Miss = 6030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18372
	L1D_cache_core[35]: Access = 7199, Miss = 7199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15092
	L1D_cache_core[36]: Access = 6858, Miss = 6858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11610
	L1D_cache_core[37]: Access = 6435, Miss = 6435, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12585
	L1D_cache_core[38]: Access = 7425, Miss = 7425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11726
	L1D_cache_core[39]: Access = 7665, Miss = 7665, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6534
	L1D_cache_core[40]: Access = 33661, Miss = 18379, Miss_rate = 0.546, Pending_hits = 1222, Reservation_fails = 457018
	L1D_cache_core[41]: Access = 31800, Miss = 17677, Miss_rate = 0.556, Pending_hits = 1154, Reservation_fails = 470162
	L1D_cache_core[42]: Access = 35088, Miss = 18414, Miss_rate = 0.525, Pending_hits = 684, Reservation_fails = 464305
	L1D_cache_core[43]: Access = 33631, Miss = 18674, Miss_rate = 0.555, Pending_hits = 924, Reservation_fails = 484859
	L1D_cache_core[44]: Access = 35659, Miss = 19535, Miss_rate = 0.548, Pending_hits = 192, Reservation_fails = 471088
	L1D_cache_core[45]: Access = 35149, Miss = 19350, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 494120
	L1D_cache_core[46]: Access = 34897, Miss = 19171, Miss_rate = 0.549, Pending_hits = 15, Reservation_fails = 519499
	L1D_cache_core[47]: Access = 34210, Miss = 18592, Miss_rate = 0.543, Pending_hits = 117, Reservation_fails = 469100
	L1D_cache_core[48]: Access = 33829, Miss = 18630, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 480329
	L1D_cache_core[49]: Access = 34590, Miss = 18288, Miss_rate = 0.529, Pending_hits = 318, Reservation_fails = 495049
	L1D_cache_core[50]: Access = 34559, Miss = 17548, Miss_rate = 0.508, Pending_hits = 771, Reservation_fails = 460291
	L1D_cache_core[51]: Access = 33327, Miss = 18489, Miss_rate = 0.555, Pending_hits = 817, Reservation_fails = 468119
	L1D_cache_core[52]: Access = 33394, Miss = 18395, Miss_rate = 0.551, Pending_hits = 7, Reservation_fails = 489077
	L1D_cache_core[53]: Access = 33586, Miss = 18471, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 490201
	L1D_cache_core[54]: Access = 33087, Miss = 18191, Miss_rate = 0.550, Pending_hits = 662, Reservation_fails = 465910
	L1D_cache_core[55]: Access = 32725, Miss = 17879, Miss_rate = 0.546, Pending_hits = 773, Reservation_fails = 471283
	L1D_cache_core[56]: Access = 36702, Miss = 19636, Miss_rate = 0.535, Pending_hits = 220, Reservation_fails = 474020
	L1D_cache_core[57]: Access = 36884, Miss = 19553, Miss_rate = 0.530, Pending_hits = 1412, Reservation_fails = 411883
	L1D_cache_core[58]: Access = 36387, Miss = 19018, Miss_rate = 0.523, Pending_hits = 800, Reservation_fails = 444127
	L1D_cache_core[59]: Access = 34680, Miss = 19110, Miss_rate = 0.551, Pending_hits = 322, Reservation_fails = 490157
	L1D_total_cache_accesses = 1152904
	L1D_total_cache_misses = 838059
	L1D_total_cache_miss_rate = 0.7269
	L1D_total_cache_pending_hits = 10431
	L1D_total_cache_reservation_fails = 23566092
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 110851
	L1C_total_cache_misses = 3701
	L1C_total_cache_miss_rate = 0.0334
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 40169
L1T_cache:
	L1T_total_cache_accesses = 431820
	L1T_total_cache_misses = 154910
	L1T_total_cache_miss_rate = 0.3587
	L1T_total_cache_pending_hits = 276910
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20458009
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107150
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3701
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 40169
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 276910
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 154910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 199702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3108083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7327234
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11356
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20007, 19910, 20065, 19910, 19898, 19717, 19898, 19619, 19890, 19619, 19767, 19607, 19696, 19616, 19619, 19425, 
gpgpu_n_tot_thrd_icount = 462401984
gpgpu_n_tot_w_icount = 14450062
gpgpu_n_stall_shd_mem = 26632030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 638238
gpgpu_n_mem_write_global = 199611
gpgpu_n_mem_texture = 154910
gpgpu_n_mem_const = 1869
gpgpu_n_load_insn  = 27523360
gpgpu_n_store_insn = 6236736
gpgpu_n_shmem_insn = 38628296
gpgpu_n_tex_insn = 2061376
gpgpu_n_const_mem_insn = 2191488
gpgpu_n_param_mem_insn = 1355744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 40169
gpgpu_stall_shd_mem[c_mem][bk_conf] = 40169
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23570902
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38259796	W0_Idle:1559855	W0_Scoreboard:40527067	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:558772	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13892470
Warp Occupancy Distribution:
Stall:19039799	W0_Idle:966459	W0_Scoreboard:5259429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6333633
Warp Occupancy Distribution:
Stall:3352761	W0_Idle:558408	W0_Scoreboard:25782159	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1905992
warp_utilization0: 0.152443
warp_utilization1: 0.200436
warp_utilization2: 0.060318
traffic_breakdown_coretomem[CONST_ACC_R] = 14952 {8:1869,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5105904 {8:638238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26763800 {40:3134,72:1288,136:195189,}
traffic_breakdown_coretomem[INST_ACC_R] = 7840 {8:980,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1239280 {8:154910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 134568 {72:1869,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86704624 {136:637534,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1595032 {8:199379,}
traffic_breakdown_memtocore[INST_ACC_R] = 133280 {136:980,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 21067760 {136:154910,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1056 
averagemflatency_1 = 1223 
averagemflatency_2= 846 
averagemflatency_3 = 1081 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 82 
max_icnt2mem_latency = 8219 
max_icnt2sh_latency = 789982 
mrq_lat_table:310023 	9691 	17674 	37117 	102598 	150962 	189005 	157389 	53195 	1773 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1317 	2658 	4556 	14881 	81824 	388291 	477811 	22115 	237 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42579 	15972 	24076 	49743 	102140 	239291 	381997 	136606 	2683 	177 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	379322 	402170 	12742 	79 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	64192 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	312 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        28        27        13        12        14        12        14        14         8        10 
dram[1]:        20        22        31        30        20        14        26        24        12        14        18        16        24        12        10        10 
dram[2]:        21        22        32        30        20        24        28        27        14        12        16        22        13        13        12        18 
dram[3]:        20        26        32        30        20        24        36        26        18        10        14        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        36        18        10        18        16        12        14        14        10        22 
dram[5]:        25        21        23        30        20        18        22        29        10        13        18        18        16        12        10        10 
maximum service time to same row:
dram[0]:      1260      1780      1344      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      2178      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1335      2069      1415      1675      1811      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1040      1696      1694      1892      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.559525  1.511539  1.529156  1.525650  1.415905  1.391779  1.605505  1.587269  1.474489  1.475078  1.513518  1.449992  1.538664  1.530800  1.440256  1.453331 
dram[1]:  1.528034  1.482299  1.508937  1.478898  1.401544  1.374543  1.572763  1.528957  1.446282  1.444706  1.491356  1.440525  1.547784  1.498027  1.424852  1.427099 
dram[2]:  1.538729  1.541469  1.530401  1.500533  1.407897  1.400588  1.601785  1.588264  1.459955  1.453578  1.498500  1.479234  1.545400  1.517225  1.437500  1.397260 
dram[3]:  1.541071  1.535794  1.512333  1.502772  1.400348  1.395084  1.578820  1.563072  1.465464  1.448171  1.510177  1.469305  1.539459  1.540560  1.444982  1.403114 
dram[4]:  1.509397  1.523711  1.507478  1.500420  1.393816  1.405461  1.574445  1.564381  1.478970  1.474341  1.465634  1.460649  1.521005  1.513376  1.446029  1.416723 
dram[5]:  1.491694  1.524529  1.503128  1.498927  1.390397  1.396036  1.562688  1.543816  1.460260  1.445887  1.465999  1.460267  1.520910  1.498477  1.441408  1.402159 
average row locality = 1029434/689072 = 1.493943
average row locality_1 = 454696/308129 = 1.475668
average row locality_2 = 190141/155448 = 1.223181
average row locality_3 = 384597/225495 = 1.705568
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9227      9347     10666     10232      5887      6064     10637     10547      8558      8347      7065      7186     10348     10360      6981      6780 
dram[1]:      9265      9412     10631     10320      5872      6074     10525     10597      8543      8413      7092      7256     10439     10426      6854      6793 
dram[2]:      9318      9464     10451     10372      5851      6156     10600     10585      8479      8474      7106      7232     10299     10412      6847      6719 
dram[3]:      9379      9511     10519     10418      5864      6144     10645     10543      8466      8412      7194      7226     10347     10396      6853      6562 
dram[4]:      9294      9535     10491     10181      6067      6110     10573     10599      8475      8373      7182      7213     10402     10295      6914      6590 
dram[5]:      9252      9594     10419     10280      6065      6148     10544     10649      8514      8337      7201      7329     10375     10332      6814      6578 
total reads: 830313
bank skew: 10666/5851 = 1.82
chip skew: 138512/138232 = 1.00
number of total write accesses:
dram[0]:      2209      2183      2374      2320      1395      1453      2491      2494      2048      2011      1892      1876      2486      2488      1806      1815 
dram[1]:      2154      2145      2372      2295      1388      1453      2446      2446      2040      2025      1880      1851      2485      2484      1793      1791 
dram[2]:      2185      2245      2386      2310      1387      1466      2501      2488      2021      2048      1882      1886      2483      2495      1805      1747 
dram[3]:      2159      2224      2358      2321      1388      1462      2447      2451      2015      2039      1858      1869      2472      2480      1801      1729 
dram[4]:      2191      2257      2314      2312      1461      1457      2478      2498      2039      2027      1902      1881      2487      2495      1809      1746 
dram[5]:      2152      2215      2317      2304      1465      1459      2457      2458      2032      2017      1876      1859      2464      2465      1785      1734 
total reads: 199210
bank skew: 2501/1387 = 1.80
chip skew: 33354/33048 = 1.01
average mf latency per bank:
dram[0]:       1025      1033      1050      1059      1004      1026      1027      1046       966       959       933       958       984       996      1008      1009
dram[1]:       1131      1131      1136      1160      1085      1129      1096      1134      1018      1043       991      1029      1070      1101      1065      1102
dram[2]:       1036      1055      1054      1044      1001      1016      1028      1039       958       963       969       957       982      1004      1031      1034
dram[3]:        977      1025      1010      1027       988      1000       988      1015       920       936       894       925       948       973       986      1002
dram[4]:       1039      1059      1050      1054      1120      1054      1037      1062       958       971       939       968       991      1002      1020      1042
dram[5]:       1042      1024      1050      1048      1021      1029      1042      1032       949       951       922       910       993       986      1003      1018
maximum mf latency per bank:
dram[0]:       3439      5277      6313      4780      3621      5419      6022      6330      6467      3547      5184      6333      6581      5184      4930      7927
dram[1]:       7511      4710      5146      5508      5393      5685      6016      7315      5989      3554      6471      7663      5543      5839      7497      6237
dram[2]:       6055      4411      4640      7603      5149      6070      6592      7045      6075      7256      3955      5495      4926      7281      6119      6925
dram[3]:       5298      6587      5330      5300      6630      3220      7165      6582      6813      6340      3206      7146      8320      5317      5215      7593
dram[4]:       4366      5894      4214      5021      5598      5462      5647      9242      5113      7629      4321      4862      5810      6616      5787      5320
dram[5]:       8015      7963      5448      6515      5448      6708      6217      6063      5493      3439      7360      5814      5131      4043      5251      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=472602 n_act=113772 n_pre=113759 n_req=171095 n_req_1=75190 n_req_2=31685 n_req_3=64220 n_rd=276430 n_write=66214 bw_util=0.6553 bw_util_1=0.2884 bw_util_2=0.1207 bw_util_3=0.2463 blp=8.693509 blp_1= 4.519320 blp_2= 2.032660 blp_3= 3.072762
 n_activity=1040618 dram_eff=0.6567 dram_eff_1=0.289 dram_eff_2=0.1209 dram_eff_3=0.2468
bk0: 18454a 494939i bk1: 18688a 473320i bk2: 21320a 397824i bk3: 20460a 393765i bk4: 11774a 630805i bk5: 12128a 614283i bk6: 21267a 353647i bk7: 21093a 322899i bk8: 17116a 515897i bk9: 16694a 519343i bk10: 14130a 570836i bk11: 14370a 553545i bk12: 20696a 388377i bk13: 20720a 357649i bk14: 13960a 526885i bk15: 13560a 527317i 
bw_dist = 0.288	0.121	0.246	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5106
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=468574 n_act=115776 n_pre=115761 n_req=171070 n_req_1=75331 n_req_2=31738 n_req_3=64001 n_rd=276998 n_write=65668 bw_util=0.6553 bw_util_1=0.2889 bw_util_2=0.1209 bw_util_3=0.2455 blp=8.833746 blp_1= 4.537833 blp_2= 2.071504 blp_3= 3.134346
 n_activity=1040144 dram_eff=0.657 dram_eff_1=0.2897 dram_eff_2=0.1212 dram_eff_3=0.2461
bk0: 18530a 483549i bk1: 18822a 461826i bk2: 21256a 384860i bk3: 20640a 381833i bk4: 11744a 625746i bk5: 12148a 604501i bk6: 21044a 350670i bk7: 21190a 316085i bk8: 17080a 508983i bk9: 16826a 504328i bk10: 14184a 562846i bk11: 14512a 546778i bk12: 20878a 373509i bk13: 20852a 345284i bk14: 13706a 523384i bk15: 13586a 524956i 
bw_dist = 0.289	0.121	0.245	0.342	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6529
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=471219 n_act=114341 n_pre=114326 n_req=171211 n_req_1=75152 n_req_2=31814 n_req_3=64245 n_rd=276688 n_write=66203 bw_util=0.6558 bw_util_1=0.2882 bw_util_2=0.1212 bw_util_3=0.2464 blp=8.725520 blp_1= 4.529293 blp_2= 2.051402 blp_3= 3.088259
 n_activity=1040454 dram_eff=0.6572 dram_eff_1=0.2889 dram_eff_2=0.1214 dram_eff_3=0.247
bk0: 18632a 486063i bk1: 18926a 458599i bk2: 20902a 402142i bk3: 20728a 387245i bk4: 11702a 634652i bk5: 12312a 610525i bk6: 21200a 354230i bk7: 21170a 322826i bk8: 16958a 519812i bk9: 16946a 508993i bk10: 14210a 564830i bk11: 14464a 558775i bk12: 20596a 389907i bk13: 20818a 345571i bk14: 13688a 531792i bk15: 13436a 533580i 
bw_dist = 0.288	0.121	0.246	0.342	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5003
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=471234 n_act=114481 n_pre=114465 n_req=171046 n_req_1=75351 n_req_2=31721 n_req_3=63974 n_rd=276914 n_write=65683 bw_util=0.6551 bw_util_1=0.289 bw_util_2=0.1208 bw_util_3=0.2453 blp=8.699424 blp_1= 4.505083 blp_2= 2.034606 blp_3= 3.066373
 n_activity=1040346 dram_eff=0.6567 dram_eff_1=0.2897 dram_eff_2=0.1211 dram_eff_3=0.2459
bk0: 18756a 488090i bk1: 19022a 463991i bk2: 21036a 399421i bk3: 20834a 386498i bk4: 11726a 624731i bk5: 12288a 609110i bk6: 21284a 357139i bk7: 21070a 325242i bk8: 16932a 518034i bk9: 16820a 510474i bk10: 14388a 571699i bk11: 14452a 555554i bk12: 20686a 388772i bk13: 20790a 362456i bk14: 13706a 532189i bk15: 13124a 545049i 
bw_dist = 0.289	0.121	0.245	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3586
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=469945 n_act=115028 n_pre=115017 n_req=171159 n_req_1=75214 n_req_2=31713 n_req_3=64232 n_rd=276544 n_write=66243 bw_util=0.6556 bw_util_1=0.2884 bw_util_2=0.1208 bw_util_3=0.2463 blp=8.800568 blp_1= 4.564744 blp_2= 2.051151 blp_3= 3.128896
 n_activity=1040830 dram_eff=0.6568 dram_eff_1=0.289 dram_eff_2=0.121 dram_eff_3=0.2468
bk0: 18588a 486785i bk1: 19070a 450123i bk2: 20972a 397047i bk3: 20358a 393475i bk4: 12132a 606912i bk5: 12220a 608524i bk6: 21142a 348595i bk7: 21197a 317458i bk8: 16950a 520405i bk9: 16744a 508641i bk10: 14362a 555278i bk11: 14424a 551161i bk12: 20802a 372627i bk13: 20581a 352058i bk14: 13824a 524912i bk15: 13178a 535403i 
bw_dist = 0.288	0.121	0.246	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5017
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1042777 n_nop=468994 n_act=115661 n_pre=115648 n_req=171006 n_req_1=75319 n_req_2=31714 n_req_3=63973 n_rd=276814 n_write=65660 bw_util=0.655 bw_util_1=0.2889 bw_util_2=0.1208 bw_util_3=0.2453 blp=8.794540 blp_1= 4.527437 blp_2= 2.044507 blp_3= 3.122325
 n_activity=1040429 dram_eff=0.6565 dram_eff_1=0.2895 dram_eff_2=0.1211 dram_eff_3=0.2459
bk0: 18502a 485171i bk1: 19188a 458227i bk2: 20836a 400009i bk3: 20542a 388937i bk4: 12128a 609689i bk5: 12296a 608006i bk6: 21084a 347217i bk7: 21296a 317641i bk8: 17028a 509887i bk9: 16672a 506384i bk10: 14400a 557364i bk11: 14658a 548787i bk12: 20748a 374432i bk13: 20656a 353971i bk14: 13626a 535019i bk15: 13154a 538187i 
bw_dist = 0.289	0.121	0.245	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83014, Miss = 69388, Miss_rate = 0.836, Pending_hits = 679, Reservation_fails = 191604
L2_cache_bank[1]: Access = 82965, Miss = 68886, Miss_rate = 0.830, Pending_hits = 671, Reservation_fails = 212092
L2_cache_bank[2]: Access = 82834, Miss = 69233, Miss_rate = 0.836, Pending_hits = 728, Reservation_fails = 210588
L2_cache_bank[3]: Access = 82490, Miss = 69303, Miss_rate = 0.840, Pending_hits = 647, Reservation_fails = 235009
L2_cache_bank[4]: Access = 82971, Miss = 68971, Miss_rate = 0.831, Pending_hits = 668, Reservation_fails = 187444
L2_cache_bank[5]: Access = 83170, Miss = 69432, Miss_rate = 0.835, Pending_hits = 697, Reservation_fails = 209725
L2_cache_bank[6]: Access = 82421, Miss = 69289, Miss_rate = 0.841, Pending_hits = 689, Reservation_fails = 171646
L2_cache_bank[7]: Access = 82755, Miss = 69229, Miss_rate = 0.837, Pending_hits = 749, Reservation_fails = 190689
L2_cache_bank[8]: Access = 84395, Miss = 69417, Miss_rate = 0.823, Pending_hits = 681, Reservation_fails = 180634
L2_cache_bank[9]: Access = 82809, Miss = 68915, Miss_rate = 0.832, Pending_hits = 685, Reservation_fails = 212343
L2_cache_bank[10]: Access = 82829, Miss = 69203, Miss_rate = 0.835, Pending_hits = 761, Reservation_fails = 175844
L2_cache_bank[11]: Access = 82366, Miss = 69263, Miss_rate = 0.841, Pending_hits = 685, Reservation_fails = 189814
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83014, Miss = 69388 (0.836), PendingHit = 679 (0.00818)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82965, Miss = 68886 (0.83), PendingHit = 671 (0.00809)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82834, Miss = 69233 (0.836), PendingHit = 728 (0.00879)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82490, Miss = 69303 (0.84), PendingHit = 647 (0.00784)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82971, Miss = 68971 (0.831), PendingHit = 668 (0.00805)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83170, Miss = 69432 (0.835), PendingHit = 697 (0.00838)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82421, Miss = 69289 (0.841), PendingHit = 689 (0.00836)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82755, Miss = 69229 (0.837), PendingHit = 749 (0.00905)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 84395, Miss = 69417 (0.823), PendingHit = 681 (0.00807)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82809, Miss = 68915 (0.832), PendingHit = 685 (0.00827)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82829, Miss = 69203 (0.835), PendingHit = 761 (0.00919)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 82366, Miss = 69263 (0.841), PendingHit = 685 (0.00832)
L2 Cache Total Miss Rate = 0.835
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.618
Stream 3: L2 Cache Miss Rate = 0.928
Stream 1: Accesses  = 323221
Stream 1: Misses  = 322859
Stream 2: Accesses  = 298877
Stream 2: Misses  = 184647
Stream 3: Accesses  = 696142
Stream 3: Misses  = 645882
Stream 1+2: Accesses  = 622098
Stream 1+2: Misses  = 507506
Stream 1+2+3: Accesses  = 1318240
Stream 1+2+3: Misses  = 1153388
Total Accesses  = 995019
MPKI-CORES
CORE_L2MPKI_0	1.594
CORE_L2MPKI_1	1.593
CORE_L2MPKI_2	1.594
CORE_L2MPKI_3	1.595
CORE_L2MPKI_4	1.595
CORE_L2MPKI_5	1.594
CORE_L2MPKI_6	1.594
CORE_L2MPKI_7	1.594
CORE_L2MPKI_8	1.594
CORE_L2MPKI_9	1.595
CORE_L2MPKI_10	1.593
CORE_L2MPKI_11	1.594
CORE_L2MPKI_12	1.593
CORE_L2MPKI_13	1.594
CORE_L2MPKI_14	1.595
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.594
CORE_L2MPKI_17	1.594
CORE_L2MPKI_18	1.594
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	2.960
CORE_L2MPKI_21	3.340
CORE_L2MPKI_22	3.013
CORE_L2MPKI_23	3.099
CORE_L2MPKI_24	3.372
CORE_L2MPKI_25	2.940
CORE_L2MPKI_26	2.837
CORE_L2MPKI_27	2.979
CORE_L2MPKI_28	3.062
CORE_L2MPKI_29	2.842
CORE_L2MPKI_30	3.222
CORE_L2MPKI_31	3.143
CORE_L2MPKI_32	2.807
CORE_L2MPKI_33	3.227
CORE_L2MPKI_34	3.559
CORE_L2MPKI_35	3.060
CORE_L2MPKI_36	3.061
CORE_L2MPKI_37	3.247
CORE_L2MPKI_38	2.952
CORE_L2MPKI_39	2.784
CORE_L2MPKI_40	1.877
CORE_L2MPKI_41	1.810
CORE_L2MPKI_42	1.853
CORE_L2MPKI_43	1.819
CORE_L2MPKI_44	1.730
CORE_L2MPKI_45	1.719
CORE_L2MPKI_46	1.788
CORE_L2MPKI_47	1.684
CORE_L2MPKI_48	1.751
CORE_L2MPKI_49	1.748
CORE_L2MPKI_50	1.639
CORE_L2MPKI_51	1.827
CORE_L2MPKI_52	1.752
CORE_L2MPKI_53	1.816
CORE_L2MPKI_54	1.840
CORE_L2MPKI_55	1.789
CORE_L2MPKI_56	1.700
CORE_L2MPKI_57	1.761
CORE_L2MPKI_58	1.728
CORE_L2MPKI_59	1.726
Avg_MPKI_Stream1= 1.594
Avg_MPKI_Stream2= 3.075
Avg_MPKI_Stream3= 1.768
MISSES-CORES
CORE_MISSES_0	16125
CORE_MISSES_1	16827
CORE_MISSES_2	16097
CORE_MISSES_3	16217
CORE_MISSES_4	16801
CORE_MISSES_5	16196
CORE_MISSES_6	16143
CORE_MISSES_7	16825
CORE_MISSES_8	16134
CORE_MISSES_9	16149
CORE_MISSES_10	16065
CORE_MISSES_11	15465
CORE_MISSES_12	16143
CORE_MISSES_13	16137
CORE_MISSES_14	16147
CORE_MISSES_15	15606
CORE_MISSES_16	15494
CORE_MISSES_17	16119
CORE_MISSES_18	16103
CORE_MISSES_19	16066
CORE_MISSES_20	9698
CORE_MISSES_21	9323
CORE_MISSES_22	8789
CORE_MISSES_23	8643
CORE_MISSES_24	8954
CORE_MISSES_25	9103
CORE_MISSES_26	9873
CORE_MISSES_27	9745
CORE_MISSES_28	9028
CORE_MISSES_29	9236
CORE_MISSES_30	9397
CORE_MISSES_31	9617
CORE_MISSES_32	9640
CORE_MISSES_33	8727
CORE_MISSES_34	9176
CORE_MISSES_35	9342
CORE_MISSES_36	8976
CORE_MISSES_37	8940
CORE_MISSES_38	9331
CORE_MISSES_39	9109
CORE_MISSES_40	16798
CORE_MISSES_41	15298
CORE_MISSES_42	17282
CORE_MISSES_43	16265
CORE_MISSES_44	16406
CORE_MISSES_45	16049
CORE_MISSES_46	16572
CORE_MISSES_47	15308
CORE_MISSES_48	15737
CORE_MISSES_49	16064
CORE_MISSES_50	15078
CORE_MISSES_51	16172
CORE_MISSES_52	15541
CORE_MISSES_53	16204
CORE_MISSES_54	16190
CORE_MISSES_55	15568
CORE_MISSES_56	16588
CORE_MISSES_57	17277
CORE_MISSES_58	16715
CORE_MISSES_59	15911
L2_MISSES = 830529
L2_total_cache_accesses = 995019
L2_total_cache_misses = 830529
L2_total_cache_miss_rate = 0.8347
L2_total_cache_pending_hits = 8340
L2_total_cache_reservation_fails = 2367432
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1701079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1591
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 146
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2312
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 103470
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4962
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46478
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 110033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 195664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 549043
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 781
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 82
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4965
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4172106
icnt_total_pkts_simt_to_mem=1782074
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     261.2902
gpu_ipc_2 =      75.9822
gpu_ipc_3 =     222.8675
gpu_tot_sim_cycle_stream_1 = 1191226
gpu_tot_sim_cycle_stream_2 = 1191223
gpu_tot_sim_cycle_stream_3 = 1191228
gpu_sim_insn_1 = 311255616
gpu_sim_insn_2 = 90511776
gpu_sim_insn_3 = 265486008
gpu_sim_cycle = 1191229
gpu_sim_insn = 667253400
gpu_ipc =     560.1386
gpu_tot_sim_cycle = 1191229
gpu_tot_sim_insn = 667253400
gpu_tot_ipc =     560.1386
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6969072
gpu_stall_icnt2sh    = 1420219
gpu_total_sim_rate=226187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10969553
	L1I_total_cache_misses = 12421
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24762, Miss = 24762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1056844
	L1D_cache_core[1]: Access = 25764, Miss = 25764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050767
	L1D_cache_core[2]: Access = 24667, Miss = 24667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075668
	L1D_cache_core[3]: Access = 25121, Miss = 25121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048530
	L1D_cache_core[4]: Access = 25524, Miss = 25524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082893
	L1D_cache_core[5]: Access = 25045, Miss = 25045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078084
	L1D_cache_core[6]: Access = 24890, Miss = 24890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079905
	L1D_cache_core[7]: Access = 25424, Miss = 25424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074236
	L1D_cache_core[8]: Access = 24935, Miss = 24935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1054232
	L1D_cache_core[9]: Access = 25187, Miss = 25187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078262
	L1D_cache_core[10]: Access = 25397, Miss = 25397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1069479
	L1D_cache_core[11]: Access = 24004, Miss = 24004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074783
	L1D_cache_core[12]: Access = 24514, Miss = 24514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050848
	L1D_cache_core[13]: Access = 24672, Miss = 24672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068845
	L1D_cache_core[14]: Access = 24959, Miss = 24959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1059116
	L1D_cache_core[15]: Access = 24432, Miss = 24432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1049291
	L1D_cache_core[16]: Access = 24200, Miss = 24200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1061222
	L1D_cache_core[17]: Access = 24289, Miss = 24289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1092731
	L1D_cache_core[18]: Access = 24765, Miss = 24765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078749
	L1D_cache_core[19]: Access = 24416, Miss = 24416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058086
	L1D_cache_core[20]: Access = 10828, Miss = 10828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15051
	L1D_cache_core[21]: Access = 10218, Miss = 10218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19092
	L1D_cache_core[22]: Access = 10374, Miss = 10374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21207
	L1D_cache_core[23]: Access = 9933, Miss = 9933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19796
	L1D_cache_core[24]: Access = 10369, Miss = 10369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22503
	L1D_cache_core[25]: Access = 10762, Miss = 10762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19023
	L1D_cache_core[26]: Access = 11083, Miss = 11083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14755
	L1D_cache_core[27]: Access = 11685, Miss = 11685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10200
	L1D_cache_core[28]: Access = 10675, Miss = 10675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17142
	L1D_cache_core[29]: Access = 10541, Miss = 10541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21828
	L1D_cache_core[30]: Access = 10487, Miss = 10487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19477
	L1D_cache_core[31]: Access = 10930, Miss = 10930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20040
	L1D_cache_core[32]: Access = 11173, Miss = 11173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15254
	L1D_cache_core[33]: Access = 9727, Miss = 9727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19990
	L1D_cache_core[34]: Access = 9694, Miss = 9694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22366
	L1D_cache_core[35]: Access = 10185, Miss = 10185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25467
	L1D_cache_core[36]: Access = 11236, Miss = 11236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11610
	L1D_cache_core[37]: Access = 10378, Miss = 10378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17455
	L1D_cache_core[38]: Access = 10990, Miss = 10990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19603
	L1D_cache_core[39]: Access = 11399, Miss = 11399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11537
	L1D_cache_core[40]: Access = 48192, Miss = 26392, Miss_rate = 0.548, Pending_hits = 1465, Reservation_fails = 615692
	L1D_cache_core[41]: Access = 45147, Miss = 24986, Miss_rate = 0.553, Pending_hits = 1420, Reservation_fails = 604785
	L1D_cache_core[42]: Access = 52126, Miss = 27748, Miss_rate = 0.532, Pending_hits = 1040, Reservation_fails = 657621
	L1D_cache_core[43]: Access = 49684, Miss = 27518, Miss_rate = 0.554, Pending_hits = 1409, Reservation_fails = 637104
	L1D_cache_core[44]: Access = 51219, Miss = 28107, Miss_rate = 0.549, Pending_hits = 311, Reservation_fails = 677477
	L1D_cache_core[45]: Access = 49869, Miss = 27390, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 668527
	L1D_cache_core[46]: Access = 51641, Miss = 28385, Miss_rate = 0.550, Pending_hits = 15, Reservation_fails = 722530
	L1D_cache_core[47]: Access = 49613, Miss = 27005, Miss_rate = 0.544, Pending_hits = 117, Reservation_fails = 623237
	L1D_cache_core[48]: Access = 49760, Miss = 27380, Miss_rate = 0.550, Pending_hits = 133, Reservation_fails = 684243
	L1D_cache_core[49]: Access = 48873, Miss = 26051, Miss_rate = 0.533, Pending_hits = 613, Reservation_fails = 665667
	L1D_cache_core[50]: Access = 49983, Miss = 25989, Miss_rate = 0.520, Pending_hits = 896, Reservation_fails = 636354
	L1D_cache_core[51]: Access = 48450, Miss = 26764, Miss_rate = 0.552, Pending_hits = 916, Reservation_fails = 649236
	L1D_cache_core[52]: Access = 47607, Miss = 26168, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 655985
	L1D_cache_core[53]: Access = 47241, Miss = 25962, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 684778
	L1D_cache_core[54]: Access = 49192, Miss = 27020, Miss_rate = 0.549, Pending_hits = 720, Reservation_fails = 636739
	L1D_cache_core[55]: Access = 48608, Miss = 26669, Miss_rate = 0.549, Pending_hits = 1225, Reservation_fails = 624959
	L1D_cache_core[56]: Access = 53786, Miss = 29056, Miss_rate = 0.540, Pending_hits = 220, Reservation_fails = 722841
	L1D_cache_core[57]: Access = 54304, Miss = 29146, Miss_rate = 0.537, Pending_hits = 1818, Reservation_fails = 577168
	L1D_cache_core[58]: Access = 52532, Miss = 27984, Miss_rate = 0.533, Pending_hits = 1437, Reservation_fails = 651139
	L1D_cache_core[59]: Access = 50952, Miss = 27887, Miss_rate = 0.547, Pending_hits = 556, Reservation_fails = 711856
	L1D_total_cache_accesses = 1708413
	L1D_total_cache_misses = 1253241
	L1D_total_cache_miss_rate = 0.7336
	L1D_total_cache_pending_hits = 14332
	L1D_total_cache_reservation_fails = 34813905
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 164807
	L1C_total_cache_misses = 4251
	L1C_total_cache_miss_rate = 0.0258
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44425
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 232048
	L1T_total_cache_miss_rate = 0.3582
	L1T_total_cache_pending_hits = 415682
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 951489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30136276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160556
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4251
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44425
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 415682
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 232048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 301752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4677629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10957132
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12421
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
32126, 31546, 32126, 31327, 31061, 30673, 31061, 30459, 29800, 29489, 29788, 29475, 29109, 29025, 29119, 28942, 
gpgpu_n_tot_thrd_icount = 691540544
gpgpu_n_tot_w_icount = 21610642
gpgpu_n_stall_shd_mem = 39442172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 951384
gpgpu_n_mem_write_global = 301670
gpgpu_n_mem_texture = 232048
gpgpu_n_mem_const = 2267
gpgpu_n_load_insn  = 40690928
gpgpu_n_store_insn = 9425344
gpgpu_n_shmem_insn = 56147488
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1986592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44425
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44425
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34821120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56266764	W0_Idle:1881939	W0_Scoreboard:63187214	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:810647	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20800916
Warp Occupancy Distribution:
Stall:29419048	W0_Idle:966611	W0_Scoreboard:7530175	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9733326
Warp Occupancy Distribution:
Stall:5011547	W0_Idle:861448	W0_Scoreboard:38917177	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.151185
warp_utilization1: 0.204271
warp_utilization2: 0.060001
traffic_breakdown_coretomem[CONST_ACC_R] = 18136 {8:2267,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7611072 {8:951384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40452176 {40:4701,72:1932,136:295037,}
traffic_breakdown_coretomem[INST_ACC_R] = 9280 {8:1160,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1856384 {8:232048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 163224 {72:2267,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129320496 {136:950886,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2411696 {8:301462,}
traffic_breakdown_memtocore[INST_ACC_R] = 157760 {136:1160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 31558528 {136:232048,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1056 
averagemflatency_1 = 1221 
averagemflatency_2= 852 
averagemflatency_3 = 1073 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 83 
max_icnt2mem_latency = 8219 
max_icnt2sh_latency = 1191228 
mrq_lat_table:467101 	14283 	26254 	55577 	154825 	228139 	284991 	237706 	80051 	2527 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1996 	3798 	6764 	22110 	122712 	586119 	707803 	34977 	380 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66263 	24315 	36946 	76644 	155432 	356667 	561667 	205282 	4767 	283 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	575453 	590779 	18855 	114 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	128818 	37457 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	579 	1794 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        28        27        13        12        14        12        14        14        12        10 
dram[1]:        20        22        31        30        20        14        26        24        12        14        18        16        24        12        10        12 
dram[2]:        21        22        32        30        20        24        28        27        14        12        16        22        13        13        12        18 
dram[3]:        20        26        32        30        20        24        36        26        18        10        14        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        36        18        10        18        16        12        14        14        12        22 
dram[5]:        25        21        23        30        20        18        22        29        12        13        18        18        16        12        10        10 
maximum service time to same row:
dram[0]:      1293      1780      1601      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      2178      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1335      2069      1415      1675      1811      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1056      1696      1694      1892      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.526150  1.495527  1.509867  1.502815  1.497169  1.467337  1.560556  1.546484  1.494706  1.477176  1.513931  1.470358  1.520065  1.508609  1.491187  1.484293 
dram[1]:  1.499411  1.456920  1.481387  1.465666  1.458758  1.419875  1.532322  1.504342  1.458688  1.436104  1.475849  1.432767  1.512851  1.474169  1.463365  1.449661 
dram[2]:  1.515407  1.502844  1.514081  1.482924  1.483556  1.466542  1.563130  1.548151  1.484106  1.460497  1.498145  1.482506  1.528635  1.506660  1.496382  1.462922 
dram[3]:  1.507899  1.494991  1.495771  1.470338  1.453958  1.453746  1.548509  1.519539  1.475195  1.450861  1.497587  1.472543  1.515349  1.504974  1.484429  1.463126 
dram[4]:  1.487829  1.487468  1.490462  1.486987  1.466895  1.462198  1.540920  1.532181  1.487165  1.474970  1.478416  1.471691  1.502672  1.494449  1.483135  1.469984 
dram[5]:  1.477006  1.482874  1.476915  1.477504  1.461042  1.442893  1.524890  1.513029  1.460279  1.446947  1.468357  1.456290  1.492945  1.475901  1.475798  1.452500 
average row locality = 1551461/1042442 = 1.488295
average row locality_1 = 699595/477048 = 1.466509
average row locality_2 = 285597/233775 = 1.221675
average row locality_3 = 566269/331619 = 1.707589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13305     13444     14910     14366     11376     11481     14046     13838     13050     12814     11380     11622     14207     14059     12180     12022 
dram[1]:     13437     13539     14806     14604     11263     11279     14008     14130     13062     12850     11427     11616     14246     14260     12175     11965 
dram[2]:     13412     13488     14489     14715     11354     11439     13857     14011     12924     12995     11536     11565     14010     14279     12050     12044 
dram[3]:     13508     13553     14731     14697     11151     11395     14186     14039     12925     12971     11593     11540     14197     14219     11997     11948 
dram[4]:     13380     13512     14788     14389     11432     11483     13992     13904     12979     12814     11503     11603     14249     14027     12176     11884 
dram[5]:     13368     13692     14677     14564     11373     11334     14026     14156     13049     12835     11493     11667     14204     14217     12167     11814 
total reads: 1250336
bank skew: 14910/11151 = 1.34
chip skew: 208667/208100 = 1.00
number of total write accesses:
dram[0]:      3126      3107      3299      3253      2639      2672      3362      3364      3190      3172      3019      3011      3483      3466      3050      3051 
dram[1]:      3106      3089      3301      3261      2621      2623      3367      3369      3198      3164      2997      2972      3473      3489      3044      3012 
dram[2]:      3112      3159      3306      3261      2630      2676      3364      3368      3183      3188      3006      3011      3473      3480      3048      3012 
dram[3]:      3102      3163      3308      3272      2570      2663      3373      3381      3162      3209      2992      2994      3475      3481      3019      3011 
dram[4]:      3123      3164      3260      3266      2681      2678      3368      3380      3186      3185      3020      3009      3466      3474      3038      3004 
dram[5]:      3111      3149      3269      3268      2673      2617      3373      3380      3182      3161      2988      2977      3466      3483      3049      2971 
total reads: 301221
bank skew: 3489/2570 = 1.36
chip skew: 50302/50086 = 1.00
average mf latency per bank:
dram[0]:       1013      1029      1031      1051       968       997       986      1007       924       929       915       936       970       984      1014      1038
dram[1]:       1137      1140      1142      1157      1075      1131      1074      1097      1020      1046      1017      1049      1079      1101      1126      1160
dram[2]:       1010      1041      1027      1024       959       972       981       992       919       922       936       933       963       984      1026      1034
dram[3]:        991      1057      1011      1050       957       985       960      1007       912       945       899       929       952       997      1022      1063
dram[4]:       1032      1055      1040      1050      1065      1026       997      1023       933       954       939       957       981       998      1046      1078
dram[5]:       1045      1043      1052      1062       987      1001      1014      1013       936       951       917       924       993       998      1033      1058
maximum mf latency per bank:
dram[0]:       7129      5277      6313      4780      6869      5419      6022      6330      6467      3651      6625      6333      6581      7687      4930      7927
dram[1]:       7511      6130      6315      6609      5853      7553      6810      7315      6617      4932      6471      7663      5543      5839      7497      6237
dram[2]:       6055      4411      7082      7603      5149      6070      6592      7045      6075      7256      3955      5495      5099      7281      6357      6925
dram[3]:       5298      6651      5330      5300      6630      4048      7165      7710      6813      8438      5788      7146      8320      5317      5215      7593
dram[4]:       6106      7674      5361      5021      5598      5462      5647      9242      6501      7629      7754      4862      5810      6616      5787      5320
dram[5]:       8015      7963      7270      6515      5448      6708      6217      8766      5761      6517      7360      6587      5131      4043      5975      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=713109 n_act=171665 n_pre=171649 n_req=257634 n_req_1=115643 n_req_2=47659 n_req_3=94332 n_rd=416154 n_write=99844 bw_util=0.6545 bw_util_1=0.2941 bw_util_2=0.1204 bw_util_3=0.2399 blp=8.655786 blp_1= 4.568332 blp_2= 2.030756 blp_3= 2.976104
 n_activity=1570086 dram_eff=0.6554 dram_eff_1=0.2946 dram_eff_2=0.1206 dram_eff_3=0.2403
bk0: 26606a 781188i bk1: 26888a 752932i bk2: 29818a 671516i bk3: 28732a 661214i bk4: 22750a 826964i bk5: 22958a 802177i bk6: 28090a 631266i bk7: 27672a 604015i bk8: 26086a 770954i bk9: 25626a 763379i bk10: 22760a 820461i bk11: 23244a 790843i bk12: 28410a 655792i bk13: 28114a 626946i bk14: 24356a 713499i bk15: 24044a 700360i 
bw_dist = 0.294	0.120	0.240	0.344	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4657
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=703913 n_act=175859 n_pre=175848 n_req=258028 n_req_1=115912 n_req_2=47672 n_req_3=94444 n_rd=417294 n_write=99507 bw_util=0.6555 bw_util_1=0.2948 bw_util_2=0.1204 bw_util_3=0.2402 blp=8.872495 blp_1= 4.603292 blp_2= 2.074266 blp_3= 3.087179
 n_activity=1569741 dram_eff=0.6566 dram_eff_1=0.2953 dram_eff_2=0.1206 dram_eff_3=0.2406
bk0: 26874a 759152i bk1: 27068a 729620i bk2: 29612a 644372i bk3: 29208a 632117i bk4: 22522a 815251i bk5: 22558a 787187i bk6: 28016a 612983i bk7: 28256a 574136i bk8: 26124a 747437i bk9: 25700a 735120i bk10: 22848a 801903i bk11: 23230a 779657i bk12: 28486a 634653i bk13: 28518a 597476i bk14: 24348a 696973i bk15: 23926a 686747i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6759
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=711848 n_act=172212 n_pre=172200 n_req=257704 n_req_1=115620 n_req_2=47742 n_req_3=94342 n_rd=416306 n_write=99855 bw_util=0.6546 bw_util_1=0.2941 bw_util_2=0.1206 bw_util_3=0.24 blp=8.670423 blp_1= 4.571239 blp_2= 2.047557 blp_3= 2.987167
 n_activity=1569953 dram_eff=0.6557 dram_eff_1=0.2946 dram_eff_2=0.1208 dram_eff_3=0.2403
bk0: 26822a 773477i bk1: 26976a 741201i bk2: 28978a 685367i bk3: 29430a 646955i bk4: 22708a 830439i bk5: 22874a 802067i bk6: 27714a 640005i bk7: 28020a 599475i bk8: 25848a 773769i bk9: 25976a 751913i bk10: 23070a 807157i bk11: 23130a 802693i bk12: 28020a 664753i bk13: 28558a 611109i bk14: 24098a 720871i bk15: 24084a 700375i 
bw_dist = 0.294	0.121	0.240	0.344	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4064
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=707916 n_act=173805 n_pre=173789 n_req=258080 n_req_1=116082 n_req_2=47596 n_req_3=94402 n_rd=417259 n_write=99652 bw_util=0.6556 bw_util_1=0.2953 bw_util_2=0.1202 bw_util_3=0.2401 blp=8.744865 blp_1= 4.584040 blp_2= 2.026328 blp_3= 3.020136
 n_activity=1569959 dram_eff=0.6566 dram_eff_1=0.2957 dram_eff_2=0.1204 dram_eff_3=0.2405
bk0: 27010a 763942i bk1: 27103a 740840i bk2: 29462a 662428i bk3: 29394a 640744i bk4: 22302a 829241i bk5: 22772a 798226i bk6: 28368a 622128i bk7: 28076a 580507i bk8: 25850a 765987i bk9: 25942a 740119i bk10: 23184a 810866i bk11: 23079a 792468i bk12: 28394a 647594i bk13: 28438a 615777i bk14: 23991a 721405i bk15: 23894a 702456i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4083
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=709366 n_act=173481 n_pre=173465 n_req=257671 n_req_1=115692 n_req_2=47637 n_req_3=94342 n_rd=416189 n_write=99920 bw_util=0.6546 bw_util_1=0.2943 bw_util_2=0.1203 bw_util_3=0.24 blp=8.755111 blp_1= 4.607823 blp_2= 2.048618 blp_3= 3.029473
 n_activity=1570363 dram_eff=0.6554 dram_eff_1=0.2946 dram_eff_2=0.1205 dram_eff_3=0.2403
bk0: 26759a 769394i bk1: 27022a 730441i bk2: 29576a 665587i bk3: 28778a 657705i bk4: 22862a 806169i bk5: 22958a 791511i bk6: 27982a 625700i bk7: 27806a 595689i bk8: 25955a 769183i bk9: 25628a 750329i bk10: 23002a 800163i bk11: 23201a 787223i bk12: 28492a 641936i bk13: 28050a 614716i bk14: 24350a 706960i bk15: 23768a 703509i 
bw_dist = 0.294	0.120	0.240	0.344	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4814
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=704835 n_act=175410 n_pre=175395 n_req=258024 n_req_1=115939 n_req_2=47641 n_req_3=94444 n_rd=417232 n_write=99549 bw_util=0.6555 bw_util_1=0.2949 bw_util_2=0.1203 bw_util_3=0.2402 blp=8.832931 blp_1= 4.597949 blp_2= 2.041405 blp_3= 3.075175
 n_activity=1570041 dram_eff=0.6564 dram_eff_1=0.2953 dram_eff_2=0.1205 dram_eff_3=0.2406
bk0: 26728a 758972i bk1: 27382a 727695i bk2: 29354a 658309i bk3: 29128a 639519i bk4: 22742a 807234i bk5: 22662a 803563i bk6: 28052a 611188i bk7: 28312a 575172i bk8: 26098a 750302i bk9: 25670a 740614i bk10: 22978a 799173i bk11: 23332a 784476i bk12: 28406a 633729i bk13: 28432a 599832i bk14: 24328a 708373i bk15: 23628a 697601i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124149, Miss = 104466, Miss_rate = 0.841, Pending_hits = 966, Reservation_fails = 287667
L2_cache_bank[1]: Access = 123927, Miss = 103660, Miss_rate = 0.836, Pending_hits = 921, Reservation_fails = 314828
L2_cache_bank[2]: Access = 124375, Miss = 104441, Miss_rate = 0.840, Pending_hits = 1032, Reservation_fails = 317741
L2_cache_bank[3]: Access = 123012, Miss = 104260, Miss_rate = 0.848, Pending_hits = 975, Reservation_fails = 347633
L2_cache_bank[4]: Access = 123867, Miss = 103648, Miss_rate = 0.837, Pending_hits = 926, Reservation_fails = 271965
L2_cache_bank[5]: Access = 124410, Miss = 104552, Miss_rate = 0.840, Pending_hits = 968, Reservation_fails = 307463
L2_cache_bank[6]: Access = 123220, Miss = 104307, Miss_rate = 0.847, Pending_hits = 964, Reservation_fails = 261485
L2_cache_bank[7]: Access = 124093, Miss = 104379, Miss_rate = 0.841, Pending_hits = 1055, Reservation_fails = 302253
L2_cache_bank[8]: Access = 126089, Miss = 104516, Miss_rate = 0.829, Pending_hits = 949, Reservation_fails = 274468
L2_cache_bank[9]: Access = 123850, Miss = 103633, Miss_rate = 0.837, Pending_hits = 963, Reservation_fails = 326637
L2_cache_bank[10]: Access = 124131, Miss = 104374, Miss_rate = 0.841, Pending_hits = 1075, Reservation_fails = 271893
L2_cache_bank[11]: Access = 123028, Miss = 104296, Miss_rate = 0.848, Pending_hits = 1004, Reservation_fails = 293487
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124149, Miss = 104466 (0.841), PendingHit = 966 (0.00778)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123927, Miss = 103660 (0.836), PendingHit = 921 (0.00743)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124375, Miss = 104441 (0.84), PendingHit = 1032 (0.0083)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123012, Miss = 104260 (0.848), PendingHit = 975 (0.00793)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123867, Miss = 103648 (0.837), PendingHit = 926 (0.00748)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124410, Miss = 104552 (0.84), PendingHit = 968 (0.00778)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123220, Miss = 104307 (0.847), PendingHit = 964 (0.00782)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124093, Miss = 104379 (0.841), PendingHit = 1055 (0.0085)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126089, Miss = 104516 (0.829), PendingHit = 949 (0.00753)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123850, Miss = 103633 (0.837), PendingHit = 963 (0.00778)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124131, Miss = 104374 (0.841), PendingHit = 1075 (0.00866)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123028, Miss = 104296 (0.848), PendingHit = 1004 (0.00816)
L2 Cache Total Miss Rate = 0.840
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.620
Stream 3: L2 Cache Miss Rate = 0.935
Stream 1: Accesses  = 497037
Stream 1: Misses  = 496675
Stream 2: Accesses  = 447482
Stream 2: Misses  = 277331
Stream 3: Accesses  = 1040669
Stream 3: Misses  = 973201
Stream 1+2: Accesses  = 944519
Stream 1+2: Misses  = 774006
Stream 1+2+3: Accesses  = 1985188
Stream 1+2+3: Misses  = 1747207
Total Accesses  = 1488151
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.595
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.595
CORE_L2MPKI_14	1.595
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.595
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	3.095
CORE_L2MPKI_21	3.198
CORE_L2MPKI_22	3.020
CORE_L2MPKI_23	3.149
CORE_L2MPKI_24	3.178
CORE_L2MPKI_25	2.960
CORE_L2MPKI_26	3.021
CORE_L2MPKI_27	2.916
CORE_L2MPKI_28	3.116
CORE_L2MPKI_29	3.128
CORE_L2MPKI_30	3.108
CORE_L2MPKI_31	3.088
CORE_L2MPKI_32	2.935
CORE_L2MPKI_33	3.275
CORE_L2MPKI_34	3.275
CORE_L2MPKI_35	3.161
CORE_L2MPKI_36	2.908
CORE_L2MPKI_37	3.054
CORE_L2MPKI_38	2.962
CORE_L2MPKI_39	2.843
CORE_L2MPKI_40	1.869
CORE_L2MPKI_41	1.847
CORE_L2MPKI_42	1.813
CORE_L2MPKI_43	1.880
CORE_L2MPKI_44	1.789
CORE_L2MPKI_45	1.742
CORE_L2MPKI_46	1.803
CORE_L2MPKI_47	1.750
CORE_L2MPKI_48	1.787
CORE_L2MPKI_49	1.751
CORE_L2MPKI_50	1.686
CORE_L2MPKI_51	1.819
CORE_L2MPKI_52	1.783
CORE_L2MPKI_53	1.853
CORE_L2MPKI_54	1.873
CORE_L2MPKI_55	1.826
CORE_L2MPKI_56	1.736
CORE_L2MPKI_57	1.765
CORE_L2MPKI_58	1.772
CORE_L2MPKI_59	1.774
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 3.069
Avg_MPKI_Stream3= 1.796
MISSES-CORES
CORE_MISSES_0	24752
CORE_MISSES_1	25754
CORE_MISSES_2	24653
CORE_MISSES_3	25108
CORE_MISSES_4	25505
CORE_MISSES_5	25033
CORE_MISSES_6	24877
CORE_MISSES_7	25399
CORE_MISSES_8	24921
CORE_MISSES_9	25174
CORE_MISSES_10	25383
CORE_MISSES_11	23992
CORE_MISSES_12	24500
CORE_MISSES_13	24657
CORE_MISSES_14	24933
CORE_MISSES_15	24419
CORE_MISSES_16	24183
CORE_MISSES_17	24273
CORE_MISSES_18	24755
CORE_MISSES_19	24404
CORE_MISSES_20	14318
CORE_MISSES_21	13922
CORE_MISSES_22	13374
CORE_MISSES_23	13286
CORE_MISSES_24	13915
CORE_MISSES_25	13620
CORE_MISSES_26	14299
CORE_MISSES_27	14523
CORE_MISSES_28	14120
CORE_MISSES_29	13959
CORE_MISSES_30	13874
CORE_MISSES_31	14268
CORE_MISSES_32	13932
CORE_MISSES_33	13565
CORE_MISSES_34	13583
CORE_MISSES_35	13647
CORE_MISSES_36	13983
CORE_MISSES_37	13504
CORE_MISSES_38	13810
CORE_MISSES_39	13829
CORE_MISSES_40	23927
CORE_MISSES_41	22149
CORE_MISSES_42	25138
CORE_MISSES_43	24835
CORE_MISSES_44	24358
CORE_MISSES_45	23090
CORE_MISSES_46	24762
CORE_MISSES_47	23078
CORE_MISSES_48	23655
CORE_MISSES_49	22736
CORE_MISSES_50	22388
CORE_MISSES_51	23432
CORE_MISSES_52	22566
CORE_MISSES_53	23271
CORE_MISSES_54	24484
CORE_MISSES_55	23572
CORE_MISSES_56	24838
CORE_MISSES_57	25471
CORE_MISSES_58	24743
CORE_MISSES_59	24033
L2_MISSES = 1250532
L2_total_cache_accesses = 1488151
L2_total_cache_misses = 1250532
L2_total_cache_miss_rate = 0.8403
L2_total_cache_pending_hits = 11798
L2_total_cache_reservation_fails = 3577520
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 884258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2569437
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1878
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 171
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 218
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3153
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 154732
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 70050
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 168097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 830953
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 929
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5880
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6228733
icnt_total_pkts_simt_to_mem=2677242
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     261.2902
gpu_ipc_2 =      75.9822
gpu_ipc_3 =     222.8675
gpu_tot_sim_cycle_stream_1 = 1191226
gpu_tot_sim_cycle_stream_2 = 1191223
gpu_tot_sim_cycle_stream_3 = 1191228
gpu_sim_insn_1 = 311255616
gpu_sim_insn_2 = 90511776
gpu_sim_insn_3 = 265486008
gpu_sim_cycle = 1191229
gpu_sim_insn = 667253400
gpu_ipc =     560.1386
gpu_tot_sim_cycle = 1191229
gpu_tot_sim_insn = 667253400
gpu_tot_ipc =     560.1386
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6969072
gpu_stall_icnt2sh    = 1420219
gpu_total_sim_rate=226187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10969553
	L1I_total_cache_misses = 12421
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24762, Miss = 24762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1056844
	L1D_cache_core[1]: Access = 25764, Miss = 25764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050767
	L1D_cache_core[2]: Access = 24667, Miss = 24667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1075668
	L1D_cache_core[3]: Access = 25121, Miss = 25121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1048530
	L1D_cache_core[4]: Access = 25524, Miss = 25524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082893
	L1D_cache_core[5]: Access = 25045, Miss = 25045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078084
	L1D_cache_core[6]: Access = 24890, Miss = 24890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079905
	L1D_cache_core[7]: Access = 25424, Miss = 25424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074236
	L1D_cache_core[8]: Access = 24935, Miss = 24935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1054232
	L1D_cache_core[9]: Access = 25187, Miss = 25187, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078262
	L1D_cache_core[10]: Access = 25397, Miss = 25397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1069479
	L1D_cache_core[11]: Access = 24004, Miss = 24004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074783
	L1D_cache_core[12]: Access = 24514, Miss = 24514, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050848
	L1D_cache_core[13]: Access = 24672, Miss = 24672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068845
	L1D_cache_core[14]: Access = 24959, Miss = 24959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1059116
	L1D_cache_core[15]: Access = 24432, Miss = 24432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1049291
	L1D_cache_core[16]: Access = 24200, Miss = 24200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1061222
	L1D_cache_core[17]: Access = 24289, Miss = 24289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1092731
	L1D_cache_core[18]: Access = 24765, Miss = 24765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1078749
	L1D_cache_core[19]: Access = 24416, Miss = 24416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058086
	L1D_cache_core[20]: Access = 10828, Miss = 10828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15051
	L1D_cache_core[21]: Access = 10218, Miss = 10218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19092
	L1D_cache_core[22]: Access = 10374, Miss = 10374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21207
	L1D_cache_core[23]: Access = 9933, Miss = 9933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19796
	L1D_cache_core[24]: Access = 10369, Miss = 10369, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22503
	L1D_cache_core[25]: Access = 10762, Miss = 10762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19023
	L1D_cache_core[26]: Access = 11083, Miss = 11083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14755
	L1D_cache_core[27]: Access = 11685, Miss = 11685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10200
	L1D_cache_core[28]: Access = 10675, Miss = 10675, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17142
	L1D_cache_core[29]: Access = 10541, Miss = 10541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21828
	L1D_cache_core[30]: Access = 10487, Miss = 10487, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19477
	L1D_cache_core[31]: Access = 10930, Miss = 10930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20040
	L1D_cache_core[32]: Access = 11173, Miss = 11173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15254
	L1D_cache_core[33]: Access = 9727, Miss = 9727, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19990
	L1D_cache_core[34]: Access = 9694, Miss = 9694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22366
	L1D_cache_core[35]: Access = 10185, Miss = 10185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25467
	L1D_cache_core[36]: Access = 11236, Miss = 11236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11610
	L1D_cache_core[37]: Access = 10378, Miss = 10378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17455
	L1D_cache_core[38]: Access = 10990, Miss = 10990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19603
	L1D_cache_core[39]: Access = 11399, Miss = 11399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11537
	L1D_cache_core[40]: Access = 48192, Miss = 26392, Miss_rate = 0.548, Pending_hits = 1465, Reservation_fails = 615692
	L1D_cache_core[41]: Access = 45147, Miss = 24986, Miss_rate = 0.553, Pending_hits = 1420, Reservation_fails = 604785
	L1D_cache_core[42]: Access = 52126, Miss = 27748, Miss_rate = 0.532, Pending_hits = 1040, Reservation_fails = 657621
	L1D_cache_core[43]: Access = 49684, Miss = 27518, Miss_rate = 0.554, Pending_hits = 1409, Reservation_fails = 637104
	L1D_cache_core[44]: Access = 51219, Miss = 28107, Miss_rate = 0.549, Pending_hits = 311, Reservation_fails = 677477
	L1D_cache_core[45]: Access = 49869, Miss = 27390, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 668527
	L1D_cache_core[46]: Access = 51641, Miss = 28385, Miss_rate = 0.550, Pending_hits = 15, Reservation_fails = 722530
	L1D_cache_core[47]: Access = 49613, Miss = 27005, Miss_rate = 0.544, Pending_hits = 117, Reservation_fails = 623237
	L1D_cache_core[48]: Access = 49760, Miss = 27380, Miss_rate = 0.550, Pending_hits = 133, Reservation_fails = 684243
	L1D_cache_core[49]: Access = 48873, Miss = 26051, Miss_rate = 0.533, Pending_hits = 613, Reservation_fails = 665667
	L1D_cache_core[50]: Access = 49983, Miss = 25989, Miss_rate = 0.520, Pending_hits = 896, Reservation_fails = 636354
	L1D_cache_core[51]: Access = 48450, Miss = 26764, Miss_rate = 0.552, Pending_hits = 916, Reservation_fails = 649236
	L1D_cache_core[52]: Access = 47607, Miss = 26168, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 655985
	L1D_cache_core[53]: Access = 47241, Miss = 25962, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 684778
	L1D_cache_core[54]: Access = 49192, Miss = 27020, Miss_rate = 0.549, Pending_hits = 720, Reservation_fails = 636739
	L1D_cache_core[55]: Access = 48608, Miss = 26669, Miss_rate = 0.549, Pending_hits = 1225, Reservation_fails = 624959
	L1D_cache_core[56]: Access = 53786, Miss = 29056, Miss_rate = 0.540, Pending_hits = 220, Reservation_fails = 722841
	L1D_cache_core[57]: Access = 54304, Miss = 29146, Miss_rate = 0.537, Pending_hits = 1818, Reservation_fails = 577168
	L1D_cache_core[58]: Access = 52532, Miss = 27984, Miss_rate = 0.533, Pending_hits = 1437, Reservation_fails = 651139
	L1D_cache_core[59]: Access = 50952, Miss = 27887, Miss_rate = 0.547, Pending_hits = 556, Reservation_fails = 711856
	L1D_total_cache_accesses = 1708413
	L1D_total_cache_misses = 1253241
	L1D_total_cache_miss_rate = 0.7336
	L1D_total_cache_pending_hits = 14332
	L1D_total_cache_reservation_fails = 34813905
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 164807
	L1C_total_cache_misses = 4251
	L1C_total_cache_miss_rate = 0.0258
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44425
L1T_cache:
	L1T_total_cache_accesses = 647730
	L1T_total_cache_misses = 232048
	L1T_total_cache_miss_rate = 0.3582
	L1T_total_cache_pending_hits = 415682
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 951489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30136276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160556
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4251
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44425
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 415682
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 232048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 301752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4677629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10957132
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12421
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
32126, 31546, 32126, 31327, 31061, 30673, 31061, 30459, 29800, 29489, 29788, 29475, 29109, 29025, 29119, 28942, 
gpgpu_n_tot_thrd_icount = 691540544
gpgpu_n_tot_w_icount = 21610642
gpgpu_n_stall_shd_mem = 39442172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 951384
gpgpu_n_mem_write_global = 301670
gpgpu_n_mem_texture = 232048
gpgpu_n_mem_const = 2267
gpgpu_n_load_insn  = 40690928
gpgpu_n_store_insn = 9425344
gpgpu_n_shmem_insn = 56147488
gpgpu_n_tex_insn = 3092064
gpgpu_n_const_mem_insn = 3287232
gpgpu_n_param_mem_insn = 1986592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44425
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44425
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34821120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56266764	W0_Idle:1881939	W0_Scoreboard:63187214	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:810647	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20800916
Warp Occupancy Distribution:
Stall:29419048	W0_Idle:966611	W0_Scoreboard:7530175	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9733326
Warp Occupancy Distribution:
Stall:5011547	W0_Idle:861448	W0_Scoreboard:38917177	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2858988
warp_utilization0: 0.151185
warp_utilization1: 0.204271
warp_utilization2: 0.060001
traffic_breakdown_coretomem[CONST_ACC_R] = 18136 {8:2267,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7611072 {8:951384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40452176 {40:4701,72:1932,136:295037,}
traffic_breakdown_coretomem[INST_ACC_R] = 9280 {8:1160,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 1856384 {8:232048,}
traffic_breakdown_memtocore[CONST_ACC_R] = 163224 {72:2267,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129320496 {136:950886,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2411696 {8:301462,}
traffic_breakdown_memtocore[INST_ACC_R] = 157760 {136:1160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 31558528 {136:232048,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1056 
averagemflatency_1 = 1221 
averagemflatency_2= 852 
averagemflatency_3 = 1073 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 57 
averagemrqlatency_3 = 83 
max_icnt2mem_latency = 8219 
max_icnt2sh_latency = 1191228 
mrq_lat_table:467101 	14283 	26254 	55577 	154825 	228139 	284991 	237706 	80051 	2527 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1996 	3798 	6764 	22110 	122712 	586119 	707803 	34977 	380 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66263 	24315 	36946 	76644 	155432 	356667 	561667 	205282 	4767 	283 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	575453 	590779 	18855 	114 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	128818 	37457 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	579 	1794 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        29        30        20        18        28        27        13        12        14        12        14        14        12        10 
dram[1]:        20        22        31        30        20        14        26        24        12        14        18        16        24        12        10        12 
dram[2]:        21        22        32        30        20        24        28        27        14        12        16        22        13        13        12        18 
dram[3]:        20        26        32        30        20        24        36        26        18        10        14        12        14        16        12        16 
dram[4]:        22        23        30        30        20        26        36        18        10        18        16        12        14        14        12        22 
dram[5]:        25        21        23        30        20        18        22        29        12        13        18        18        16        12        10        10 
maximum service time to same row:
dram[0]:      1293      1780      1601      1732      3851      1762      1569      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      1269      1365      4001      1575      1731      1511      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1269      1254      1405      2302      1764      1607      2438      2104      2222      1936      1723      1560      1724      2794      2694 
dram[3]:      1281      1275      1329      1547      2887      2178      1579      1515      1944      2092      1719      1588      1525      1643      2653      4299 
dram[4]:      1335      2069      1415      1675      1811      1785      1647      1640      2163      2101      1685      1685      1707      1595      2520      3091 
dram[5]:      1334       966      1056      1696      1694      1892      1712      1525      2276      2035      1710      1554      1838      1519      2697      3960 
average row accesses per activate:
dram[0]:  1.526150  1.495527  1.509867  1.502815  1.497169  1.467337  1.560556  1.546484  1.494706  1.477176  1.513931  1.470358  1.520065  1.508609  1.491187  1.484293 
dram[1]:  1.499411  1.456920  1.481387  1.465666  1.458758  1.419875  1.532322  1.504342  1.458688  1.436104  1.475849  1.432767  1.512851  1.474169  1.463365  1.449661 
dram[2]:  1.515407  1.502844  1.514081  1.482924  1.483556  1.466542  1.563130  1.548151  1.484106  1.460497  1.498145  1.482506  1.528635  1.506660  1.496382  1.462922 
dram[3]:  1.507899  1.494991  1.495771  1.470338  1.453958  1.453746  1.548509  1.519539  1.475195  1.450861  1.497587  1.472543  1.515349  1.504974  1.484429  1.463126 
dram[4]:  1.487829  1.487468  1.490462  1.486987  1.466895  1.462198  1.540920  1.532181  1.487165  1.474970  1.478416  1.471691  1.502672  1.494449  1.483135  1.469984 
dram[5]:  1.477006  1.482874  1.476915  1.477504  1.461042  1.442893  1.524890  1.513029  1.460279  1.446947  1.468357  1.456290  1.492945  1.475901  1.475798  1.452500 
average row locality = 1551461/1042442 = 1.488295
average row locality_1 = 699595/477048 = 1.466509
average row locality_2 = 285597/233775 = 1.221675
average row locality_3 = 566269/331619 = 1.707589
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13305     13444     14910     14366     11376     11481     14046     13838     13050     12814     11380     11622     14207     14059     12180     12022 
dram[1]:     13437     13539     14806     14604     11263     11279     14008     14130     13062     12850     11427     11616     14246     14260     12175     11965 
dram[2]:     13412     13488     14489     14715     11354     11439     13857     14011     12924     12995     11536     11565     14010     14279     12050     12044 
dram[3]:     13508     13553     14731     14697     11151     11395     14186     14039     12925     12971     11593     11540     14197     14219     11997     11948 
dram[4]:     13380     13512     14788     14389     11432     11483     13992     13904     12979     12814     11503     11603     14249     14027     12176     11884 
dram[5]:     13368     13692     14677     14564     11373     11334     14026     14156     13049     12835     11493     11667     14204     14217     12167     11814 
total reads: 1250336
bank skew: 14910/11151 = 1.34
chip skew: 208667/208100 = 1.00
number of total write accesses:
dram[0]:      3126      3107      3299      3253      2639      2672      3362      3364      3190      3172      3019      3011      3483      3466      3050      3051 
dram[1]:      3106      3089      3301      3261      2621      2623      3367      3369      3198      3164      2997      2972      3473      3489      3044      3012 
dram[2]:      3112      3159      3306      3261      2630      2676      3364      3368      3183      3188      3006      3011      3473      3480      3048      3012 
dram[3]:      3102      3163      3308      3272      2570      2663      3373      3381      3162      3209      2992      2994      3475      3481      3019      3011 
dram[4]:      3123      3164      3260      3266      2681      2678      3368      3380      3186      3185      3020      3009      3466      3474      3038      3004 
dram[5]:      3111      3149      3269      3268      2673      2617      3373      3380      3182      3161      2988      2977      3466      3483      3049      2971 
total reads: 301221
bank skew: 3489/2570 = 1.36
chip skew: 50302/50086 = 1.00
average mf latency per bank:
dram[0]:       1013      1029      1031      1051       968       997       986      1007       924       929       915       936       970       984      1014      1038
dram[1]:       1137      1140      1142      1157      1075      1131      1074      1097      1020      1046      1017      1049      1079      1101      1126      1160
dram[2]:       1010      1041      1027      1024       959       972       981       992       919       922       936       933       963       984      1026      1034
dram[3]:        991      1057      1011      1050       957       985       960      1007       912       945       899       929       952       997      1022      1063
dram[4]:       1032      1055      1040      1050      1065      1026       997      1023       933       954       939       957       981       998      1046      1078
dram[5]:       1045      1043      1052      1062       987      1001      1014      1013       936       951       917       924       993       998      1033      1058
maximum mf latency per bank:
dram[0]:       7129      5277      6313      4780      6869      5419      6022      6330      6467      3651      6625      6333      6581      7687      4930      7927
dram[1]:       7511      6130      6315      6609      5853      7553      6810      7315      6617      4932      6471      7663      5543      5839      7497      6237
dram[2]:       6055      4411      7082      7603      5149      6070      6592      7045      6075      7256      3955      5495      5099      7281      6357      6925
dram[3]:       5298      6651      5330      5300      6630      4048      7165      7710      6813      8438      5788      7146      8320      5317      5215      7593
dram[4]:       6106      7674      5361      5021      5598      5462      5647      9242      6501      7629      7754      4862      5810      6616      5787      5320
dram[5]:       8015      7963      7270      6515      5448      6708      6217      8766      5761      6517      7360      6587      5131      4043      5975      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=713109 n_act=171665 n_pre=171649 n_req=257634 n_req_1=115643 n_req_2=47659 n_req_3=94332 n_rd=416154 n_write=99844 bw_util=0.6545 bw_util_1=0.2941 bw_util_2=0.1204 bw_util_3=0.2399 blp=8.655786 blp_1= 4.568332 blp_2= 2.030756 blp_3= 2.976104
 n_activity=1570086 dram_eff=0.6554 dram_eff_1=0.2946 dram_eff_2=0.1206 dram_eff_3=0.2403
bk0: 26606a 781188i bk1: 26888a 752932i bk2: 29818a 671516i bk3: 28732a 661214i bk4: 22750a 826964i bk5: 22958a 802177i bk6: 28090a 631266i bk7: 27672a 604015i bk8: 26086a 770954i bk9: 25626a 763379i bk10: 22760a 820461i bk11: 23244a 790843i bk12: 28410a 655792i bk13: 28114a 626946i bk14: 24356a 713499i bk15: 24044a 700360i 
bw_dist = 0.294	0.120	0.240	0.344	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4657
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=703913 n_act=175859 n_pre=175848 n_req=258028 n_req_1=115912 n_req_2=47672 n_req_3=94444 n_rd=417294 n_write=99507 bw_util=0.6555 bw_util_1=0.2948 bw_util_2=0.1204 bw_util_3=0.2402 blp=8.872495 blp_1= 4.603292 blp_2= 2.074266 blp_3= 3.087179
 n_activity=1569741 dram_eff=0.6566 dram_eff_1=0.2953 dram_eff_2=0.1206 dram_eff_3=0.2406
bk0: 26874a 759152i bk1: 27068a 729620i bk2: 29612a 644372i bk3: 29208a 632117i bk4: 22522a 815251i bk5: 22558a 787187i bk6: 28016a 612983i bk7: 28256a 574136i bk8: 26124a 747437i bk9: 25700a 735120i bk10: 22848a 801903i bk11: 23230a 779657i bk12: 28486a 634653i bk13: 28518a 597476i bk14: 24348a 696973i bk15: 23926a 686747i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6759
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=711848 n_act=172212 n_pre=172200 n_req=257704 n_req_1=115620 n_req_2=47742 n_req_3=94342 n_rd=416306 n_write=99855 bw_util=0.6546 bw_util_1=0.2941 bw_util_2=0.1206 bw_util_3=0.24 blp=8.670423 blp_1= 4.571239 blp_2= 2.047557 blp_3= 2.987167
 n_activity=1569953 dram_eff=0.6557 dram_eff_1=0.2946 dram_eff_2=0.1208 dram_eff_3=0.2403
bk0: 26822a 773477i bk1: 26976a 741201i bk2: 28978a 685367i bk3: 29430a 646955i bk4: 22708a 830439i bk5: 22874a 802067i bk6: 27714a 640005i bk7: 28020a 599475i bk8: 25848a 773769i bk9: 25976a 751913i bk10: 23070a 807157i bk11: 23130a 802693i bk12: 28020a 664753i bk13: 28558a 611109i bk14: 24098a 720871i bk15: 24084a 700375i 
bw_dist = 0.294	0.121	0.240	0.344	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4064
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=707916 n_act=173805 n_pre=173789 n_req=258080 n_req_1=116082 n_req_2=47596 n_req_3=94402 n_rd=417259 n_write=99652 bw_util=0.6556 bw_util_1=0.2953 bw_util_2=0.1202 bw_util_3=0.2401 blp=8.744865 blp_1= 4.584040 blp_2= 2.026328 blp_3= 3.020136
 n_activity=1569959 dram_eff=0.6566 dram_eff_1=0.2957 dram_eff_2=0.1204 dram_eff_3=0.2405
bk0: 27010a 763942i bk1: 27103a 740840i bk2: 29462a 662428i bk3: 29394a 640744i bk4: 22302a 829241i bk5: 22772a 798226i bk6: 28368a 622128i bk7: 28076a 580507i bk8: 25850a 765987i bk9: 25942a 740119i bk10: 23184a 810866i bk11: 23079a 792468i bk12: 28394a 647594i bk13: 28438a 615777i bk14: 23991a 721405i bk15: 23894a 702456i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4083
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=709366 n_act=173481 n_pre=173465 n_req=257671 n_req_1=115692 n_req_2=47637 n_req_3=94342 n_rd=416189 n_write=99920 bw_util=0.6546 bw_util_1=0.2943 bw_util_2=0.1203 bw_util_3=0.24 blp=8.755111 blp_1= 4.607823 blp_2= 2.048618 blp_3= 3.029473
 n_activity=1570363 dram_eff=0.6554 dram_eff_1=0.2946 dram_eff_2=0.1205 dram_eff_3=0.2403
bk0: 26759a 769394i bk1: 27022a 730441i bk2: 29576a 665587i bk3: 28778a 657705i bk4: 22862a 806169i bk5: 22958a 791511i bk6: 27982a 625700i bk7: 27806a 595689i bk8: 25955a 769183i bk9: 25628a 750329i bk10: 23002a 800163i bk11: 23201a 787223i bk12: 28492a 641936i bk13: 28050a 614716i bk14: 24350a 706960i bk15: 23768a 703509i 
bw_dist = 0.294	0.120	0.240	0.344	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4814
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1572421 n_nop=704835 n_act=175410 n_pre=175395 n_req=258024 n_req_1=115939 n_req_2=47641 n_req_3=94444 n_rd=417232 n_write=99549 bw_util=0.6555 bw_util_1=0.2949 bw_util_2=0.1203 bw_util_3=0.2402 blp=8.832931 blp_1= 4.597949 blp_2= 2.041405 blp_3= 3.075175
 n_activity=1570041 dram_eff=0.6564 dram_eff_1=0.2953 dram_eff_2=0.1205 dram_eff_3=0.2406
bk0: 26728a 758972i bk1: 27382a 727695i bk2: 29354a 658309i bk3: 29128a 639519i bk4: 22742a 807234i bk5: 22662a 803563i bk6: 28052a 611188i bk7: 28312a 575172i bk8: 26098a 750302i bk9: 25670a 740614i bk10: 22978a 799173i bk11: 23332a 784476i bk12: 28406a 633729i bk13: 28432a 599832i bk14: 24328a 708373i bk15: 23628a 697601i 
bw_dist = 0.295	0.120	0.240	0.343	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 124149, Miss = 104466, Miss_rate = 0.841, Pending_hits = 966, Reservation_fails = 287667
L2_cache_bank[1]: Access = 123927, Miss = 103660, Miss_rate = 0.836, Pending_hits = 921, Reservation_fails = 314828
L2_cache_bank[2]: Access = 124375, Miss = 104441, Miss_rate = 0.840, Pending_hits = 1032, Reservation_fails = 317741
L2_cache_bank[3]: Access = 123012, Miss = 104260, Miss_rate = 0.848, Pending_hits = 975, Reservation_fails = 347633
L2_cache_bank[4]: Access = 123867, Miss = 103648, Miss_rate = 0.837, Pending_hits = 926, Reservation_fails = 271965
L2_cache_bank[5]: Access = 124410, Miss = 104552, Miss_rate = 0.840, Pending_hits = 968, Reservation_fails = 307463
L2_cache_bank[6]: Access = 123220, Miss = 104307, Miss_rate = 0.847, Pending_hits = 964, Reservation_fails = 261485
L2_cache_bank[7]: Access = 124093, Miss = 104379, Miss_rate = 0.841, Pending_hits = 1055, Reservation_fails = 302253
L2_cache_bank[8]: Access = 126089, Miss = 104516, Miss_rate = 0.829, Pending_hits = 949, Reservation_fails = 274468
L2_cache_bank[9]: Access = 123850, Miss = 103633, Miss_rate = 0.837, Pending_hits = 963, Reservation_fails = 326637
L2_cache_bank[10]: Access = 124131, Miss = 104374, Miss_rate = 0.841, Pending_hits = 1075, Reservation_fails = 271893
L2_cache_bank[11]: Access = 123028, Miss = 104296, Miss_rate = 0.848, Pending_hits = 1004, Reservation_fails = 293487
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124149, Miss = 104466 (0.841), PendingHit = 966 (0.00778)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123927, Miss = 103660 (0.836), PendingHit = 921 (0.00743)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124375, Miss = 104441 (0.84), PendingHit = 1032 (0.0083)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123012, Miss = 104260 (0.848), PendingHit = 975 (0.00793)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123867, Miss = 103648 (0.837), PendingHit = 926 (0.00748)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124410, Miss = 104552 (0.84), PendingHit = 968 (0.00778)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123220, Miss = 104307 (0.847), PendingHit = 964 (0.00782)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124093, Miss = 104379 (0.841), PendingHit = 1055 (0.0085)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126089, Miss = 104516 (0.829), PendingHit = 949 (0.00753)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123850, Miss = 103633 (0.837), PendingHit = 963 (0.00778)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124131, Miss = 104374 (0.841), PendingHit = 1075 (0.00866)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123028, Miss = 104296 (0.848), PendingHit = 1004 (0.00816)
L2 Cache Total Miss Rate = 0.840
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.620
Stream 3: L2 Cache Miss Rate = 0.935
Stream 1: Accesses  = 497037
Stream 1: Misses  = 496675
Stream 2: Accesses  = 447482
Stream 2: Misses  = 277331
Stream 3: Accesses  = 1040669
Stream 3: Misses  = 973201
Stream 1+2: Accesses  = 944519
Stream 1+2: Misses  = 774006
Stream 1+2+3: Accesses  = 1985188
Stream 1+2+3: Misses  = 1747207
Total Accesses  = 1488151
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.595
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.595
CORE_L2MPKI_14	1.595
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.595
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	3.095
CORE_L2MPKI_21	3.198
CORE_L2MPKI_22	3.020
CORE_L2MPKI_23	3.149
CORE_L2MPKI_24	3.178
CORE_L2MPKI_25	2.960
CORE_L2MPKI_26	3.021
CORE_L2MPKI_27	2.916
CORE_L2MPKI_28	3.116
CORE_L2MPKI_29	3.128
CORE_L2MPKI_30	3.108
CORE_L2MPKI_31	3.088
CORE_L2MPKI_32	2.935
CORE_L2MPKI_33	3.275
CORE_L2MPKI_34	3.275
CORE_L2MPKI_35	3.161
CORE_L2MPKI_36	2.908
CORE_L2MPKI_37	3.054
CORE_L2MPKI_38	2.962
CORE_L2MPKI_39	2.843
CORE_L2MPKI_40	1.869
CORE_L2MPKI_41	1.847
CORE_L2MPKI_42	1.813
CORE_L2MPKI_43	1.880
CORE_L2MPKI_44	1.789
CORE_L2MPKI_45	1.742
CORE_L2MPKI_46	1.803
CORE_L2MPKI_47	1.750
CORE_L2MPKI_48	1.787
CORE_L2MPKI_49	1.751
CORE_L2MPKI_50	1.686
CORE_L2MPKI_51	1.819
CORE_L2MPKI_52	1.783
CORE_L2MPKI_53	1.853
CORE_L2MPKI_54	1.873
CORE_L2MPKI_55	1.826
CORE_L2MPKI_56	1.736
CORE_L2MPKI_57	1.765
CORE_L2MPKI_58	1.772
CORE_L2MPKI_59	1.774
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 3.069
Avg_MPKI_Stream3= 1.796
MISSES-CORES
CORE_MISSES_0	24752
CORE_MISSES_1	25754
CORE_MISSES_2	24653
CORE_MISSES_3	25108
CORE_MISSES_4	25505
CORE_MISSES_5	25033
CORE_MISSES_6	24877
CORE_MISSES_7	25399
CORE_MISSES_8	24921
CORE_MISSES_9	25174
CORE_MISSES_10	25383
CORE_MISSES_11	23992
CORE_MISSES_12	24500
CORE_MISSES_13	24657
CORE_MISSES_14	24933
CORE_MISSES_15	24419
CORE_MISSES_16	24183
CORE_MISSES_17	24273
CORE_MISSES_18	24755
CORE_MISSES_19	24404
CORE_MISSES_20	14318
CORE_MISSES_21	13922
CORE_MISSES_22	13374
CORE_MISSES_23	13286
CORE_MISSES_24	13915
CORE_MISSES_25	13620
CORE_MISSES_26	14299
CORE_MISSES_27	14523
CORE_MISSES_28	14120
CORE_MISSES_29	13959
CORE_MISSES_30	13874
CORE_MISSES_31	14268
CORE_MISSES_32	13932
CORE_MISSES_33	13565
CORE_MISSES_34	13583
CORE_MISSES_35	13647
CORE_MISSES_36	13983
CORE_MISSES_37	13504
CORE_MISSES_38	13810
CORE_MISSES_39	13829
CORE_MISSES_40	23927
CORE_MISSES_41	22149
CORE_MISSES_42	25138
CORE_MISSES_43	24835
CORE_MISSES_44	24358
CORE_MISSES_45	23090
CORE_MISSES_46	24762
CORE_MISSES_47	23078
CORE_MISSES_48	23655
CORE_MISSES_49	22736
CORE_MISSES_50	22388
CORE_MISSES_51	23432
CORE_MISSES_52	22566
CORE_MISSES_53	23271
CORE_MISSES_54	24484
CORE_MISSES_55	23572
CORE_MISSES_56	24838
CORE_MISSES_57	25471
CORE_MISSES_58	24743
CORE_MISSES_59	24033
L2_MISSES = 1250532
L2_total_cache_accesses = 1488151
L2_total_cache_misses = 1250532
L2_total_cache_miss_rate = 0.8403
L2_total_cache_pending_hits = 11798
L2_total_cache_reservation_fails = 3577520
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 884258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2569437
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1878
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 171
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 218
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3153
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 154732
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 7266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 70050
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 168097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 830953
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 929
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5880
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6228733
icnt_total_pkts_simt_to_mem=2677242
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     264.0665
gpu_ipc_2 =      77.9790
gpu_ipc_3 =     215.1944
gpu_tot_sim_cycle_stream_1 = 1547630
gpu_tot_sim_cycle_stream_2 = 1547627
gpu_tot_sim_cycle_stream_3 = 1547634
gpu_sim_insn_1 = 408677184
gpu_sim_insn_2 = 120682368
gpu_sim_insn_3 = 333042104
gpu_sim_cycle = 1547635
gpu_sim_insn = 862401656
gpu_ipc =     557.2384
gpu_tot_sim_cycle = 1547635
gpu_tot_sim_insn = 862401656
gpu_tot_ipc =     557.2384
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8901068
gpu_stall_icnt2sh    = 1901223
gpu_total_sim_rate=226768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14166935
	L1I_total_cache_misses = 16249
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32644, Miss = 32644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336556
	L1D_cache_core[1]: Access = 33789, Miss = 33789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1333652
	L1D_cache_core[2]: Access = 32669, Miss = 32669, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1361334
	L1D_cache_core[3]: Access = 32735, Miss = 32735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321779
	L1D_cache_core[4]: Access = 33330, Miss = 33330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364611
	L1D_cache_core[5]: Access = 32524, Miss = 32524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1374068
	L1D_cache_core[6]: Access = 32627, Miss = 32627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1371091
	L1D_cache_core[7]: Access = 33447, Miss = 33447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1359362
	L1D_cache_core[8]: Access = 32617, Miss = 32617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336544
	L1D_cache_core[9]: Access = 32610, Miss = 32610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1359050
	L1D_cache_core[10]: Access = 33367, Miss = 33367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377139
	L1D_cache_core[11]: Access = 31878, Miss = 31878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1369021
	L1D_cache_core[12]: Access = 32524, Miss = 32524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1351710
	L1D_cache_core[13]: Access = 32641, Miss = 32641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366728
	L1D_cache_core[14]: Access = 32648, Miss = 32648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1349444
	L1D_cache_core[15]: Access = 31962, Miss = 31962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1345571
	L1D_cache_core[16]: Access = 32754, Miss = 32754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1357788
	L1D_cache_core[17]: Access = 31899, Miss = 31899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1382403
	L1D_cache_core[18]: Access = 31932, Miss = 31932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1362369
	L1D_cache_core[19]: Access = 32018, Miss = 32018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1346264
	L1D_cache_core[20]: Access = 14124, Miss = 14124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21801
	L1D_cache_core[21]: Access = 14165, Miss = 14165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22584
	L1D_cache_core[22]: Access = 13614, Miss = 13614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27700
	L1D_cache_core[23]: Access = 13554, Miss = 13554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24161
	L1D_cache_core[24]: Access = 13334, Miss = 13334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33554
	L1D_cache_core[25]: Access = 14684, Miss = 14684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[26]: Access = 14273, Miss = 14273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23153
	L1D_cache_core[27]: Access = 15512, Miss = 15512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15368
	L1D_cache_core[28]: Access = 14288, Miss = 14288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21222
	L1D_cache_core[29]: Access = 14473, Miss = 14473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24404
	L1D_cache_core[30]: Access = 13410, Miss = 13410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28193
	L1D_cache_core[31]: Access = 14553, Miss = 14553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22974
	L1D_cache_core[32]: Access = 14759, Miss = 14759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20478
	L1D_cache_core[33]: Access = 13427, Miss = 13427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26063
	L1D_cache_core[34]: Access = 13314, Miss = 13314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26784
	L1D_cache_core[35]: Access = 13294, Miss = 13294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33703
	L1D_cache_core[36]: Access = 14858, Miss = 14858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18443
	L1D_cache_core[37]: Access = 14405, Miss = 14405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19150
	L1D_cache_core[38]: Access = 14780, Miss = 14780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23558
	L1D_cache_core[39]: Access = 14735, Miss = 14735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16907
	L1D_cache_core[40]: Access = 59520, Miss = 32552, Miss_rate = 0.547, Pending_hits = 1465, Reservation_fails = 666727
	L1D_cache_core[41]: Access = 49600, Miss = 27399, Miss_rate = 0.552, Pending_hits = 1420, Reservation_fails = 618423
	L1D_cache_core[42]: Access = 68003, Miss = 36480, Miss_rate = 0.536, Pending_hits = 1386, Reservation_fails = 767459
	L1D_cache_core[43]: Access = 59520, Miss = 32915, Miss_rate = 0.553, Pending_hits = 1664, Reservation_fails = 670248
	L1D_cache_core[44]: Access = 67917, Miss = 37230, Miss_rate = 0.548, Pending_hits = 486, Reservation_fails = 779797
	L1D_cache_core[45]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 716958
	L1D_cache_core[46]: Access = 68664, Miss = 37648, Miss_rate = 0.548, Pending_hits = 15, Reservation_fails = 822105
	L1D_cache_core[47]: Access = 59520, Miss = 32392, Miss_rate = 0.544, Pending_hits = 117, Reservation_fails = 661031
	L1D_cache_core[48]: Access = 67696, Miss = 37174, Miss_rate = 0.549, Pending_hits = 266, Reservation_fails = 764189
	L1D_cache_core[49]: Access = 59520, Miss = 31861, Miss_rate = 0.535, Pending_hits = 1026, Reservation_fails = 718120
	L1D_cache_core[50]: Access = 59520, Miss = 30974, Miss_rate = 0.520, Pending_hits = 909, Reservation_fails = 686041
	L1D_cache_core[51]: Access = 59520, Miss = 32794, Miss_rate = 0.551, Pending_hits = 916, Reservation_fails = 679472
	L1D_cache_core[52]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 701767
	L1D_cache_core[53]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 734139
	L1D_cache_core[54]: Access = 59520, Miss = 32628, Miss_rate = 0.548, Pending_hits = 720, Reservation_fails = 691049
	L1D_cache_core[55]: Access = 59520, Miss = 32647, Miss_rate = 0.549, Pending_hits = 1608, Reservation_fails = 670642
	L1D_cache_core[56]: Access = 71536, Miss = 38726, Miss_rate = 0.541, Pending_hits = 220, Reservation_fails = 922461
	L1D_cache_core[57]: Access = 69440, Miss = 37419, Miss_rate = 0.539, Pending_hits = 2217, Reservation_fails = 665641
	L1D_cache_core[58]: Access = 68688, Miss = 36891, Miss_rate = 0.537, Pending_hits = 2322, Reservation_fails = 791638
	L1D_cache_core[59]: Access = 67831, Miss = 36974, Miss_rate = 0.545, Pending_hits = 609, Reservation_fails = 816935
	L1D_total_cache_accesses = 2190266
	L1D_total_cache_misses = 1618798
	L1D_total_cache_miss_rate = 0.7391
	L1D_total_cache_pending_hits = 17387
	L1D_total_cache_reservation_fails = 42143082
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 217052
	L1C_total_cache_misses = 4589
	L1C_total_cache_miss_rate = 0.0211
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44707
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 309461
	L1T_total_cache_miss_rate = 0.3583
	L1T_total_cache_pending_hits = 554179
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 554081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1227108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36352470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212463
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4589
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44707
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 554179
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 309461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 391690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5790612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14150686
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16249
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
40517, 40078, 40481, 40175, 40078, 39787, 40176, 39787, 40078, 39680, 40078, 39593, 39885, 39496, 39702, 39476, 
gpgpu_n_tot_thrd_icount = 893019456
gpgpu_n_tot_w_icount = 27906858
gpgpu_n_stall_shd_mem = 48231163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1227048
gpgpu_n_mem_write_global = 391636
gpgpu_n_mem_texture = 309461
gpgpu_n_mem_const = 2496
gpgpu_n_load_insn  = 52117840
gpgpu_n_store_insn = 12226304
gpgpu_n_shmem_insn = 70661136
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 2562688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44707
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44707
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42152702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67624569	W0_Idle:4357342	W0_Scoreboard:85826649	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1019430	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26888210
Warp Occupancy Distribution:
Stall:37084160	W0_Idle:1752796	W0_Scoreboard:10288626	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12779818
Warp Occupancy Distribution:
Stall:6533660	W0_Idle:1086058	W0_Scoreboard:50473698	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.150270
warp_utilization1: 0.206441
warp_utilization2: 0.061578
traffic_breakdown_coretomem[CONST_ACC_R] = 19968 {8:2496,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9816384 {8:1227048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52495904 {40:6268,72:2576,136:382792,}
traffic_breakdown_coretomem[INST_ACC_R] = 12160 {8:1520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2475688 {8:309461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 179712 {72:2496,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166814336 {136:1226576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3131184 {8:391398,}
traffic_breakdown_memtocore[INST_ACC_R] = 206720 {136:1520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 42086696 {136:309461,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1027 
averagemflatency_1 = 1200 
averagemflatency_2= 832 
averagemflatency_3 = 1031 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 84 
max_icnt2mem_latency = 8388 
max_icnt2sh_latency = 1547634 
mrq_lat_table:607778 	18615 	34336 	72296 	202123 	295448 	367384 	305099 	105068 	3573 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3501 	6245 	10204 	32030 	182322 	778977 	876698 	39458 	490 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112674 	36626 	51721 	104773 	208063 	464768 	703929 	243636 	5432 	346 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	740331 	771578 	26431 	192 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	128818 	127393 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	51 	1034 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        36        29        30        20        18        28        38        13        12        14        14        16        23        12        10 
dram[1]:        44        46        31        30        20        14        26        36        12        14        18        18        24        14        14        12 
dram[2]:        44        44        32        30        20        24        32        30        14        12        16        22        13        21        12        18 
dram[3]:        48        26        32        30        20        24        48        30        18        18        28        12        17        18        12        18 
dram[4]:        48        42        30        30        20        26        36        34        10        18        24        20        14        20        12        22 
dram[5]:        36        52        23        30        20        18        44        30        12        13        22        18        16        12        10        12 
maximum service time to same row:
dram[0]:      1293      1780      1768      1962      3851      1762      1784      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      2226      1413      4001      1575      1804      2015      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1882      2066      1408      2302      1764      1607      3757      2104      2222      1936      1723      1675      1895      2794      2694 
dram[3]:      1474      1275      1707      2631      2887      2178      2033      3108      1944      2255      1719      1588      2152      1643      2653      4299 
dram[4]:      1335      2069      1979      4269      1811      1785      1659      1640      2163      2101      1685      1685      1707      1626      2520      3091 
dram[5]:      1403      1296      1904      1696      1694      1892      1712      2497      2276      2035      1710      1554      1848      1842      2697      3960 
average row accesses per activate:
dram[0]:  1.525622  1.504261  1.495926  1.480407  1.565800  1.534222  1.542770  1.531416  1.509986  1.474666  1.540009  1.507845  1.499572  1.492908  1.533681  1.507898 
dram[1]:  1.500880  1.472323  1.470829  1.452402  1.528081  1.510895  1.519028  1.493828  1.483732  1.446305  1.509841  1.482809  1.500607  1.465243  1.516323  1.497496 
dram[2]:  1.509196  1.492665  1.497674  1.469288  1.532064  1.520351  1.540844  1.529359  1.483305  1.467300  1.507769  1.507641  1.509773  1.488730  1.514302  1.506946 
dram[3]:  1.512387  1.489697  1.484644  1.458874  1.535738  1.504333  1.533338  1.509963  1.489815  1.459050  1.528969  1.502376  1.498355  1.489531  1.529081  1.509581 
dram[4]:  1.496592  1.478948  1.471353  1.470978  1.531107  1.514474  1.525133  1.517798  1.487884  1.470244  1.517056  1.497871  1.487834  1.477029  1.511644  1.506567 
dram[5]:  1.491074  1.484029  1.464055  1.465257  1.519063  1.517405  1.515742  1.505407  1.471027  1.462196  1.507825  1.498685  1.482676  1.465176  1.510187  1.517133 
average row locality = 2011736/1341109 = 1.500054
average row locality_1 = 918842/623774 = 1.473037
average row locality_2 = 378884/307764 = 1.231086
average row locality_3 = 714010/409571 = 1.743312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17259     17337     17718     17294     17198     17264     16538     16346     16526     16441     16055     16323     16827     16659     16972     17098 
dram[1]:     17317     17469     17591     17561     16989     17159     16467     16607     16501     16531     16067     16362     16811     16862     17019     17039 
dram[2]:     17396     17259     17304     17664     17307     17059     16353     16504     16505     16564     16239     16193     16596     16881     17045     17070 
dram[3]:     17539     17253     17565     17631     17162     16960     16650     16504     16582     16491     16377     16137     16764     16800     17021     16949 
dram[4]:     17281     17240     17683     17352     17101     17261     16478     16405     16516     16494     16125     16270     16856     16620     17028     17053 
dram[5]:     17215     17496     17579     17603     16972     17131     16504     16635     16584     16570     16124     16378     16792     16783     17026     17054 
total reads: 1620740
bank skew: 17718/16055 = 1.10
chip skew: 270446/269763 = 1.00
number of total write accesses:
dram[0]:      4028      4022      3946      3939      3951      3919      4096      4103      4114      4107      4154      4148      4194      4184      4202      4189 
dram[1]:      3992      3996      3939      3937      3880      3921      4092      4087      4111      4115      4116      4125      4184      4195      4161      4191 
dram[2]:      4022      4010      3948      3938      3932      3934      4094      4098      4107      4122      4140      4136      4184      4190      4185      4191 
dram[3]:      4011      4005      3946      3937      3916      3877      4093      4107      4116      4121      4155      4099      4186      4186      4196      4165 
dram[4]:      4020      4012      3940      3936      3942      3928      4094      4109      4115      4110      4155      4134      4179      4181      4197      4176 
dram[5]:      4000      4015      3947      3948      3909      3923      4103      4111      4106      4123      4115      4140      4176      4191      4174      4198 
total reads: 391092
bank skew: 4202/3877 = 1.08
chip skew: 65296/65042 = 1.00
average mf latency per bank:
dram[0]:        980      1002      1011      1025       911       945       946       965       883       893       874       904       949       967       992      1017
dram[1]:       1092      1102      1115      1124       987      1043      1029      1052       971       995       956       999      1048      1072      1081      1122
dram[2]:       1007      1035      1037      1027       958       965       958       967       912       909       931       929       964       979      1043      1048
dram[3]:        983      1038      1007      1037       928       946       938       975       894       920       900       910       947       982      1025      1050
dram[4]:       1005      1040      1025      1038      1002       978       963       989       900       928       915       934       966       985      1038      1071
dram[5]:       1014      1017      1024      1037       925       946       973       977       898       916       882       895       971       978      1013      1037
maximum mf latency per bank:
dram[0]:       7129      5277      6313      4780      6869      5419      6022      6330      6467      4204      6625      6333      6581      7687      4930      7927
dram[1]:       7511      6130      6315      6609      5853      7553      6810      7315      6617      6123      6471      7663      5543      6858      7497      6237
dram[2]:       6055      6006      7082      7603      5149      6070      6592      7045      7355      7256      5025      5495      5099      7281      6357      6925
dram[3]:       7543      6651      5330      5300      6656      4048      7165      7710      6813      8438      5788      7146      8320      5317      5215      7593
dram[4]:       6106      7674      5361      5021      5598      5462      5647      9242      6501      7629      7754      4862      5810      6616      5787      6141
dram[5]:       8015      7963      7270      6515      5448      6708      6217      8766      5761      9051      7360      6587      5131      4119      5975      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=931132 n_act=221210 n_pre=221197 n_req=334190 n_req_1=152193 n_req_2=63257 n_req_3=118740 n_rd=539676 n_write=129662 bw_util=0.6534 bw_util_1=0.298 bw_util_2=0.123 bw_util_3=0.2325 blp=8.558156 blp_1= 4.609408 blp_2= 2.046426 blp_3= 2.872673
 n_activity=2040484 dram_eff=0.6542 dram_eff_1=0.2983 dram_eff_2=0.1231 dram_eff_3=0.2328
bk0: 34516a 1021874i bk1: 34674a 993602i bk2: 35436a 963598i bk3: 34586a 943478i bk4: 34386a 971623i bk5: 34528a 935771i bk6: 33074a 905519i bk7: 32690a 878901i bk8: 33052a 1029757i bk9: 32882a 1007120i bk10: 32108a 1015799i bk11: 32642a 979152i bk12: 33650a 938983i bk13: 33314a 911186i bk14: 33942a 887235i bk15: 34196a 846226i 
bw_dist = 0.298	0.123	0.232	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4075
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=922934 n_act=225060 n_pre=225044 n_req=334444 n_req_1=151963 n_req_2=63227 n_req_3=119254 n_rd=540676 n_write=129163 bw_util=0.6539 bw_util_1=0.2975 bw_util_2=0.1229 bw_util_3=0.2335 blp=8.702167 blp_1= 4.623071 blp_2= 2.079265 blp_3= 2.957701
 n_activity=2040197 dram_eff=0.6548 dram_eff_1=0.2979 dram_eff_2=0.1231 dram_eff_3=0.2338
bk0: 34632a 1007087i bk1: 34938a 969483i bk2: 35182a 940930i bk3: 35120a 916526i bk4: 33978a 969082i bk5: 34318a 914171i bk6: 32930a 892869i bk7: 33214a 855115i bk8: 33002a 1009890i bk9: 33062a 978053i bk10: 32122a 1003693i bk11: 32720a 967133i bk12: 33622a 923166i bk13: 33724a 880235i bk14: 34038a 875393i bk15: 34074a 833006i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6057
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=927970 n_act=222772 n_pre=222758 n_req=334205 n_req_1=152030 n_req_2=63419 n_req_3=118756 n_rd=539844 n_write=129533 bw_util=0.6534 bw_util_1=0.2976 bw_util_2=0.1233 bw_util_3=0.2325 blp=8.595594 blp_1= 4.614785 blp_2= 2.064811 blp_3= 2.895722
 n_activity=2040334 dram_eff=0.6543 dram_eff_1=0.298 dram_eff_2=0.1234 dram_eff_3=0.2328
bk0: 34790a 1011637i bk1: 34512a 983739i bk2: 34608a 974631i bk3: 35324a 929593i bk4: 34612a 962418i bk5: 34118a 932918i bk6: 32706a 909747i bk7: 33008a 870381i bk8: 33010a 1023195i bk9: 33128a 999966i bk10: 32476a 997640i bk11: 32376a 988684i bk12: 33190a 951201i bk13: 33760a 894738i bk14: 34088a 879158i bk15: 34138a 845121i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3989
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=926082 n_act=223386 n_pre=223371 n_req=334510 n_req_1=152098 n_req_2=63155 n_req_3=119257 n_rd=540738 n_write=129300 bw_util=0.654 bw_util_1=0.2978 bw_util_2=0.1228 bw_util_3=0.2335 blp=8.621399 blp_1= 4.613081 blp_2= 2.044678 blp_3= 2.913807
 n_activity=2040396 dram_eff=0.6548 dram_eff_1=0.2981 dram_eff_2=0.1229 dram_eff_3=0.2338
bk0: 35078a 1005343i bk1: 34500a 989890i bk2: 35128a 958019i bk3: 35262a 926480i bk4: 34324a 965153i bk5: 33912a 937709i bk6: 33300a 901191i bk7: 33008a 854706i bk8: 33164a 1014845i bk9: 32982a 991440i bk10: 32752a 999407i bk11: 32266a 980186i bk12: 33526a 934086i bk13: 33600a 902927i bk14: 34040a 886436i bk15: 33896a 852966i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3731
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=926428 n_act=223722 n_pre=223706 n_req=334009 n_req_1=152022 n_req_2=63245 n_req_3=118742 n_rd=539486 n_write=129535 bw_util=0.6531 bw_util_1=0.2976 bw_util_2=0.1229 bw_util_3=0.2325 blp=8.653955 blp_1= 4.639160 blp_2= 2.065756 blp_3= 2.927115
 n_activity=2040675 dram_eff=0.6538 dram_eff_1=0.2979 dram_eff_2=0.1231 dram_eff_3=0.2327
bk0: 34560a 1012863i bk1: 34476a 975137i bk2: 35364a 950747i bk3: 34704a 940819i bk4: 34198a 958372i bk5: 34520a 918144i bk6: 32954a 901487i bk7: 32804a 872577i bk8: 33030a 1020426i bk9: 32988a 988376i bk10: 32250a 992312i bk11: 32540a 970007i bk12: 33712a 924148i bk13: 33240a 895785i bk14: 34056a 873800i bk15: 34090a 838642i 
bw_dist = 0.298	0.123	0.232	0.346	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4535
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=922699 n_act=224952 n_pre=224938 n_req=334641 n_req_1=152210 n_req_2=63150 n_req_3=119281 n_rd=540858 n_write=129430 bw_util=0.6543 bw_util_1=0.298 bw_util_2=0.1228 bw_util_3=0.2335 blp=8.694263 blp_1= 4.629523 blp_2= 2.052113 blp_3= 2.957880
 n_activity=2040479 dram_eff=0.6551 dram_eff_1=0.2983 dram_eff_2=0.1229 dram_eff_3=0.2338
bk0: 34430a 1005327i bk1: 34992a 972918i bk2: 35158a 946117i bk3: 35206a 921101i bk4: 33938a 961846i bk5: 34260a 930018i bk6: 33004a 888483i bk7: 33266a 853491i bk8: 33166a 1002932i bk9: 33140a 980454i bk10: 32234a 995176i bk11: 32754a 968891i bk12: 33584a 919377i bk13: 33566a 886787i bk14: 34052a 879636i bk15: 34108a 838450i 
bw_dist = 0.298	0.123	0.234	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 161290, Miss = 135112, Miss_rate = 0.838, Pending_hits = 1287, Reservation_fails = 349429
L2_cache_bank[1]: Access = 160939, Miss = 134782, Miss_rate = 0.837, Pending_hits = 1254, Reservation_fails = 395081
L2_cache_bank[2]: Access = 160384, Miss = 134782, Miss_rate = 0.840, Pending_hits = 1378, Reservation_fails = 384570
L2_cache_bank[3]: Access = 160654, Miss = 135611, Miss_rate = 0.844, Pending_hits = 1340, Reservation_fails = 443331
L2_cache_bank[4]: Access = 160580, Miss = 134764, Miss_rate = 0.839, Pending_hits = 1258, Reservation_fails = 345679
L2_cache_bank[5]: Access = 161572, Miss = 135207, Miss_rate = 0.837, Pending_hits = 1358, Reservation_fails = 402586
L2_cache_bank[6]: Access = 160805, Miss = 135682, Miss_rate = 0.844, Pending_hits = 1303, Reservation_fails = 341207
L2_cache_bank[7]: Access = 160222, Miss = 134741, Miss_rate = 0.841, Pending_hits = 1433, Reservation_fails = 381176
L2_cache_bank[8]: Access = 163571, Miss = 135091, Miss_rate = 0.826, Pending_hits = 1300, Reservation_fails = 341009
L2_cache_bank[9]: Access = 160664, Miss = 134713, Miss_rate = 0.838, Pending_hits = 1306, Reservation_fails = 418125
L2_cache_bank[10]: Access = 160618, Miss = 134815, Miss_rate = 0.839, Pending_hits = 1420, Reservation_fails = 334671
L2_cache_bank[11]: Access = 160494, Miss = 135670, Miss_rate = 0.845, Pending_hits = 1345, Reservation_fails = 381198
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161290, Miss = 135112 (0.838), PendingHit = 1287 (0.00798)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160939, Miss = 134782 (0.837), PendingHit = 1254 (0.00779)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160384, Miss = 134782 (0.84), PendingHit = 1378 (0.00859)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160654, Miss = 135611 (0.844), PendingHit = 1340 (0.00834)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160580, Miss = 134764 (0.839), PendingHit = 1258 (0.00783)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161572, Miss = 135207 (0.837), PendingHit = 1358 (0.0084)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160805, Miss = 135682 (0.844), PendingHit = 1303 (0.0081)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160222, Miss = 134741 (0.841), PendingHit = 1433 (0.00894)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 163571, Miss = 135091 (0.826), PendingHit = 1300 (0.00795)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160664, Miss = 134713 (0.838), PendingHit = 1306 (0.00813)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160618, Miss = 134815 (0.839), PendingHit = 1420 (0.00884)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160494, Miss = 135670 (0.845), PendingHit = 1345 (0.00838)
L2 Cache Total Miss Rate = 0.839
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.617
Stream 3: L2 Cache Miss Rate = 0.938
Stream 1: Accesses  = 652769
Stream 1: Misses  = 652236
Stream 2: Accesses  = 596193
Stream 2: Misses  = 367889
Stream 3: Accesses  = 1335600
Stream 3: Misses  = 1253081
Stream 1+2: Accesses  = 1248962
Stream 1+2: Misses  = 1020125
Stream 1+2+3: Accesses  = 2584562
Stream 1+2+3: Misses  = 2273206
Total Accesses  = 1931793
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.597
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.595
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	3.105
CORE_L2MPKI_21	3.100
CORE_L2MPKI_22	3.032
CORE_L2MPKI_23	3.073
CORE_L2MPKI_24	3.233
CORE_L2MPKI_25	2.949
CORE_L2MPKI_26	3.091
CORE_L2MPKI_27	2.921
CORE_L2MPKI_28	3.080
CORE_L2MPKI_29	3.043
CORE_L2MPKI_30	3.195
CORE_L2MPKI_31	3.019
CORE_L2MPKI_32	2.915
CORE_L2MPKI_33	3.226
CORE_L2MPKI_34	3.164
CORE_L2MPKI_35	3.226
CORE_L2MPKI_36	2.880
CORE_L2MPKI_37	2.968
CORE_L2MPKI_38	2.911
CORE_L2MPKI_39	2.929
CORE_L2MPKI_40	1.858
CORE_L2MPKI_41	1.847
CORE_L2MPKI_42	1.826
CORE_L2MPKI_43	1.888
CORE_L2MPKI_44	1.830
CORE_L2MPKI_45	1.763
CORE_L2MPKI_46	1.842
CORE_L2MPKI_47	1.771
CORE_L2MPKI_48	1.781
CORE_L2MPKI_49	1.740
CORE_L2MPKI_50	1.712
CORE_L2MPKI_51	1.787
CORE_L2MPKI_52	1.755
CORE_L2MPKI_53	1.853
CORE_L2MPKI_54	1.875
CORE_L2MPKI_55	1.831
CORE_L2MPKI_56	1.799
CORE_L2MPKI_57	1.785
CORE_L2MPKI_58	1.761
CORE_L2MPKI_59	1.789
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 3.053
Avg_MPKI_Stream3= 1.805
MISSES-CORES
CORE_MISSES_0	32610
CORE_MISSES_1	33773
CORE_MISSES_2	32653
CORE_MISSES_3	32720
CORE_MISSES_4	33319
CORE_MISSES_5	32509
CORE_MISSES_6	32613
CORE_MISSES_7	33432
CORE_MISSES_8	32590
CORE_MISSES_9	32589
CORE_MISSES_10	33338
CORE_MISSES_11	31859
CORE_MISSES_12	32513
CORE_MISSES_13	32625
CORE_MISSES_14	32625
CORE_MISSES_15	31935
CORE_MISSES_16	32738
CORE_MISSES_17	31882
CORE_MISSES_18	31911
CORE_MISSES_19	32002
CORE_MISSES_20	18714
CORE_MISSES_21	18704
CORE_MISSES_22	17587
CORE_MISSES_23	17729
CORE_MISSES_24	18162
CORE_MISSES_25	18504
CORE_MISSES_26	18848
CORE_MISSES_27	19287
CORE_MISSES_28	18705
CORE_MISSES_29	18671
CORE_MISSES_30	18233
CORE_MISSES_31	18633
CORE_MISSES_32	18269
CORE_MISSES_33	18392
CORE_MISSES_34	17992
CORE_MISSES_35	18197
CORE_MISSES_36	18315
CORE_MISSES_37	18220
CORE_MISSES_38	18295
CORE_MISSES_39	18432
CORE_MISSES_40	29370
CORE_MISSES_41	24324
CORE_MISSES_42	32979
CORE_MISSES_43	29838
CORE_MISSES_44	33014
CORE_MISSES_45	27863
CORE_MISSES_46	33590
CORE_MISSES_47	27985
CORE_MISSES_48	32015
CORE_MISSES_49	27507
CORE_MISSES_50	27066
CORE_MISSES_51	28237
CORE_MISSES_52	27733
CORE_MISSES_53	29283
CORE_MISSES_54	29643
CORE_MISSES_55	28939
CORE_MISSES_56	34192
CORE_MISSES_57	32915
CORE_MISSES_58	32123
CORE_MISSES_59	32229
L2_MISSES = 1620970
L2_total_cache_accesses = 1931793
L2_total_cache_misses = 1620970
L2_total_cache_miss_rate = 0.8391
L2_total_cache_pending_hits = 15982
L2_total_cache_reservation_fails = 4518062
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1145072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3242165
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2013
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3688
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 207801
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 10106
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 91554
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 216798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 383919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1047273
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1209
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8138
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8086671
icnt_total_pkts_simt_to_mem=3474749
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =     264.0665
gpu_ipc_2 =      77.9790
gpu_ipc_3 =     215.1944
gpu_tot_sim_cycle_stream_1 = 1547630
gpu_tot_sim_cycle_stream_2 = 1547627
gpu_tot_sim_cycle_stream_3 = 1547634
gpu_sim_insn_1 = 408677184
gpu_sim_insn_2 = 120682368
gpu_sim_insn_3 = 333042104
gpu_sim_cycle = 1547635
gpu_sim_insn = 862401656
gpu_ipc =     557.2384
gpu_tot_sim_cycle = 1547635
gpu_tot_sim_insn = 862401656
gpu_tot_ipc =     557.2384
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8901068
gpu_stall_icnt2sh    = 1901223
gpu_total_sim_rate=226768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14166935
	L1I_total_cache_misses = 16249
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32644, Miss = 32644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336556
	L1D_cache_core[1]: Access = 33789, Miss = 33789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1333652
	L1D_cache_core[2]: Access = 32669, Miss = 32669, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1361334
	L1D_cache_core[3]: Access = 32735, Miss = 32735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321779
	L1D_cache_core[4]: Access = 33330, Miss = 33330, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1364611
	L1D_cache_core[5]: Access = 32524, Miss = 32524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1374068
	L1D_cache_core[6]: Access = 32627, Miss = 32627, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1371091
	L1D_cache_core[7]: Access = 33447, Miss = 33447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1359362
	L1D_cache_core[8]: Access = 32617, Miss = 32617, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336544
	L1D_cache_core[9]: Access = 32610, Miss = 32610, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1359050
	L1D_cache_core[10]: Access = 33367, Miss = 33367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377139
	L1D_cache_core[11]: Access = 31878, Miss = 31878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1369021
	L1D_cache_core[12]: Access = 32524, Miss = 32524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1351710
	L1D_cache_core[13]: Access = 32641, Miss = 32641, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1366728
	L1D_cache_core[14]: Access = 32648, Miss = 32648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1349444
	L1D_cache_core[15]: Access = 31962, Miss = 31962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1345571
	L1D_cache_core[16]: Access = 32754, Miss = 32754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1357788
	L1D_cache_core[17]: Access = 31899, Miss = 31899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1382403
	L1D_cache_core[18]: Access = 31932, Miss = 31932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1362369
	L1D_cache_core[19]: Access = 32018, Miss = 32018, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1346264
	L1D_cache_core[20]: Access = 14124, Miss = 14124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21801
	L1D_cache_core[21]: Access = 14165, Miss = 14165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22584
	L1D_cache_core[22]: Access = 13614, Miss = 13614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27700
	L1D_cache_core[23]: Access = 13554, Miss = 13554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24161
	L1D_cache_core[24]: Access = 13334, Miss = 13334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33554
	L1D_cache_core[25]: Access = 14684, Miss = 14684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[26]: Access = 14273, Miss = 14273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23153
	L1D_cache_core[27]: Access = 15512, Miss = 15512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15368
	L1D_cache_core[28]: Access = 14288, Miss = 14288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21222
	L1D_cache_core[29]: Access = 14473, Miss = 14473, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24404
	L1D_cache_core[30]: Access = 13410, Miss = 13410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28193
	L1D_cache_core[31]: Access = 14553, Miss = 14553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22974
	L1D_cache_core[32]: Access = 14759, Miss = 14759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20478
	L1D_cache_core[33]: Access = 13427, Miss = 13427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26063
	L1D_cache_core[34]: Access = 13314, Miss = 13314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26784
	L1D_cache_core[35]: Access = 13294, Miss = 13294, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33703
	L1D_cache_core[36]: Access = 14858, Miss = 14858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18443
	L1D_cache_core[37]: Access = 14405, Miss = 14405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19150
	L1D_cache_core[38]: Access = 14780, Miss = 14780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23558
	L1D_cache_core[39]: Access = 14735, Miss = 14735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16907
	L1D_cache_core[40]: Access = 59520, Miss = 32552, Miss_rate = 0.547, Pending_hits = 1465, Reservation_fails = 666727
	L1D_cache_core[41]: Access = 49600, Miss = 27399, Miss_rate = 0.552, Pending_hits = 1420, Reservation_fails = 618423
	L1D_cache_core[42]: Access = 68003, Miss = 36480, Miss_rate = 0.536, Pending_hits = 1386, Reservation_fails = 767459
	L1D_cache_core[43]: Access = 59520, Miss = 32915, Miss_rate = 0.553, Pending_hits = 1664, Reservation_fails = 670248
	L1D_cache_core[44]: Access = 67917, Miss = 37230, Miss_rate = 0.548, Pending_hits = 486, Reservation_fails = 779797
	L1D_cache_core[45]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 716958
	L1D_cache_core[46]: Access = 68664, Miss = 37648, Miss_rate = 0.548, Pending_hits = 15, Reservation_fails = 822105
	L1D_cache_core[47]: Access = 59520, Miss = 32392, Miss_rate = 0.544, Pending_hits = 117, Reservation_fails = 661031
	L1D_cache_core[48]: Access = 67696, Miss = 37174, Miss_rate = 0.549, Pending_hits = 266, Reservation_fails = 764189
	L1D_cache_core[49]: Access = 59520, Miss = 31861, Miss_rate = 0.535, Pending_hits = 1026, Reservation_fails = 718120
	L1D_cache_core[50]: Access = 59520, Miss = 30974, Miss_rate = 0.520, Pending_hits = 909, Reservation_fails = 686041
	L1D_cache_core[51]: Access = 59520, Miss = 32794, Miss_rate = 0.551, Pending_hits = 916, Reservation_fails = 679472
	L1D_cache_core[52]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 701767
	L1D_cache_core[53]: Access = 59520, Miss = 32641, Miss_rate = 0.548, Pending_hits = 7, Reservation_fails = 734139
	L1D_cache_core[54]: Access = 59520, Miss = 32628, Miss_rate = 0.548, Pending_hits = 720, Reservation_fails = 691049
	L1D_cache_core[55]: Access = 59520, Miss = 32647, Miss_rate = 0.549, Pending_hits = 1608, Reservation_fails = 670642
	L1D_cache_core[56]: Access = 71536, Miss = 38726, Miss_rate = 0.541, Pending_hits = 220, Reservation_fails = 922461
	L1D_cache_core[57]: Access = 69440, Miss = 37419, Miss_rate = 0.539, Pending_hits = 2217, Reservation_fails = 665641
	L1D_cache_core[58]: Access = 68688, Miss = 36891, Miss_rate = 0.537, Pending_hits = 2322, Reservation_fails = 791638
	L1D_cache_core[59]: Access = 67831, Miss = 36974, Miss_rate = 0.545, Pending_hits = 609, Reservation_fails = 816935
	L1D_total_cache_accesses = 2190266
	L1D_total_cache_misses = 1618798
	L1D_total_cache_miss_rate = 0.7391
	L1D_total_cache_pending_hits = 17387
	L1D_total_cache_reservation_fails = 42143082
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 217052
	L1C_total_cache_misses = 4589
	L1C_total_cache_miss_rate = 0.0211
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 44707
L1T_cache:
	L1T_total_cache_accesses = 863640
	L1T_total_cache_misses = 309461
	L1T_total_cache_miss_rate = 0.3583
	L1T_total_cache_pending_hits = 554179
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 554081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1227108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36352470
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212463
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 4589
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 44707
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 554179
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 309461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 391690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5790612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14150686
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16249
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
40517, 40078, 40481, 40175, 40078, 39787, 40176, 39787, 40078, 39680, 40078, 39593, 39885, 39496, 39702, 39476, 
gpgpu_n_tot_thrd_icount = 893019456
gpgpu_n_tot_w_icount = 27906858
gpgpu_n_stall_shd_mem = 48231163
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1227048
gpgpu_n_mem_write_global = 391636
gpgpu_n_mem_texture = 309461
gpgpu_n_mem_const = 2496
gpgpu_n_load_insn  = 52117840
gpgpu_n_store_insn = 12226304
gpgpu_n_shmem_insn = 70661136
gpgpu_n_tex_insn = 4122752
gpgpu_n_const_mem_insn = 4382976
gpgpu_n_param_mem_insn = 2562688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 44707
gpgpu_stall_shd_mem[c_mem][bk_conf] = 44707
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42152702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67624569	W0_Idle:4357342	W0_Scoreboard:85826649	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1019430	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26888210
Warp Occupancy Distribution:
Stall:37084160	W0_Idle:1752796	W0_Scoreboard:10288626	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12779818
Warp Occupancy Distribution:
Stall:6533660	W0_Idle:1086058	W0_Scoreboard:50473698	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3811984
warp_utilization0: 0.150270
warp_utilization1: 0.206441
warp_utilization2: 0.061578
traffic_breakdown_coretomem[CONST_ACC_R] = 19968 {8:2496,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9816384 {8:1227048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52495904 {40:6268,72:2576,136:382792,}
traffic_breakdown_coretomem[INST_ACC_R] = 12160 {8:1520,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 2475688 {8:309461,}
traffic_breakdown_memtocore[CONST_ACC_R] = 179712 {72:2496,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166814336 {136:1226576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3131184 {8:391398,}
traffic_breakdown_memtocore[INST_ACC_R] = 206720 {136:1520,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 42086696 {136:309461,}
maxmrqlatency = 1434 
maxdqlatency = 0 
maxmflatency = 9242 
averagemflatency = 1027 
averagemflatency_1 = 1200 
averagemflatency_2= 832 
averagemflatency_3 = 1031 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 84 
max_icnt2mem_latency = 8388 
max_icnt2sh_latency = 1547634 
mrq_lat_table:607778 	18615 	34336 	72296 	202123 	295448 	367384 	305099 	105068 	3573 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	3501 	6245 	10204 	32030 	182322 	778977 	876698 	39458 	490 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	112674 	36626 	51721 	104773 	208063 	464768 	703929 	243636 	5432 	346 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	740331 	771578 	26431 	192 	0 	0 	0 	0 	0 	597 	1952 	4760 	9531 	16970 	33148 	68229 	128818 	127393 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	51 	1034 	2009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        36        29        30        20        18        28        38        13        12        14        14        16        23        12        10 
dram[1]:        44        46        31        30        20        14        26        36        12        14        18        18        24        14        14        12 
dram[2]:        44        44        32        30        20        24        32        30        14        12        16        22        13        21        12        18 
dram[3]:        48        26        32        30        20        24        48        30        18        18        28        12        17        18        12        18 
dram[4]:        48        42        30        30        20        26        36        34        10        18        24        20        14        20        12        22 
dram[5]:        36        52        23        30        20        18        44        30        12        13        22        18        16        12        10        12 
maximum service time to same row:
dram[0]:      1293      1780      1768      1962      3851      1762      1784      1597      2088      2297      1672      1865      1757      1910      2470      2969 
dram[1]:      1285      1290      2226      1413      4001      1575      1804      2015      2180      2049      1832      1512      1851      1685      3072      3985 
dram[2]:      1561      1882      2066      1408      2302      1764      1607      3757      2104      2222      1936      1723      1675      1895      2794      2694 
dram[3]:      1474      1275      1707      2631      2887      2178      2033      3108      1944      2255      1719      1588      2152      1643      2653      4299 
dram[4]:      1335      2069      1979      4269      1811      1785      1659      1640      2163      2101      1685      1685      1707      1626      2520      3091 
dram[5]:      1403      1296      1904      1696      1694      1892      1712      2497      2276      2035      1710      1554      1848      1842      2697      3960 
average row accesses per activate:
dram[0]:  1.525622  1.504261  1.495926  1.480407  1.565800  1.534222  1.542770  1.531416  1.509986  1.474666  1.540009  1.507845  1.499572  1.492908  1.533681  1.507898 
dram[1]:  1.500880  1.472323  1.470829  1.452402  1.528081  1.510895  1.519028  1.493828  1.483732  1.446305  1.509841  1.482809  1.500607  1.465243  1.516323  1.497496 
dram[2]:  1.509196  1.492665  1.497674  1.469288  1.532064  1.520351  1.540844  1.529359  1.483305  1.467300  1.507769  1.507641  1.509773  1.488730  1.514302  1.506946 
dram[3]:  1.512387  1.489697  1.484644  1.458874  1.535738  1.504333  1.533338  1.509963  1.489815  1.459050  1.528969  1.502376  1.498355  1.489531  1.529081  1.509581 
dram[4]:  1.496592  1.478948  1.471353  1.470978  1.531107  1.514474  1.525133  1.517798  1.487884  1.470244  1.517056  1.497871  1.487834  1.477029  1.511644  1.506567 
dram[5]:  1.491074  1.484029  1.464055  1.465257  1.519063  1.517405  1.515742  1.505407  1.471027  1.462196  1.507825  1.498685  1.482676  1.465176  1.510187  1.517133 
average row locality = 2011736/1341109 = 1.500054
average row locality_1 = 918842/623774 = 1.473037
average row locality_2 = 378884/307764 = 1.231086
average row locality_3 = 714010/409571 = 1.743312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17259     17337     17718     17294     17198     17264     16538     16346     16526     16441     16055     16323     16827     16659     16972     17098 
dram[1]:     17317     17469     17591     17561     16989     17159     16467     16607     16501     16531     16067     16362     16811     16862     17019     17039 
dram[2]:     17396     17259     17304     17664     17307     17059     16353     16504     16505     16564     16239     16193     16596     16881     17045     17070 
dram[3]:     17539     17253     17565     17631     17162     16960     16650     16504     16582     16491     16377     16137     16764     16800     17021     16949 
dram[4]:     17281     17240     17683     17352     17101     17261     16478     16405     16516     16494     16125     16270     16856     16620     17028     17053 
dram[5]:     17215     17496     17579     17603     16972     17131     16504     16635     16584     16570     16124     16378     16792     16783     17026     17054 
total reads: 1620740
bank skew: 17718/16055 = 1.10
chip skew: 270446/269763 = 1.00
number of total write accesses:
dram[0]:      4028      4022      3946      3939      3951      3919      4096      4103      4114      4107      4154      4148      4194      4184      4202      4189 
dram[1]:      3992      3996      3939      3937      3880      3921      4092      4087      4111      4115      4116      4125      4184      4195      4161      4191 
dram[2]:      4022      4010      3948      3938      3932      3934      4094      4098      4107      4122      4140      4136      4184      4190      4185      4191 
dram[3]:      4011      4005      3946      3937      3916      3877      4093      4107      4116      4121      4155      4099      4186      4186      4196      4165 
dram[4]:      4020      4012      3940      3936      3942      3928      4094      4109      4115      4110      4155      4134      4179      4181      4197      4176 
dram[5]:      4000      4015      3947      3948      3909      3923      4103      4111      4106      4123      4115      4140      4176      4191      4174      4198 
total reads: 391092
bank skew: 4202/3877 = 1.08
chip skew: 65296/65042 = 1.00
average mf latency per bank:
dram[0]:        980      1002      1011      1025       911       945       946       965       883       893       874       904       949       967       992      1017
dram[1]:       1092      1102      1115      1124       987      1043      1029      1052       971       995       956       999      1048      1072      1081      1122
dram[2]:       1007      1035      1037      1027       958       965       958       967       912       909       931       929       964       979      1043      1048
dram[3]:        983      1038      1007      1037       928       946       938       975       894       920       900       910       947       982      1025      1050
dram[4]:       1005      1040      1025      1038      1002       978       963       989       900       928       915       934       966       985      1038      1071
dram[5]:       1014      1017      1024      1037       925       946       973       977       898       916       882       895       971       978      1013      1037
maximum mf latency per bank:
dram[0]:       7129      5277      6313      4780      6869      5419      6022      6330      6467      4204      6625      6333      6581      7687      4930      7927
dram[1]:       7511      6130      6315      6609      5853      7553      6810      7315      6617      6123      6471      7663      5543      6858      7497      6237
dram[2]:       6055      6006      7082      7603      5149      6070      6592      7045      7355      7256      5025      5495      5099      7281      6357      6925
dram[3]:       7543      6651      5330      5300      6656      4048      7165      7710      6813      8438      5788      7146      8320      5317      5215      7593
dram[4]:       6106      7674      5361      5021      5598      5462      5647      9242      6501      7629      7754      4862      5810      6616      5787      6141
dram[5]:       8015      7963      7270      6515      5448      6708      6217      8766      5761      9051      7360      6587      5131      4119      5975      6939
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=931132 n_act=221210 n_pre=221197 n_req=334190 n_req_1=152193 n_req_2=63257 n_req_3=118740 n_rd=539676 n_write=129662 bw_util=0.6534 bw_util_1=0.298 bw_util_2=0.123 bw_util_3=0.2325 blp=8.558156 blp_1= 4.609408 blp_2= 2.046426 blp_3= 2.872673
 n_activity=2040484 dram_eff=0.6542 dram_eff_1=0.2983 dram_eff_2=0.1231 dram_eff_3=0.2328
bk0: 34516a 1021874i bk1: 34674a 993602i bk2: 35436a 963598i bk3: 34586a 943478i bk4: 34386a 971623i bk5: 34528a 935771i bk6: 33074a 905519i bk7: 32690a 878901i bk8: 33052a 1029757i bk9: 32882a 1007120i bk10: 32108a 1015799i bk11: 32642a 979152i bk12: 33650a 938983i bk13: 33314a 911186i bk14: 33942a 887235i bk15: 34196a 846226i 
bw_dist = 0.298	0.123	0.232	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4075
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=922934 n_act=225060 n_pre=225044 n_req=334444 n_req_1=151963 n_req_2=63227 n_req_3=119254 n_rd=540676 n_write=129163 bw_util=0.6539 bw_util_1=0.2975 bw_util_2=0.1229 bw_util_3=0.2335 blp=8.702167 blp_1= 4.623071 blp_2= 2.079265 blp_3= 2.957701
 n_activity=2040197 dram_eff=0.6548 dram_eff_1=0.2979 dram_eff_2=0.1231 dram_eff_3=0.2338
bk0: 34632a 1007087i bk1: 34938a 969483i bk2: 35182a 940930i bk3: 35120a 916526i bk4: 33978a 969082i bk5: 34318a 914171i bk6: 32930a 892869i bk7: 33214a 855115i bk8: 33002a 1009890i bk9: 33062a 978053i bk10: 32122a 1003693i bk11: 32720a 967133i bk12: 33622a 923166i bk13: 33724a 880235i bk14: 34038a 875393i bk15: 34074a 833006i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6057
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=927970 n_act=222772 n_pre=222758 n_req=334205 n_req_1=152030 n_req_2=63419 n_req_3=118756 n_rd=539844 n_write=129533 bw_util=0.6534 bw_util_1=0.2976 bw_util_2=0.1233 bw_util_3=0.2325 blp=8.595594 blp_1= 4.614785 blp_2= 2.064811 blp_3= 2.895722
 n_activity=2040334 dram_eff=0.6543 dram_eff_1=0.298 dram_eff_2=0.1234 dram_eff_3=0.2328
bk0: 34790a 1011637i bk1: 34512a 983739i bk2: 34608a 974631i bk3: 35324a 929593i bk4: 34612a 962418i bk5: 34118a 932918i bk6: 32706a 909747i bk7: 33008a 870381i bk8: 33010a 1023195i bk9: 33128a 999966i bk10: 32476a 997640i bk11: 32376a 988684i bk12: 33190a 951201i bk13: 33760a 894738i bk14: 34088a 879158i bk15: 34138a 845121i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3989
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=926082 n_act=223386 n_pre=223371 n_req=334510 n_req_1=152098 n_req_2=63155 n_req_3=119257 n_rd=540738 n_write=129300 bw_util=0.654 bw_util_1=0.2978 bw_util_2=0.1228 bw_util_3=0.2335 blp=8.621399 blp_1= 4.613081 blp_2= 2.044678 blp_3= 2.913807
 n_activity=2040396 dram_eff=0.6548 dram_eff_1=0.2981 dram_eff_2=0.1229 dram_eff_3=0.2338
bk0: 35078a 1005343i bk1: 34500a 989890i bk2: 35128a 958019i bk3: 35262a 926480i bk4: 34324a 965153i bk5: 33912a 937709i bk6: 33300a 901191i bk7: 33008a 854706i bk8: 33164a 1014845i bk9: 32982a 991440i bk10: 32752a 999407i bk11: 32266a 980186i bk12: 33526a 934086i bk13: 33600a 902927i bk14: 34040a 886436i bk15: 33896a 852966i 
bw_dist = 0.298	0.123	0.233	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3731
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=926428 n_act=223722 n_pre=223706 n_req=334009 n_req_1=152022 n_req_2=63245 n_req_3=118742 n_rd=539486 n_write=129535 bw_util=0.6531 bw_util_1=0.2976 bw_util_2=0.1229 bw_util_3=0.2325 blp=8.653955 blp_1= 4.639160 blp_2= 2.065756 blp_3= 2.927115
 n_activity=2040675 dram_eff=0.6538 dram_eff_1=0.2979 dram_eff_2=0.1231 dram_eff_3=0.2327
bk0: 34560a 1012863i bk1: 34476a 975137i bk2: 35364a 950747i bk3: 34704a 940819i bk4: 34198a 958372i bk5: 34520a 918144i bk6: 32954a 901487i bk7: 32804a 872577i bk8: 33030a 1020426i bk9: 32988a 988376i bk10: 32250a 992312i bk11: 32540a 970007i bk12: 33712a 924148i bk13: 33240a 895785i bk14: 34056a 873800i bk15: 34090a 838642i 
bw_dist = 0.298	0.123	0.232	0.346	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4535
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2042877 n_nop=922699 n_act=224952 n_pre=224938 n_req=334641 n_req_1=152210 n_req_2=63150 n_req_3=119281 n_rd=540858 n_write=129430 bw_util=0.6543 bw_util_1=0.298 bw_util_2=0.1228 bw_util_3=0.2335 blp=8.694263 blp_1= 4.629523 blp_2= 2.052113 blp_3= 2.957880
 n_activity=2040479 dram_eff=0.6551 dram_eff_1=0.2983 dram_eff_2=0.1229 dram_eff_3=0.2338
bk0: 34430a 1005327i bk1: 34992a 972918i bk2: 35158a 946117i bk3: 35206a 921101i bk4: 33938a 961846i bk5: 34260a 930018i bk6: 33004a 888483i bk7: 33266a 853491i bk8: 33166a 1002932i bk9: 33140a 980454i bk10: 32234a 995176i bk11: 32754a 968891i bk12: 33584a 919377i bk13: 33566a 886787i bk14: 34052a 879636i bk15: 34108a 838450i 
bw_dist = 0.298	0.123	0.234	0.345	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 161290, Miss = 135112, Miss_rate = 0.838, Pending_hits = 1287, Reservation_fails = 349429
L2_cache_bank[1]: Access = 160939, Miss = 134782, Miss_rate = 0.837, Pending_hits = 1254, Reservation_fails = 395081
L2_cache_bank[2]: Access = 160384, Miss = 134782, Miss_rate = 0.840, Pending_hits = 1378, Reservation_fails = 384570
L2_cache_bank[3]: Access = 160654, Miss = 135611, Miss_rate = 0.844, Pending_hits = 1340, Reservation_fails = 443331
L2_cache_bank[4]: Access = 160580, Miss = 134764, Miss_rate = 0.839, Pending_hits = 1258, Reservation_fails = 345679
L2_cache_bank[5]: Access = 161572, Miss = 135207, Miss_rate = 0.837, Pending_hits = 1358, Reservation_fails = 402586
L2_cache_bank[6]: Access = 160805, Miss = 135682, Miss_rate = 0.844, Pending_hits = 1303, Reservation_fails = 341207
L2_cache_bank[7]: Access = 160222, Miss = 134741, Miss_rate = 0.841, Pending_hits = 1433, Reservation_fails = 381176
L2_cache_bank[8]: Access = 163571, Miss = 135091, Miss_rate = 0.826, Pending_hits = 1300, Reservation_fails = 341009
L2_cache_bank[9]: Access = 160664, Miss = 134713, Miss_rate = 0.838, Pending_hits = 1306, Reservation_fails = 418125
L2_cache_bank[10]: Access = 160618, Miss = 134815, Miss_rate = 0.839, Pending_hits = 1420, Reservation_fails = 334671
L2_cache_bank[11]: Access = 160494, Miss = 135670, Miss_rate = 0.845, Pending_hits = 1345, Reservation_fails = 381198
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161290, Miss = 135112 (0.838), PendingHit = 1287 (0.00798)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160939, Miss = 134782 (0.837), PendingHit = 1254 (0.00779)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160384, Miss = 134782 (0.84), PendingHit = 1378 (0.00859)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160654, Miss = 135611 (0.844), PendingHit = 1340 (0.00834)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160580, Miss = 134764 (0.839), PendingHit = 1258 (0.00783)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161572, Miss = 135207 (0.837), PendingHit = 1358 (0.0084)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160805, Miss = 135682 (0.844), PendingHit = 1303 (0.0081)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160222, Miss = 134741 (0.841), PendingHit = 1433 (0.00894)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 163571, Miss = 135091 (0.826), PendingHit = 1300 (0.00795)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160664, Miss = 134713 (0.838), PendingHit = 1306 (0.00813)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160618, Miss = 134815 (0.839), PendingHit = 1420 (0.00884)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160494, Miss = 135670 (0.845), PendingHit = 1345 (0.00838)
L2 Cache Total Miss Rate = 0.839
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.617
Stream 3: L2 Cache Miss Rate = 0.938
Stream 1: Accesses  = 652769
Stream 1: Misses  = 652236
Stream 2: Accesses  = 596193
Stream 2: Misses  = 367889
Stream 3: Accesses  = 1335600
Stream 3: Misses  = 1253081
Stream 1+2: Accesses  = 1248962
Stream 1+2: Misses  = 1020125
Stream 1+2+3: Accesses  = 2584562
Stream 1+2+3: Misses  = 2273206
Total Accesses  = 1931793
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.597
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.595
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	3.105
CORE_L2MPKI_21	3.100
CORE_L2MPKI_22	3.032
CORE_L2MPKI_23	3.073
CORE_L2MPKI_24	3.233
CORE_L2MPKI_25	2.949
CORE_L2MPKI_26	3.091
CORE_L2MPKI_27	2.921
CORE_L2MPKI_28	3.080
CORE_L2MPKI_29	3.043
CORE_L2MPKI_30	3.195
CORE_L2MPKI_31	3.019
CORE_L2MPKI_32	2.915
CORE_L2MPKI_33	3.226
CORE_L2MPKI_34	3.164
CORE_L2MPKI_35	3.226
CORE_L2MPKI_36	2.880
CORE_L2MPKI_37	2.968
CORE_L2MPKI_38	2.911
CORE_L2MPKI_39	2.929
CORE_L2MPKI_40	1.858
CORE_L2MPKI_41	1.847
CORE_L2MPKI_42	1.826
CORE_L2MPKI_43	1.888
CORE_L2MPKI_44	1.830
CORE_L2MPKI_45	1.763
CORE_L2MPKI_46	1.842
CORE_L2MPKI_47	1.771
CORE_L2MPKI_48	1.781
CORE_L2MPKI_49	1.740
CORE_L2MPKI_50	1.712
CORE_L2MPKI_51	1.787
CORE_L2MPKI_52	1.755
CORE_L2MPKI_53	1.853
CORE_L2MPKI_54	1.875
CORE_L2MPKI_55	1.831
CORE_L2MPKI_56	1.799
CORE_L2MPKI_57	1.785
CORE_L2MPKI_58	1.761
CORE_L2MPKI_59	1.789
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 3.053
Avg_MPKI_Stream3= 1.805
MISSES-CORES
CORE_MISSES_0	32610
CORE_MISSES_1	33773
CORE_MISSES_2	32653
CORE_MISSES_3	32720
CORE_MISSES_4	33319
CORE_MISSES_5	32509
CORE_MISSES_6	32613
CORE_MISSES_7	33432
CORE_MISSES_8	32590
CORE_MISSES_9	32589
CORE_MISSES_10	33338
CORE_MISSES_11	31859
CORE_MISSES_12	32513
CORE_MISSES_13	32625
CORE_MISSES_14	32625
CORE_MISSES_15	31935
CORE_MISSES_16	32738
CORE_MISSES_17	31882
CORE_MISSES_18	31911
CORE_MISSES_19	32002
CORE_MISSES_20	18714
CORE_MISSES_21	18704
CORE_MISSES_22	17587
CORE_MISSES_23	17729
CORE_MISSES_24	18162
CORE_MISSES_25	18504
CORE_MISSES_26	18848
CORE_MISSES_27	19287
CORE_MISSES_28	18705
CORE_MISSES_29	18671
CORE_MISSES_30	18233
CORE_MISSES_31	18633
CORE_MISSES_32	18269
CORE_MISSES_33	18392
CORE_MISSES_34	17992
CORE_MISSES_35	18197
CORE_MISSES_36	18315
CORE_MISSES_37	18220
CORE_MISSES_38	18295
CORE_MISSES_39	18432
CORE_MISSES_40	29370
CORE_MISSES_41	24324
CORE_MISSES_42	32979
CORE_MISSES_43	29838
CORE_MISSES_44	33014
CORE_MISSES_45	27863
CORE_MISSES_46	33590
CORE_MISSES_47	27985
CORE_MISSES_48	32015
CORE_MISSES_49	27507
CORE_MISSES_50	27066
CORE_MISSES_51	28237
CORE_MISSES_52	27733
CORE_MISSES_53	29283
CORE_MISSES_54	29643
CORE_MISSES_55	28939
CORE_MISSES_56	34192
CORE_MISSES_57	32915
CORE_MISSES_58	32123
CORE_MISSES_59	32229
L2_MISSES = 1620970
L2_total_cache_accesses = 1931793
L2_total_cache_misses = 1620970
L2_total_cache_miss_rate = 0.8391
L2_total_cache_pending_hits = 15982
L2_total_cache_reservation_fails = 4518062
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1145072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3242165
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2013
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3688
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 207801
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 10106
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 91554
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 216798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 383919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1047273
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1209
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 174
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8138
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8086671
icnt_total_pkts_simt_to_mem=3474749
