/*
 * Samsung Exynos SoC series Pablo driver
 *
 * ITSC HW register description
 *
 * Copyright (C) 2019 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_ITSC_V8_0_H
#define IS_SFR_ITSC_V8_0_H

#include "is-hw-api-common.h"

enum is_itsc_reg_name {
	ITSC_R_SC_RESET_CTRL_GLOBAL,
	ITSC_R_APB_CLK_GATE_CTRL,
	ITSC_R_SCALER_RESET_STATUS,
	ITSC_R_SCALER_RUNNING_STATUS,
	ITSC_R_DMA_RUNNING_STATUS,
	ITSC_R_SCALER_VERSION,
	ITSC_R_ITSC_STALL_TIMEOUT_EN,
	ITSC_R_ITSC_STALL_TIMEOUT_NUM,
	ITSC_R_LBMEM_START_IDX_CONV420_SC01,
	ITSC_R_SC_RESET_CTRL_0,
	ITSC_R_SC_GCTRL_0,
	ITSC_R_SCALER_LINEAR_INPUT_STATUS_0,
	ITSC_R_SCALER_INPUT_STATUS_0,
	ITSC_R_INPUT_IMG_SIZE_0,
	ITSC_R_CORE_CLK_GATE_CTRL_0,
	ITSC_R_OTFOUT_CTRL_0,
	ITSC_R_SCALER_INTERRUPT_0,
	ITSC_R_SCALER_INTERRUPT_MASK_0,
	ITSC_R_SHADOW_REG_CTRL_0,
	ITSC_R_SHADOW_MEM_RD_CTRL_0,
	ITSC_R_SHADOW_MEM_RD_SFR_ADDR_0,
	ITSC_R_SHADOW_MEM_RD_SFR_DATA_0,
	ITSC_R_SCALER_FAST_MODE_CTRL_0,
	ITSC_R_SCALER_FAST_MODE_STATUS_0,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_0,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_RESET_0,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0,
	ITSC_R_SCALER_TZINFO_0,
	ITSC_R_SCALER_TZINFO_STATUS_0,
	ITSC_R_SCALER_MAIN_LINEAR_CTRL_0,
	ITSC_R_SC_RESET_CTRL_1,
	ITSC_R_SC_GCTRL_1,
	ITSC_R_SCALER_LINEAR_INPUT_STATUS_1,
	ITSC_R_SCALER_INPUT_STATUS_1,
	ITSC_R_INPUT_IMG_SIZE_1,
	ITSC_R_CORE_CLK_GATE_CTRL_1,
	ITSC_R_OTFOUT_CTRL_1,
	ITSC_R_SCALER_INTERRUPT_1,
	ITSC_R_SCALER_INTERRUPT_MASK_1,
	ITSC_R_SHADOW_REG_CTRL_1,
	ITSC_R_SHADOW_MEM_RD_CTRL_1,
	ITSC_R_SHADOW_MEM_RD_SFR_ADDR_1,
	ITSC_R_SHADOW_MEM_RD_SFR_DATA_1,
	ITSC_R_SCALER_FAST_MODE_CTRL_1,
	ITSC_R_SCALER_FAST_MODE_STATUS_1,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_1,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_RESET_1,
	ITSC_R_SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_1,
	ITSC_R_SCALER_TZINFO_1,
	ITSC_R_SCALER_TZINFO_STATUS_1,
	ITSC_R_SCALER_MAIN_LINEAR_CTRL_1,
	ITSC_R_SC0_CTRL,
	ITSC_R_SC1_CTRL,
	ITSC_R_PC0_CTRL,
	ITSC_R_PC0_CONV420_CTRL,
	ITSC_R_PC0_CONV420_WEIGHT,
	ITSC_R_PC0_BCHS_CTRL,
	ITSC_R_PC0_BCHS_BC,
	ITSC_R_PC0_BCHS_HS1,
	ITSC_R_PC0_BCHS_HS2,
	ITSC_R_PC0_BCHS_CLAMP_Y,
	ITSC_R_PC0_BCHS_CLAMP_C,
	ITSC_R_PC0_DMA_OUT_CTRL,
	ITSC_R_PC1_CTRL,
	ITSC_R_PC1_CONV420_CTRL,
	ITSC_R_PC1_CONV420_WEIGHT,
	ITSC_R_PC1_BCHS_CTRL,
	ITSC_R_PC1_BCHS_BC,
	ITSC_R_PC1_BCHS_HS1,
	ITSC_R_PC1_BCHS_HS2,
	ITSC_R_PC1_BCHS_CLAMP_Y,
	ITSC_R_PC1_BCHS_CLAMP_C,
	ITSC_R_PC1_DMA_OUT_CTRL,
	ITSC_R_RGB2YUV0_COEFF_R1,
	ITSC_R_RGB2YUV0_COEFF_R2,
	ITSC_R_RGB2YUV0_COEFF_R3,
	ITSC_R_RGB2YUV0_COEFF_G1,
	ITSC_R_RGB2YUV0_COEFF_G2,
	ITSC_R_RGB2YUV0_COEFF_G3,
	ITSC_R_RGB2YUV0_COEFF_B1,
	ITSC_R_RGB2YUV0_COEFF_B2,
	ITSC_R_RGB2YUV0_COEFF_B3,
	ITSC_R_RGB2YUV0_LIMITS_YMIN,
	ITSC_R_RGB2YUV0_LIMITS_YMAX,
	ITSC_R_RGB2YUV0_LIMITS_UMIN,
	ITSC_R_RGB2YUV0_LIMITS_UMAX,
	ITSC_R_RGB2YUV0_LIMITS_VMIN,
	ITSC_R_RGB2YUV0_LIMITS_VMAX,
	ITSC_R_RGB2YUV0_LSHIFT,
	ITSC_R_RGB2YUV0_OFFSET_Y,
	ITSC_R_RGB2YUV0_OFFSET_U,
	ITSC_R_RGB2YUV0_OFFSET_V,
	ITSC_R_RGB2YUV0_YUV444TO422_COEFFS,
	ITSC_R_RGB2YUV0_YUV444TO422_COEFFS_1,
	ITSC_R_RGB2YUV1_COEFF_R1,
	ITSC_R_RGB2YUV1_COEFF_R2,
	ITSC_R_RGB2YUV1_COEFF_R3,
	ITSC_R_RGB2YUV1_COEFF_G1,
	ITSC_R_RGB2YUV1_COEFF_G2,
	ITSC_R_RGB2YUV1_COEFF_G3,
	ITSC_R_RGB2YUV1_COEFF_B1,
	ITSC_R_RGB2YUV1_COEFF_B2,
	ITSC_R_RGB2YUV1_COEFF_B3,
	ITSC_R_RGB2YUV1_LIMITS_YMIN,
	ITSC_R_RGB2YUV1_LIMITS_YMAX,
	ITSC_R_RGB2YUV1_LIMITS_UMIN,
	ITSC_R_RGB2YUV1_LIMITS_UMAX,
	ITSC_R_RGB2YUV1_LIMITS_VMIN,
	ITSC_R_RGB2YUV1_LIMITS_VMAX,
	ITSC_R_RGB2YUV1_LSHIFT,
	ITSC_R_RGB2YUV1_OFFSET_Y,
	ITSC_R_RGB2YUV1_OFFSET_U,
	ITSC_R_RGB2YUV1_OFFSET_V,
	ITSC_R_RGB2YUV1_YUV444TO422_COEFFS,
	ITSC_R_RGB2YUV1_YUV444TO422_COEFFS_1,
	ITSC_R_RGB2YUV2_COEFF_R1,
	ITSC_R_RGB2YUV2_COEFF_R2,
	ITSC_R_RGB2YUV2_COEFF_R3,
	ITSC_R_RGB2YUV2_COEFF_G1,
	ITSC_R_RGB2YUV2_COEFF_G2,
	ITSC_R_RGB2YUV2_COEFF_G3,
	ITSC_R_RGB2YUV2_COEFF_B1,
	ITSC_R_RGB2YUV2_COEFF_B2,
	ITSC_R_RGB2YUV2_COEFF_B3,
	ITSC_R_RGB2YUV2_LIMITS_YMIN,
	ITSC_R_RGB2YUV2_LIMITS_YMAX,
	ITSC_R_RGB2YUV2_LIMITS_UMIN,
	ITSC_R_RGB2YUV2_LIMITS_UMAX,
	ITSC_R_RGB2YUV2_LIMITS_VMIN,
	ITSC_R_RGB2YUV2_LIMITS_VMAX,
	ITSC_R_RGB2YUV2_LSHIFT,
	ITSC_R_RGB2YUV2_OFFSET_Y,
	ITSC_R_RGB2YUV2_OFFSET_U,
	ITSC_R_RGB2YUV2_OFFSET_V,
	ITSC_R_RGB2YUV2_YUV444TO422_COEFFS,
	ITSC_R_RGB2YUV2_YUV444TO422_COEFFS_1,
	ITSC_R_RGB2YUV3_COEFF_R1,
	ITSC_R_RGB2YUV3_COEFF_R2,
	ITSC_R_RGB2YUV3_COEFF_R3,
	ITSC_R_RGB2YUV3_COEFF_G1,
	ITSC_R_RGB2YUV3_COEFF_G2,
	ITSC_R_RGB2YUV3_COEFF_G3,
	ITSC_R_RGB2YUV3_COEFF_B1,
	ITSC_R_RGB2YUV3_COEFF_B2,
	ITSC_R_RGB2YUV3_COEFF_B3,
	ITSC_R_RGB2YUV3_LIMITS_YMIN,
	ITSC_R_RGB2YUV3_LIMITS_YMAX,
	ITSC_R_RGB2YUV3_LIMITS_UMIN,
	ITSC_R_RGB2YUV3_LIMITS_UMAX,
	ITSC_R_RGB2YUV3_LIMITS_VMIN,
	ITSC_R_RGB2YUV3_LIMITS_VMAX,
	ITSC_R_RGB2YUV3_LSHIFT,
	ITSC_R_RGB2YUV3_OFFSET_Y,
	ITSC_R_RGB2YUV3_OFFSET_U,
	ITSC_R_RGB2YUV3_OFFSET_V,
	ITSC_R_RGB2YUV3_YUV444TO422_COEFFS,
	ITSC_R_RGB2YUV3_YUV444TO422_COEFFS_1,
	ITSC_R_DBG_SC_0,
	ITSC_R_DBG_SC_1,
	ITSC_R_DBG_SC_2,
	ITSC_R_DBG_SC_3,
	ITSC_R_DBG_SC_4,
	ITSC_R_DBG_SC_5,
	ITSC_R_DBG_SC_6,
	ITSC_R_DBG_SC_7,
	ITSC_R_DBG_SC_8,
	ITSC_R_DBG_SC_9,
	ITSC_R_DBG_SC_10,
	ITSC_R_DBG_SC_11,
	ITSC_R_DBG_SC_12,
	ITSC_R_DBG_SC_13,
	ITSC_R_DBG_SC_14,
	ITSC_R_DBG_SC_15,
	ITSC_R_DBG_CAPTURE_CTRL,
	ITSC_R_DBG_RELEASE_CTRL,
	ITSC_R_WDMA0_IMG_SIZE,
	ITSC_R_WDMA0_COLOR_TYPE,
	ITSC_R_WDMA0_YUV_FORMAT,
	ITSC_R_WDMA0_RGB_FORMAT,
	ITSC_R_WDMA0_RGB_ALPHA,
	ITSC_R_WDMA0_BASE_ADDR_0,
	ITSC_R_WDMA0_BASE_ADDR_1,
	ITSC_R_WDMA0_BASE_ADDR_2,
	ITSC_R_WDMA0_BASE_ADDR_3,
	ITSC_R_WDMA0_BASE_ADDR_4,
	ITSC_R_WDMA0_STRIDE_0,
	ITSC_R_WDMA0_STRIDE_1,
	ITSC_R_WDMA0_STRIDE_2,
	ITSC_R_WDMA0_STRIDE_3,
	ITSC_R_WDMA0_STRIDE_4,
	ITSC_R_WDMA0_DITHER,
	ITSC_R_WDMA0_SWAP_EN,
	ITSC_R_WDMA0_MAX_MO,
	ITSC_R_WDMA0_FLIP_CONTROL,
	ITSC_R_WDMA0_MONO_CTRL,
	ITSC_R_WDMA0_RGB_CONV444_WEIGHT,
	ITSC_R_WDMA0_CRC_RESULT0,
	ITSC_R_WDMA0_CRC_RESULT1,
	ITSC_R_WDMA0_CRC_RESULT2,
	ITSC_R_WDMA0_CRC_RESULT3,
	ITSC_R_WDMA0_CRC_RESULT4,
	ITSC_R_WDMA1_IMG_SIZE,
	ITSC_R_WDMA1_COLOR_TYPE,
	ITSC_R_WDMA1_YUV_FORMAT,
	ITSC_R_WDMA1_RGB_FORMAT,
	ITSC_R_WDMA1_RGB_ALPHA,
	ITSC_R_WDMA1_BASE_ADDR_0,
	ITSC_R_WDMA1_BASE_ADDR_1,
	ITSC_R_WDMA1_BASE_ADDR_2,
	ITSC_R_WDMA1_BASE_ADDR_3,
	ITSC_R_WDMA1_BASE_ADDR_4,
	ITSC_R_WDMA1_STRIDE_0,
	ITSC_R_WDMA1_STRIDE_1,
	ITSC_R_WDMA1_STRIDE_2,
	ITSC_R_WDMA1_STRIDE_3,
	ITSC_R_WDMA1_STRIDE_4,
	ITSC_R_WDMA1_DITHER,
	ITSC_R_WDMA1_SWAP_EN,
	ITSC_R_WDMA1_MAX_MO,
	ITSC_R_WDMA1_FLIP_CONTROL,
	ITSC_R_WDMA1_MONO_CTRL,
	ITSC_R_WDMA1_RGB_CONV444_WEIGHT,
	ITSC_R_WDMA1_CRC_RESULT0,
	ITSC_R_WDMA1_CRC_RESULT1,
	ITSC_R_WDMA1_CRC_RESULT2,
	ITSC_R_WDMA1_CRC_RESULT3,
	ITSC_R_WDMA1_CRC_RESULT4,
	ITSC_R_WDMA_RGB_OFFSET,
	ITSC_R_WDMA_RGB_COEF_0,
	ITSC_R_WDMA_RGB_COEF_1,
	ITSC_R_WDMA_RGB_COEF_2,
	ITSC_R_WDMA_RGB_COEF_3,
	ITSC_R_WDMA_RGB_COEF_4,
	ITSC_R_DMA_CLK_GATE_DISABLE,
	ITSC_R_DMA_AXUSER_WDMA0,
	ITSC_R_DMA_AXUSER_WDMA1,
	ITSC_R_DBG_DMA_0,
	ITSC_R_DBG_DMA_1,
	ITSC_R_DBG_DMA_2,
	ITSC_R_DBG_DMA_3,
	ITSC_R_DBG_DMA_4,
	ITSC_R_DBG_DMA_5,
	ITSC_R_DBG_DMA_6,
	ITSC_R_DBG_DMA_7,
	ITSC_R_DBG_DMA_8,
	ITSC_R_DBG_DMA_9,
	ITSC_R_DBG_DMA_10,
	ITSC_R_DBG_DMA_11,
	ITSC_R_DBG_DMA_12,
	ITSC_R_DBG_DMA_13,
	ITSC_R_DBG_DMA_14,
	ITSC_R_DBG_DMA_15,
	ITSC_REG_CNT,
};

static const struct is_reg itsc_regs[ITSC_REG_CNT] = {
	{0x0000, "SC_RESET_CTRL_GLOBAL"},
	{0x0004, "APB_CLK_GATE_CTRL"},
	{0x0010, "SCALER_RESET_STATUS"},
	{0x0014, "SCALER_RUNNING_STATUS"},
	{0x0018, "DMA_RUNNING_STATUS"},
	{0x001C, "SCALER_VERSION"},
	{0x0020, "ITSC_STALL_TIMEOUT_EN"},
	{0x0024, "ITSC_STALL_TIMEOUT_NUM"},
	{0x0030, "LBMEM_START_IDX_CONV420_SC01"},
	{0x0100, "SC_RESET_CTRL_0"},
	{0x0104, "SC_GCTRL_0"},
	{0x0108, "SCALER_LINEAR_INPUT_STATUS_0"},
	{0x010C, "SCALER_INPUT_STATUS_0"},
	{0x0114, "INPUT_IMG_SIZE_0"},
	{0x0118, "CORE_CLK_GATE_CTRL_0"},
	{0x011C, "OTFOUT_CTRL_0"},
	{0x0120, "SCALER_INTERRUPT_0"},
	{0x0124, "SCALER_INTERRUPT_MASK_0"},
	{0x4130, "SHADOW_REG_CTRL_0"},
	{0x4134, "SHADOW_MEM_RD_CTRL_0"},
	{0x4138, "SHADOW_MEM_RD_SFR_ADDR_0"},
	{0x413C, "SHADOW_MEM_RD_SFR_DATA_0"},
	{0x0140, "SCALER_FAST_MODE_CTRL_0"},
	{0x0144, "SCALER_FAST_MODE_STATUS_0"},
	{0x014C, "SCALER_FRM_SEQ_COUNTER_0"},
	{0x0150, "SCALER_FRM_SEQ_COUNTER_RESET_0"},
	{0x0154, "SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0"},
	{0x0158, "SCALER_TZINFO_0"},
	{0x015C, "SCALER_TZINFO_STATUS_0"},
	{0x0160, "SCALER_MAIN_LINEAR_CTRL_0"},
	{0x0200, "SC_RESET_CTRL_1"},
	{0x0204, "SC_GCTRL_1"},
	{0x0208, "SCALER_LINEAR_INPUT_STATUS_1"},
	{0x020C, "SCALER_INPUT_STATUS_1"},
	{0x0214, "INPUT_IMG_SIZE_1"},
	{0x0218, "CORE_CLK_GATE_CTRL_1"},
	{0x021C, "OTFOUT_CTRL_1"},
	{0x0220, "SCALER_INTERRUPT_1"},
	{0x0224, "SCALER_INTERRUPT_MASK_1"},
	{0x8230, "SHADOW_REG_CTRL_1"},
	{0x8234, "SHADOW_MEM_RD_CTRL_1"},
	{0x8238, "SHADOW_MEM_RD_SFR_ADDR_1"},
	{0x823C, "SHADOW_MEM_RD_SFR_DATA_1"},
	{0x0240, "SCALER_FAST_MODE_CTRL_1"},
	{0x0244, "SCALER_FAST_MODE_STATUS_1"},
	{0x024C, "SCALER_FRM_SEQ_COUNTER_1"},
	{0x0250, "SCALER_FRM_SEQ_COUNTER_RESET_1"},
	{0x0254, "SCALER_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_1"},
	{0x0258, "SCALER_TZINFO_1"},
	{0x025C, "SCALER_TZINFO_STATUS_1"},
	{0x0260, "SCALER_MAIN_LINEAR_CTRL_1"},
	{0x0300, "SC0_CTRL"},
	{0x0400, "SC1_CTRL"},
	{0x0800, "PC0_CTRL"},
	{0x0840, "PC0_CONV420_CTRL"},
	{0x0844, "PC0_CONV420_WEIGHT"},
	{0x0848, "PC0_BCHS_CTRL"},
	{0x084C, "PC0_BCHS_BC"},
	{0x0850, "PC0_BCHS_HS1"},
	{0x0854, "PC0_BCHS_HS2"},
	{0x0858, "PC0_BCHS_CLAMP_Y"},
	{0x085C, "PC0_BCHS_CLAMP_C"},
	{0x0864, "PC0_DMA_OUT_CTRL"},
	{0x0900, "PC1_CTRL"},
	{0x0940, "PC1_CONV420_CTRL"},
	{0x0944, "PC1_CONV420_WEIGHT"},
	{0x0948, "PC1_BCHS_CTRL"},
	{0x094C, "PC1_BCHS_BC"},
	{0x0950, "PC1_BCHS_HS1"},
	{0x0954, "PC1_BCHS_HS2"},
	{0x0958, "PC1_BCHS_CLAMP_Y"},
	{0x095C, "PC1_BCHS_CLAMP_C"},
	{0x0964, "PC1_DMA_OUT_CTRL"},
	{0x1A00, "RGB2YUV0_COEFF_R1"},
	{0x1A04, "RGB2YUV0_COEFF_R2"},
	{0x1A08, "RGB2YUV0_COEFF_R3"},
	{0x1A0C, "RGB2YUV0_COEFF_G1"},
	{0x1A10, "RGB2YUV0_COEFF_G2"},
	{0x1A14, "RGB2YUV0_COEFF_G3"},
	{0x1A18, "RGB2YUV0_COEFF_B1"},
	{0x1A1C, "RGB2YUV0_COEFF_B2"},
	{0x1A20, "RGB2YUV0_COEFF_B3"},
	{0x1A24, "RGB2YUV0_LIMITS_YMIN"},
	{0x1A28, "RGB2YUV0_LIMITS_YMAX"},
	{0x1A2C, "RGB2YUV0_LIMITS_UMIN"},
	{0x1A30, "RGB2YUV0_LIMITS_UMAX"},
	{0x1A34, "RGB2YUV0_LIMITS_VMIN"},
	{0x1A38, "RGB2YUV0_LIMITS_VMAX"},
	{0x1A3C, "RGB2YUV0_LSHIFT"},
	{0x1A40, "RGB2YUV0_OFFSET_Y"},
	{0x1A44, "RGB2YUV0_OFFSET_U"},
	{0x1A48, "RGB2YUV0_OFFSET_V"},
	{0x1A54, "RGB2YUV0_YUV444TO422_COEFFS"},
	{0x1A58, "RGB2YUV0_YUV444TO422_COEFFS_1"},
	{0x1B00, "RGB2YUV1_COEFF_R1"},
	{0x1B04, "RGB2YUV1_COEFF_R2"},
	{0x1B08, "RGB2YUV1_COEFF_R3"},
	{0x1B0C, "RGB2YUV1_COEFF_G1"},
	{0x1B10, "RGB2YUV1_COEFF_G2"},
	{0x1B14, "RGB2YUV1_COEFF_G3"},
	{0x1B18, "RGB2YUV1_COEFF_B1"},
	{0x1B1C, "RGB2YUV1_COEFF_B2"},
	{0x1B20, "RGB2YUV1_COEFF_B3"},
	{0x1B24, "RGB2YUV1_LIMITS_YMIN"},
	{0x1B28, "RGB2YUV1_LIMITS_YMAX"},
	{0x1B2C, "RGB2YUV1_LIMITS_UMIN"},
	{0x1B30, "RGB2YUV1_LIMITS_UMAX"},
	{0x1B34, "RGB2YUV1_LIMITS_VMIN"},
	{0x1B38, "RGB2YUV1_LIMITS_VMAX"},
	{0x1B3C, "RGB2YUV1_LSHIFT"},
	{0x1B40, "RGB2YUV1_OFFSET_Y"},
	{0x1B44, "RGB2YUV1_OFFSET_U"},
	{0x1B48, "RGB2YUV1_OFFSET_V"},
	{0x1B54, "RGB2YUV1_YUV444TO422_COEFFS"},
	{0x1B58, "RGB2YUV1_YUV444TO422_COEFFS_1"},
	{0x1C00, "RGB2YUV2_COEFF_R1"},
	{0x1C04, "RGB2YUV2_COEFF_R2"},
	{0x1C08, "RGB2YUV2_COEFF_R3"},
	{0x1C0C, "RGB2YUV2_COEFF_G1"},
	{0x1C10, "RGB2YUV2_COEFF_G2"},
	{0x1C14, "RGB2YUV2_COEFF_G3"},
	{0x1C18, "RGB2YUV2_COEFF_B1"},
	{0x1C1C, "RGB2YUV2_COEFF_B2"},
	{0x1C20, "RGB2YUV2_COEFF_B3"},
	{0x1C24, "RGB2YUV2_LIMITS_YMIN"},
	{0x1C28, "RGB2YUV2_LIMITS_YMAX"},
	{0x1C2C, "RGB2YUV2_LIMITS_UMIN"},
	{0x1C30, "RGB2YUV2_LIMITS_UMAX"},
	{0x1C34, "RGB2YUV2_LIMITS_VMIN"},
	{0x1C38, "RGB2YUV2_LIMITS_VMAX"},
	{0x1C3C, "RGB2YUV2_LSHIFT"},
	{0x1C40, "RGB2YUV2_OFFSET_Y"},
	{0x1C44, "RGB2YUV2_OFFSET_U"},
	{0x1C48, "RGB2YUV2_OFFSET_V"},
	{0x1C54, "RGB2YUV2_YUV444TO422_COEFFS"},
	{0x1C58, "RGB2YUV2_YUV444TO422_COEFFS_1"},
	{0x1D00, "RGB2YUV3_COEFF_R1"},
	{0x1D04, "RGB2YUV3_COEFF_R2"},
	{0x1D08, "RGB2YUV3_COEFF_R3"},
	{0x1D0C, "RGB2YUV3_COEFF_G1"},
	{0x1D10, "RGB2YUV3_COEFF_G2"},
	{0x1D14, "RGB2YUV3_COEFF_G3"},
	{0x1D18, "RGB2YUV3_COEFF_B1"},
	{0x1D1C, "RGB2YUV3_COEFF_B2"},
	{0x1D20, "RGB2YUV3_COEFF_B3"},
	{0x1D24, "RGB2YUV3_LIMITS_YMIN"},
	{0x1D28, "RGB2YUV3_LIMITS_YMAX"},
	{0x1D2C, "RGB2YUV3_LIMITS_UMIN"},
	{0x1D30, "RGB2YUV3_LIMITS_UMAX"},
	{0x1D34, "RGB2YUV3_LIMITS_VMIN"},
	{0x1D38, "RGB2YUV3_LIMITS_VMAX"},
	{0x1D3C, "RGB2YUV3_LSHIFT"},
	{0x1D40, "RGB2YUV3_OFFSET_Y"},
	{0x1D44, "RGB2YUV3_OFFSET_U"},
	{0x1D48, "RGB2YUV3_OFFSET_V"},
	{0x1D54, "RGB2YUV3_YUV444TO422_COEFFS"},
	{0x1D58, "RGB2YUV3_YUV444TO422_COEFFS_1"},
	{0x1F00, "DBG_SC_0"},
	{0x1F04, "DBG_SC_1"},
	{0x1F08, "DBG_SC_2"},
	{0x1F0C, "DBG_SC_3"},
	{0x1F10, "DBG_SC_4"},
	{0x1F14, "DBG_SC_5"},
	{0x1F18, "DBG_SC_6"},
	{0x1F1C, "DBG_SC_7"},
	{0x1F20, "DBG_SC_8"},
	{0x1F24, "DBG_SC_9"},
	{0x1F28, "DBG_SC_10"},
	{0x1F2C, "DBG_SC_11"},
	{0x1F30, "DBG_SC_12"},
	{0x1F34, "DBG_SC_13"},
	{0x1F38, "DBG_SC_14"},
	{0x1F3C, "DBG_SC_15"},
	{0x1FF8, "DBG_CAPTURE_CTRL"},
	{0x1FFC, "DBG_RELEASE_CTRL"},
	{0x2000, "WDMA0_IMG_SIZE"},
	{0x2004, "WDMA0_COLOR_TYPE"},
	{0x200C, "WDMA0_YUV_FORMAT"},
	{0x2010, "WDMA0_RGB_FORMAT"},
	{0x2014, "WDMA0_RGB_ALPHA"},
	{0x2020, "WDMA0_BASE_ADDR_0"},
	{0x2024, "WDMA0_BASE_ADDR_1"},
	{0x2028, "WDMA0_BASE_ADDR_2"},
	{0x202C, "WDMA0_BASE_ADDR_3"},
	{0x2030, "WDMA0_BASE_ADDR_4"},
	{0x2040, "WDMA0_STRIDE_0"},
	{0x2044, "WDMA0_STRIDE_1"},
	{0x2048, "WDMA0_STRIDE_2"},
	{0x204C, "WDMA0_STRIDE_3"},
	{0x2050, "WDMA0_STRIDE_4"},
	{0x2060, "WDMA0_DITHER"},
	{0x2064, "WDMA0_SWAP_EN"},
	{0x2068, "WDMA0_MAX_MO"},
	{0x206C, "WDMA0_FLIP_CONTROL"},
	{0x2070, "WDMA0_MONO_CTRL"},
	{0x2074, "WDMA0_RGB_CONV444_WEIGHT"},
	{0x2080, "WDMA0_CRC_RESULT0"},
	{0x2084, "WDMA0_CRC_RESULT1"},
	{0x2088, "WDMA0_CRC_RESULT2"},
	{0x208C, "WDMA0_CRC_RESULT3"},
	{0x2090, "WDMA0_CRC_RESULT4"},
	{0x2100, "WDMA1_IMG_SIZE"},
	{0x2104, "WDMA1_COLOR_TYPE"},
	{0x210C, "WDMA1_YUV_FORMAT"},
	{0x2110, "WDMA1_RGB_FORMAT"},
	{0x2114, "WDMA1_RGB_ALPHA"},
	{0x2120, "WDMA1_BASE_ADDR_0"},
	{0x2124, "WDMA1_BASE_ADDR_1"},
	{0x2128, "WDMA1_BASE_ADDR_2"},
	{0x212C, "WDMA1_BASE_ADDR_3"},
	{0x2130, "WDMA1_BASE_ADDR_4"},
	{0x2140, "WDMA1_STRIDE_0"},
	{0x2144, "WDMA1_STRIDE_1"},
	{0x2148, "WDMA1_STRIDE_2"},
	{0x214C, "WDMA1_STRIDE_3"},
	{0x2150, "WDMA1_STRIDE_4"},
	{0x2160, "WDMA1_DITHER"},
	{0x2164, "WDMA1_SWAP_EN"},
	{0x2168, "WDMA1_MAX_MO"},
	{0x216C, "WDMA1_FLIP_CONTROL"},
	{0x2170, "WDMA1_MONO_CTRL"},
	{0x2174, "WDMA1_RGB_CONV444_WEIGHT"},
	{0x2180, "WDMA1_CRC_RESULT0"},
	{0x2184, "WDMA1_CRC_RESULT1"},
	{0x2188, "WDMA1_CRC_RESULT2"},
	{0x218C, "WDMA1_CRC_RESULT3"},
	{0x2190, "WDMA1_CRC_RESULT4"},
	{0x2E00, "WDMA_RGB_OFFSET"},
	{0x2E04, "WDMA_RGB_COEF_0"},
	{0x2E08, "WDMA_RGB_COEF_1"},
	{0x2E0C, "WDMA_RGB_COEF_2"},
	{0x2E10, "WDMA_RGB_COEF_3"},
	{0x2E14, "WDMA_RGB_COEF_4"},
	{0x2F00, "DMA_CLK_GATE_DISABLE"},
	{0x2F04, "DMA_AXUSER_WDMA0"},
	{0x2F08, "DMA_AXUSER_WDMA1"},
	{0x3F00, "DBG_DMA_0"},
	{0x3F04, "DBG_DMA_1"},
	{0x3F08, "DBG_DMA_2"},
	{0x3F0C, "DBG_DMA_3"},
	{0x3F10, "DBG_DMA_4"},
	{0x3F14, "DBG_DMA_5"},
	{0x3F18, "DBG_DMA_6"},
	{0x3F1C, "DBG_DMA_7"},
	{0x3F20, "DBG_DMA_8"},
	{0x3F24, "DBG_DMA_9"},
	{0x3F28, "DBG_DMA_10"},
	{0x3F2C, "DBG_DMA_11"},
	{0x3F30, "DBG_DMA_12"},
	{0x3F34, "DBG_DMA_13"},
	{0x3F38, "DBG_DMA_14"},
	{0x3F3C, "DBG_DMA_15"},
};

enum is_itsc_reg_field {
	ITSC_F_SW_RESET_GLOBAL,
	ITSC_F_QACTIVE_ENABLE,
	ITSC_F_APB_CLK_GATE_DISABLE,
	ITSC_F_SW_RESET_1_STATUS,
	ITSC_F_SW_RESET_0_STATUS,
	ITSC_F_SW_RESET_GLOBAL_STATUS,
	ITSC_F_OTFOUT1_RUNNING,
	ITSC_F_OTFOUT0_RUNNING,
	ITSC_F_PC1_BCHS_RUNNING,
	ITSC_F_PC1_CONV420_RUNNING,
	ITSC_F_PC0_BCHS_RUNNING,
	ITSC_F_PC0_CONV420_RUNNING,
	ITSC_F_SC1_RUNNING,
	ITSC_F_SC0_RUNNING,
	ITSC_F_SCALER_IDLE_1,
	ITSC_F_SCALER_IDLE_0,
	ITSC_F_WDMA1_BUSY,
	ITSC_F_WDMA0_BUSY,
	ITSC_F_ITSC_VERSION,
	ITSC_F_ITSC_STALL_TIMEOUT_EN,
	ITSC_F_ITSC_STALL_TIMEOUT_NUM,
	ITSC_F_LBMEM_START_IDX_CONV420_SC01,
	ITSC_F_SW_RESET_0,
	ITSC_F_SCALER_ENABLE_0,
	ITSC_F_LINEAR_CUR_HORIZONTAL_CNT_0,
	ITSC_F_LINEAR_CUR_VERTICAL_CNT_0,
	ITSC_F_CUR_HORIZONTAL_CNT_0,
	ITSC_F_CUR_VERTICAL_CNT_0,
	ITSC_F_INPUT_IMG_HSIZE_0,
	ITSC_F_INPUT_IMG_VSIZE_0,
	ITSC_F_LB_CTRL_CLK_GATE_DISABLE_0,
	ITSC_F_CORE_GLOBAL_CLK_GATE_DISABLE_0,
	ITSC_F_OTFOUT_STOP_REQ_EN_0,
	ITSC_F_OTFOUT_SEL_0,
	ITSC_F_OTFOUT_ENABLE_0,
	ITSC_F_LINEAR_STALL_TIMEOUT_INT_0,
	ITSC_F_LINEAR_SCALER_OVERFLOW_INT_0,
	ITSC_F_LINEAR_INPUT_VERTICAL_UNF_INT_0,
	ITSC_F_LINEAR_INPUT_VERTICAL_OVF_INT_0,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_UNF_INT_0,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_OVF_INT_0,
	ITSC_F_OTFOUT_STALL_BLOCKING_INT_0,
	ITSC_F_STALL_TIMEOUT_INT_0,
	ITSC_F_FM_SUB_FRAME_START_INT_0,
	ITSC_F_FM_SUB_FRAME_FINISH_INT_0,
	ITSC_F_SHADOW_COPY_FINISH_OVER_INT_0,
	ITSC_F_SHADOW_COPY_FINISH_INT_0,
	ITSC_F_INPUT_FRAME_CRUSH_INT_0,
	ITSC_F_SCALER_OVERFLOW_INT_0,
	ITSC_F_INPUT_VERTICAL_UNF_INT_0,
	ITSC_F_INPUT_VERTICAL_OVF_INT_0,
	ITSC_F_INPUT_HORIZONTAL_UNF_INT_0,
	ITSC_F_INPUT_HORIZONTAL_OVF_INT_0,
	ITSC_F_CORE_FINISH_INT_0,
	ITSC_F_WDMA_FINISH_INT_0,
	ITSC_F_FRAME_START_INT_0,
	ITSC_F_FRAME_END_INT_0,
	ITSC_F_LINEAR_STALL_TIMEOUT_INT_MASK_0,
	ITSC_F_LINEAR_SCALER_OVERFLOW_INT_MASK_0,
	ITSC_F_LINEAR_INPUT_VERTICAL_UNF_INT_MASK_0,
	ITSC_F_LINEAR_INPUT_VERTICAL_OVF_INT_MASK_0,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_UNF_INT_MASK_0,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_OVF_INT_MASK_0,
	ITSC_F_OTFOUT_STALL_BLOCKING_MASK_0,
	ITSC_F_STALL_TIMEOUT_INT_MASK_0,
	ITSC_F_FM_SUB_FRAME_START_INT_MASK_0,
	ITSC_F_FM_SUB_FRAME_FINISH_INT_MASK_0,
	ITSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK_0,
	ITSC_F_SHADOW_COPY_FINISH_INT_MASK_0,
	ITSC_F_INPUT_FRAME_CRUSH_INT_MASK_0,
	ITSC_F_SCALER_OVERFLOW_INT_MASK_0,
	ITSC_F_INPUT_VERTICAL_UNF_INT_MASK_0,
	ITSC_F_INPUT_VERTICAL_OVF_INT_MASK_0,
	ITSC_F_INPUT_HORIZONTAL_UNF_INT_MASK_0,
	ITSC_F_INPUT_HORIZONTAL_OVF_INT_MASK_0,
	ITSC_F_CORE_FINISH_INT_MASK_0,
	ITSC_F_WDMA_FINISH_INT_MASK_0,
	ITSC_F_FRAME_START_INT_MASK_0,
	ITSC_F_FRAME_END_INT_MASK_0,
	ITSC_F_SHADOW_FSM_STATUS_0,
	ITSC_F_SHADOW_RD_BUSY_0,
	ITSC_F_SHADOW_WR_BUSY_0,
	ITSC_F_SHADOW_WR_FINISH_0,
	ITSC_F_SHADOW_WR_START_0,
	ITSC_F_SHADOW_MEM_RD_EN_0,
	ITSC_F_SHADOW_MEM_RD_ADDR_0,
	ITSC_F_SHADOW_MEM_RD_SFR_ADDR_0,
	ITSC_F_SHADOW_MEM_RD_SFR_DATA_0,
	ITSC_F_FAST_MODE_FRAME_CNT_0,
	ITSC_F_FAST_MODE_NUM_MINUS1_0,
	ITSC_F_FAST_MODE_EN_0,
	ITSC_F_FAST_MODE_ERROR_STATUS_0,
	ITSC_F_FRM_SEQ_COUNTER_0,
	ITSC_F_FRM_SEQ_COUNTER_RESET_0,
	ITSC_F_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0,
	ITSC_F_TZINFO_DMA_SEQID3_0,
	ITSC_F_TZINFO_DMA_SEQID2_0,
	ITSC_F_TZINFO_DMA_SEQID1_0,
	ITSC_F_TZINFO_DMA_SEQID0_0,
	ITSC_F_TZINFO_STATUS_OTF0_SEQID_SELECT_0,
	ITSC_F_TZINFO_STATUS_WDMA0_SEQID_SELECT_0,
	ITSC_F_SCALER_LINEAR_ENABLE_0,
	ITSC_F_SCALER_MAIN_ENABLE_0,
	ITSC_F_SW_RESET_1,
	ITSC_F_SCALER_ENABLE_1,
	ITSC_F_LINEAR_CUR_HORIZONTAL_CNT_1,
	ITSC_F_LINEAR_CUR_VERTICAL_CNT_1,
	ITSC_F_CUR_HORIZONTAL_CNT_1,
	ITSC_F_CUR_VERTICAL_CNT_1,
	ITSC_F_INPUT_IMG_HSIZE_1,
	ITSC_F_INPUT_IMG_VSIZE_1,
	ITSC_F_LB_CTRL_CLK_GATE_DISABLE_1,
	ITSC_F_CORE_GLOBAL_CLK_GATE_DISABLE_1,
	ITSC_F_OTFOUT_STOP_REQ_EN_1,
	ITSC_F_OTFOUT_SEL_1,
	ITSC_F_OTFOUT_ENABLE_1,
	ITSC_F_LINEAR_STALL_TIMEOUT_INT_1,
	ITSC_F_LINEAR_SCALER_OVERFLOW_INT_1,
	ITSC_F_LINEAR_INPUT_VERTICAL_UNF_INT_1,
	ITSC_F_LINEAR_INPUT_VERTICAL_OVF_INT_1,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_UNF_INT_1,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_OVF_INT_1,
	ITSC_F_OTFOUT_STALL_BLOCKING_INT_1,
	ITSC_F_STALL_TIMEOUT_INT_1,
	ITSC_F_FM_SUB_FRAME_START_INT_1,
	ITSC_F_FM_SUB_FRAME_FINISH_INT_1,
	ITSC_F_SHADOW_COPY_FINISH_OVER_INT_1,
	ITSC_F_SHADOW_COPY_FINISH_INT_1,
	ITSC_F_INPUT_FRAME_CRUSH_INT_1,
	ITSC_F_SCALER_OVERFLOW_INT_1,
	ITSC_F_INPUT_VERTICAL_UNF_INT_1,
	ITSC_F_INPUT_VERTICAL_OVF_INT_1,
	ITSC_F_INPUT_HORIZONTAL_UNF_INT_1,
	ITSC_F_INPUT_HORIZONTAL_OVF_INT_1,
	ITSC_F_CORE_FINISH_INT_1,
	ITSC_F_WDMA_FINISH_INT_1,
	ITSC_F_FRAME_START_INT_1,
	ITSC_F_FRAME_END_INT_1,
	ITSC_F_LINEAR_STALL_TIMEOUT_INT_MASK_1,
	ITSC_F_LINEAR_SCALER_OVERFLOW_INT_MASK_1,
	ITSC_F_LINEAR_INPUT_VERTICAL_UNF_INT_MASK_1,
	ITSC_F_LINEAR_INPUT_VERTICAL_OVF_INT_MASK_1,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_UNF_INT_MASK_1,
	ITSC_F_LINEAR_INPUT_HORIZONTAL_OVF_INT_MASK_1,
	ITSC_F_OTFOUT_STALL_BLOCKING_MASK_1,
	ITSC_F_STALL_TIMEOUT_INT_MASK_1,
	ITSC_F_FM_SUB_FRAME_START_INT_MASK_1,
	ITSC_F_FM_SUB_FRAME_FINISH_INT_MASK_1,
	ITSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK_1,
	ITSC_F_SHADOW_COPY_FINISH_INT_MASK_1,
	ITSC_F_INPUT_FRAME_CRUSH_INT_MASK_1,
	ITSC_F_SCALER_OVERFLOW_INT_MASK_1,
	ITSC_F_INPUT_VERTICAL_UNF_INT_MASK_1,
	ITSC_F_INPUT_VERTICAL_OVF_INT_MASK_1,
	ITSC_F_INPUT_HORIZONTAL_UNF_INT_MASK_1,
	ITSC_F_INPUT_HORIZONTAL_OVF_INT_MASK_1,
	ITSC_F_CORE_FINISH_INT_MASK_1,
	ITSC_F_WDMA_FINISH_INT_MASK_1,
	ITSC_F_FRAME_START_INT_MASK_1,
	ITSC_F_FRAME_END_INT_MASK_1,
	ITSC_F_SHADOW_FSM_STATUS_1,
	ITSC_F_SHADOW_RD_BUSY_1,
	ITSC_F_SHADOW_WR_BUSY_1,
	ITSC_F_SHADOW_WR_FINISH_1,
	ITSC_F_SHADOW_WR_START_1,
	ITSC_F_SHADOW_MEM_RD_EN_1,
	ITSC_F_SHADOW_MEM_RD_ADDR_1,
	ITSC_F_SHADOW_MEM_RD_SFR_ADDR_1,
	ITSC_F_SHADOW_MEM_RD_SFR_DATA_1,
	ITSC_F_FAST_MODE_FRAME_CNT_1,
	ITSC_F_FAST_MODE_NUM_MINUS1_1,
	ITSC_F_FAST_MODE_EN_1,
	ITSC_F_FAST_MODE_ERROR_STATUS_1,
	ITSC_F_FRM_SEQ_COUNTER_1,
	ITSC_F_FRM_SEQ_COUNTER_RESET_1,
	ITSC_F_FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_1,
	ITSC_F_TZINFO_DMA_SEQID3_1,
	ITSC_F_TZINFO_DMA_SEQID2_1,
	ITSC_F_TZINFO_DMA_SEQID1_1,
	ITSC_F_TZINFO_DMA_SEQID0_1,
	ITSC_F_TZINFO_STATUS_OTF1_SEQID_SELECT_1,
	ITSC_F_TZINFO_STATUS_WDMA1_SEQID_SELECT_1,
	ITSC_F_SCALER_LINEAR_ENABLE_1,
	ITSC_F_SCALER_MAIN_ENABLE_1,
	ITSC_F_SC0_CLK_GATE_DISABLE,
	ITSC_F_SC0_INPUT_SEL,
	ITSC_F_SC0_ENABLE,
	ITSC_F_SC1_CLK_GATE_DISABLE,
	ITSC_F_SC1_INPUT_SEL,
	ITSC_F_SC1_ENABLE,
	ITSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	ITSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	ITSC_F_PC0_CONV420_ENABLE,
	ITSC_F_PC0_CONV420_WEIGHT,
	ITSC_F_PC0_BCHS_ENABLE,
	ITSC_F_PC0_BCHS_Y_OFFSET,
	ITSC_F_PC0_BCHS_Y_GAIN,
	ITSC_F_PC0_BCHS_C_GAIN_01,
	ITSC_F_PC0_BCHS_C_GAIN_00,
	ITSC_F_PC0_BCHS_C_GAIN_11,
	ITSC_F_PC0_BCHS_C_GAIN_10,
	ITSC_F_PC0_BCHS_Y_CLAMP_MAX,
	ITSC_F_PC0_BCHS_Y_CLAMP_MIN,
	ITSC_F_PC0_BCHS_C_CLAMP_MAX,
	ITSC_F_PC0_BCHS_C_CLAMP_MIN,
	ITSC_F_PC0_DMA_OUT_ENABLE,
	ITSC_F_PC1_BCHS_CLK_GATE_DISABLE,
	ITSC_F_PC1_CONV420_CLK_GATE_DISABLE,
	ITSC_F_PC1_CONV420_ENABLE,
	ITSC_F_PC1_CONV420_WEIGHT,
	ITSC_F_PC1_BCHS_ENABLE,
	ITSC_F_PC1_BCHS_Y_OFFSET,
	ITSC_F_PC1_BCHS_Y_GAIN,
	ITSC_F_PC1_BCHS_C_GAIN_01,
	ITSC_F_PC1_BCHS_C_GAIN_00,
	ITSC_F_PC1_BCHS_C_GAIN_11,
	ITSC_F_PC1_BCHS_C_GAIN_10,
	ITSC_F_PC1_BCHS_Y_CLAMP_MAX,
	ITSC_F_PC1_BCHS_Y_CLAMP_MIN,
	ITSC_F_PC1_BCHS_C_CLAMP_MAX,
	ITSC_F_PC1_BCHS_C_CLAMP_MIN,
	ITSC_F_PC1_DMA_OUT_ENABLE,
	ITSC_F_RGB2YUV0_COEFF_0_0,
	ITSC_F_RGB2YUV0_COEFF_0_1,
	ITSC_F_RGB2YUV0_COEFF_0_2,
	ITSC_F_RGB2YUV0_COEFF_1_0,
	ITSC_F_RGB2YUV0_COEFF_1_1,
	ITSC_F_RGB2YUV0_COEFF_1_2,
	ITSC_F_RGB2YUV0_COEFF_2_0,
	ITSC_F_RGB2YUV0_COEFF_2_1,
	ITSC_F_RGB2YUV0_COEFF_2_2,
	ITSC_F_RGB2YUV0_LIMITS_0_0,
	ITSC_F_RGB2YUV0_LIMITS_0_1,
	ITSC_F_RGB2YUV0_LIMITS_1_0,
	ITSC_F_RGB2YUV0_LIMITS_1_1,
	ITSC_F_RGB2YUV0_LIMITS_2_0,
	ITSC_F_RGB2YUV0_LIMITS_2_1,
	ITSC_F_RGB2YUV0_LSHIFT,
	ITSC_F_RGB2YUV0_OFFSET_0_0,
	ITSC_F_RGB2YUV0_OFFSET_0_1,
	ITSC_F_RGB2YUV0_OFFSET_0_2,
	ITSC_F_RGB2YUV0_YUV444TO422_COEFFS_3,
	ITSC_F_RGB2YUV0_YUV444TO422_COEFFS_2,
	ITSC_F_RGB2YUV0_YUV444TO422_COEFFS_1,
	ITSC_F_RGB2YUV0_YUV444TO422_COEFFS_0,
	ITSC_F_RGB2YUV0_YUV444TO422_COEFFS_4,
	ITSC_F_RGB2YUV1_COEFF_0_0,
	ITSC_F_RGB2YUV1_COEFF_0_1,
	ITSC_F_RGB2YUV1_COEFF_0_2,
	ITSC_F_RGB2YUV1_COEFF_1_0,
	ITSC_F_RGB2YUV1_COEFF_1_1,
	ITSC_F_RGB2YUV1_COEFF_1_2,
	ITSC_F_RGB2YUV1_COEFF_2_0,
	ITSC_F_RGB2YUV1_COEFF_2_1,
	ITSC_F_RGB2YUV1_COEFF_2_2,
	ITSC_F_RGB2YUV1_LIMITS_0_0,
	ITSC_F_RGB2YUV1_LIMITS_0_1,
	ITSC_F_RGB2YUV1_LIMITS_1_0,
	ITSC_F_RGB2YUV1_LIMITS_1_1,
	ITSC_F_RGB2YUV1_LIMITS_2_0,
	ITSC_F_RGB2YUV1_LIMITS_2_1,
	ITSC_F_RGB2YUV1_LSHIFT,
	ITSC_F_RGB2YUV1_OFFSET_0_0,
	ITSC_F_RGB2YUV1_OFFSET_0_1,
	ITSC_F_RGB2YUV1_OFFSET_0_2,
	ITSC_F_RGB2YUV1_YUV444TO422_COEFFS_3,
	ITSC_F_RGB2YUV1_YUV444TO422_COEFFS_2,
	ITSC_F_RGB2YUV1_YUV444TO422_COEFFS_1,
	ITSC_F_RGB2YUV1_YUV444TO422_COEFFS_0,
	ITSC_F_RGB2YUV1_YUV444TO422_COEFFS_4,
	ITSC_F_RGB2YUV2_COEFF_0_0,
	ITSC_F_RGB2YUV2_COEFF_0_1,
	ITSC_F_RGB2YUV2_COEFF_0_2,
	ITSC_F_RGB2YUV2_COEFF_1_0,
	ITSC_F_RGB2YUV2_COEFF_1_1,
	ITSC_F_RGB2YUV2_COEFF_1_2,
	ITSC_F_RGB2YUV2_COEFF_2_0,
	ITSC_F_RGB2YUV2_COEFF_2_1,
	ITSC_F_RGB2YUV2_COEFF_2_2,
	ITSC_F_RGB2YUV2_LIMITS_0_0,
	ITSC_F_RGB2YUV2_LIMITS_0_1,
	ITSC_F_RGB2YUV2_LIMITS_1_0,
	ITSC_F_RGB2YUV2_LIMITS_1_1,
	ITSC_F_RGB2YUV2_LIMITS_2_0,
	ITSC_F_RGB2YUV2_LIMITS_2_1,
	ITSC_F_RGB2YUV2_LSHIFT,
	ITSC_F_RGB2YUV2_OFFSET_0_0,
	ITSC_F_RGB2YUV2_OFFSET_0_1,
	ITSC_F_RGB2YUV2_OFFSET_0_2,
	ITSC_F_RGB2YUV2_YUV444TO422_COEFFS_3,
	ITSC_F_RGB2YUV2_YUV444TO422_COEFFS_2,
	ITSC_F_RGB2YUV2_YUV444TO422_COEFFS_1,
	ITSC_F_RGB2YUV2_YUV444TO422_COEFFS_0,
	ITSC_F_RGB2YUV2_YUV444TO422_COEFFS_4,
	ITSC_F_RGB2YUV3_COEFF_0_0,
	ITSC_F_RGB2YUV3_COEFF_0_1,
	ITSC_F_RGB2YUV3_COEFF_0_2,
	ITSC_F_RGB2YUV3_COEFF_1_0,
	ITSC_F_RGB2YUV3_COEFF_1_1,
	ITSC_F_RGB2YUV3_COEFF_1_2,
	ITSC_F_RGB2YUV3_COEFF_2_0,
	ITSC_F_RGB2YUV3_COEFF_2_1,
	ITSC_F_RGB2YUV3_COEFF_2_2,
	ITSC_F_RGB2YUV3_LIMITS_0_0,
	ITSC_F_RGB2YUV3_LIMITS_0_1,
	ITSC_F_RGB2YUV3_LIMITS_1_0,
	ITSC_F_RGB2YUV3_LIMITS_1_1,
	ITSC_F_RGB2YUV3_LIMITS_2_0,
	ITSC_F_RGB2YUV3_LIMITS_2_1,
	ITSC_F_RGB2YUV3_LSHIFT,
	ITSC_F_RGB2YUV3_OFFSET_0_0,
	ITSC_F_RGB2YUV3_OFFSET_0_1,
	ITSC_F_RGB2YUV3_OFFSET_0_2,
	ITSC_F_RGB2YUV3_YUV444TO422_COEFFS_3,
	ITSC_F_RGB2YUV3_YUV444TO422_COEFFS_2,
	ITSC_F_RGB2YUV3_YUV444TO422_COEFFS_1,
	ITSC_F_RGB2YUV3_YUV444TO422_COEFFS_0,
	ITSC_F_RGB2YUV3_YUV444TO422_COEFFS_4,
	ITSC_F_DBG_SC_0,
	ITSC_F_DBG_SC_1,
	ITSC_F_DBG_SC_2,
	ITSC_F_DBG_SC_3,
	ITSC_F_DBG_SC_4,
	ITSC_F_DBG_SC_5,
	ITSC_F_DBG_SC_6,
	ITSC_F_DBG_SC_7,
	ITSC_F_DBG_SC_8,
	ITSC_F_DBG_SC_9,
	ITSC_F_DBG_SC_10,
	ITSC_F_DBG_SC_11,
	ITSC_F_DBG_SC_12,
	ITSC_F_DBG_SC_13,
	ITSC_F_DBG_SC_14,
	ITSC_F_DBG_SC_15,
	ITSC_F_DBG_CAPTURE,
	ITSC_F_DBG_RELEASE,
	ITSC_F_WDMA0_WIDTH,
	ITSC_F_WDMA0_HEIGHT,
	ITSC_F_WDMA0_COLOR_TYPE,
	ITSC_F_WDMA0_YUV_FORMAT,
	ITSC_F_WDMA0_RGB_FORMAT,
	ITSC_F_WDMA0_RGB_ALPHA,
	ITSC_F_WDMA0_BASE_ADDR_0,
	ITSC_F_WDMA0_BASE_ADDR_1,
	ITSC_F_WDMA0_BASE_ADDR_2,
	ITSC_F_WDMA0_BASE_ADDR_3,
	ITSC_F_WDMA0_BASE_ADDR_4,
	ITSC_F_WDMA0_STRIDE_0,
	ITSC_F_WDMA0_STRIDE_1,
	ITSC_F_WDMA0_STRIDE_2,
	ITSC_F_WDMA0_STRIDE_3,
	ITSC_F_WDMA0_STRIDE_4,
	ITSC_F_WDMA0_ROUND_EN_14BIT,
	ITSC_F_WDMA0_ROUND_EN,
	ITSC_F_WDMA0_DITHER_EN_Y,
	ITSC_F_WDMA0_DITHER_EN_C,
	ITSC_F_WDMA0_SWAP_EN,
	ITSC_F_WDMA0_MAX_MO,
	ITSC_F_WDMA0_FLIP_CONTROL,
	ITSC_F_WDMA0_MONO_EN,
	ITSC_F_WDMA0_RGB_CONV444_WEIGHT,
	ITSC_F_WDMA0_CRC_RESULT0,
	ITSC_F_WDMA0_CRC_RESULT1,
	ITSC_F_WDMA0_CRC_RESULT2,
	ITSC_F_WDMA0_CRC_RESULT3,
	ITSC_F_WDMA0_CRC_RESULT4,
	ITSC_F_WDMA1_WIDTH,
	ITSC_F_WDMA1_HEIGHT,
	ITSC_F_WDMA1_COLOR_TYPE,
	ITSC_F_WDMA1_YUV_FORMAT,
	ITSC_F_WDMA1_RGB_FORMAT,
	ITSC_F_WDMA1_RGB_ALPHA,
	ITSC_F_WDMA1_BASE_ADDR_0,
	ITSC_F_WDMA1_BASE_ADDR_1,
	ITSC_F_WDMA1_BASE_ADDR_2,
	ITSC_F_WDMA1_BASE_ADDR_3,
	ITSC_F_WDMA1_BASE_ADDR_4,
	ITSC_F_WDMA1_STRIDE_0,
	ITSC_F_WDMA1_STRIDE_1,
	ITSC_F_WDMA1_STRIDE_2,
	ITSC_F_WDMA1_STRIDE_3,
	ITSC_F_WDMA1_STRIDE_4,
	ITSC_F_WDMA1_ROUND_EN_14BIT,
	ITSC_F_WDMA1_ROUND_EN,
	ITSC_F_WDMA1_DITHER_EN_Y,
	ITSC_F_WDMA1_DITHER_EN_C,
	ITSC_F_WDMA1_SWAP_EN,
	ITSC_F_WDMA1_MAX_MO,
	ITSC_F_WDMA1_FLIP_CONTROL,
	ITSC_F_WDMA1_MONO_EN,
	ITSC_F_WDMA1_RGB_CONV444_WEIGHT,
	ITSC_F_WDMA1_CRC_RESULT0,
	ITSC_F_WDMA1_CRC_RESULT1,
	ITSC_F_WDMA1_CRC_RESULT2,
	ITSC_F_WDMA1_CRC_RESULT3,
	ITSC_F_WDMA1_CRC_RESULT4,
	ITSC_F_RGB_SRC_Y_OFFSET,
	ITSC_F_RGB_COEF_C00,
	ITSC_F_RGB_COEF_C10,
	ITSC_F_RGB_COEF_C20,
	ITSC_F_RGB_COEF_C01,
	ITSC_F_RGB_COEF_C11,
	ITSC_F_RGB_COEF_C21,
	ITSC_F_RGB_COEF_C02,
	ITSC_F_RGB_COEF_C12,
	ITSC_F_RGB_COEF_C22,
	ITSC_F_WDMA_CLK_GATE_DISABLE,
	ITSC_F_DMA_AXUSER_WDMA0,
	ITSC_F_DMA_AXUSER_WDMA1,
	ITSC_F_DBG_DMA_0,
	ITSC_F_DBG_DMA_1,
	ITSC_F_DBG_DMA_2,
	ITSC_F_DBG_DMA_3,
	ITSC_F_DBG_DMA_4,
	ITSC_F_DBG_DMA_5,
	ITSC_F_DBG_DMA_6,
	ITSC_F_DBG_DMA_7,
	ITSC_F_DBG_DMA_8,
	ITSC_F_DBG_DMA_9,
	ITSC_F_DBG_DMA_10,
	ITSC_F_DBG_DMA_11,
	ITSC_F_DBG_DMA_12,
	ITSC_F_DBG_DMA_13,
	ITSC_F_DBG_DMA_14,
	ITSC_F_DBG_DMA_15,
	ITSC_REG_FIELD_CNT,
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct is_field itsc_fields[ITSC_REG_FIELD_CNT] = {
	{"SW_RESET_GLOBAL", 0, 1, RIW, 0x0},
	{"QACTIVE_ENABLE", 1, 1, RW, 0x0},
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"SW_RESET_1_STATUS", 2, 1, RWI, 0x0},
	{"SW_RESET_0_STATUS", 1, 1, RWI, 0x0},
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0},
	{"OTFOUT1_RUNNING", 29, 1, RWI, 0x0},
	{"OTFOUT0_RUNNING", 28, 1, RWI, 0x0},
	{"PC1_BCHS_RUNNING", 12, 1, RWI, 0x0},
	{"PC1_CONV420_RUNNING", 11, 1, RWI, 0x0},
	{"PC0_BCHS_RUNNING", 9, 1, RWI, 0x0},
	{"PC0_CONV420_RUNNING", 8, 1, RWI, 0x0},
	{"SC1_RUNNING", 3, 1, RWI, 0x0},
	{"SC0_RUNNING", 2, 1, RWI, 0x0},
	{"SCALER_IDLE_1", 1, 1, RWI, 0x1},
	{"SCALER_IDLE_0", 0, 1, RWI, 0x1},
	{"WDMA1_BUSY", 1, 1, RWI, 0x0},
	{"WDMA0_BUSY", 0, 1, RWI, 0x0},
	{"ITSC_VERSION", 0, 32, RWI, 0x08000000},
	{"ITSC_STALL_TIMEOUT_EN", 0, 1, RW, 0x0},
	{"ITSC_STALL_TIMEOUT_NUM", 0, 32, RW, 0xffffffff},
	{"LBMEM_START_IDX_CONV420_SC01", 0, 3, RW, 0x2},
	{"SW_RESET_0", 0, 1, RIW, 0x0},
	{"SCALER_ENABLE_0", 0, 1, RW, 0x0},
	{"LINEAR_CUR_HORIZONTAL_CNT_0", 16, 14, RWI, 0x0},
	{"LINEAR_CUR_VERTICAL_CNT_0", 0, 14, RWI, 0x0},
	{"CUR_HORIZONTAL_CNT_0", 16, 14, RWI, 0x0},
	{"CUR_VERTICAL_CNT_0", 0, 14, RWI, 0x0},
	{"INPUT_IMG_HSIZE_0", 16, 14, RW, 0x0},
	{"INPUT_IMG_VSIZE_0", 0, 14, RW, 0x0},
	{"LB_CTRL_CLK_GATE_DISABLE_0", 1, 1, RW, 0x0},
	{"CORE_GLOBAL_CLK_GATE_DISABLE_0", 0, 1, RW, 0x0},
	{"OTFOUT_STOP_REQ_EN_0", 2, 1, RW, 0x0},
	{"OTFOUT_SEL_0", 1, 1, RW, 0x0},
	{"OTFOUT_ENABLE_0", 0, 1, RW, 0x0},
	{"LINEAR_STALL_TIMEOUT_INT_0", 31, 1, RW, 0x0},
	{"LINEAR_SCALER_OVERFLOW_INT_0", 30, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_UNF_INT_0", 29, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_OVF_INT_0", 28, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_UNF_INT_0", 27, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_OVF_INT_0", 26, 1, RW, 0x0},
	{"OTFOUT_STALL_BLOCKING_INT_0", 25, 1, RW, 0x0},
	{"STALL_TIMEOUT_INT_0", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT_0", 21, 1, RW, 0x0},
	{"FM_SUB_FRAME_FINISH_INT_0", 20, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_OVER_INT_0", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT_0", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT_0", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT_0", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_0", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_0", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_0", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_0", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT_0", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT_0", 2, 1, RW, 0x0},
	{"FRAME_START_INT_0", 1, 1, RW, 0x0},
	{"FRAME_END_INT_0", 0, 1, RW, 0x0},
	{"LINEAR_STALL_TIMEOUT_INT_MASK_0", 31, 1, RW, 0x0},
	{"LINEAR_SCALER_OVERFLOW_INT_MASK_0", 30, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_UNF_INT_MASK_0", 29, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_OVF_INT_MASK_0", 28, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_UNF_INT_MASK_0", 27, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_OVF_INT_MASK_0", 26, 1, RW, 0x0},
	{"OTFOUT_STALL_BLOCKING_MASK_0", 25, 1, RW, 0x0},
	{"STALL_TIMEOUT_INT_MASK_0", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT_MASK_0", 21, 1, RW, 0x1},
	{"FM_SUB_FRAME_FINISH_INT_MASK_0", 20, 1, RW, 0x1},
	{"SHADOW_COPY_FINISH_OVER_INT_MASK_0", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT_MASK_0", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT_MASK_0", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT_MASK_0", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_MASK_0", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_MASK_0", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_MASK_0", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_MASK_0", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT_MASK_0", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT_MASK_0", 2, 1, RW, 0x0},
	{"FRAME_START_INT_MASK_0", 1, 1, RW, 0x0},
	{"FRAME_END_INT_MASK_0", 0, 1, RW, 0x0},
	{"SHADOW_FSM_STATUS_0", 4, 5, RWI, 0x0},
	{"SHADOW_RD_BUSY_0", 3, 1, RWI, 0x0},
	{"SHADOW_WR_BUSY_0", 2, 1, RWI, 0x0},
	{"SHADOW_WR_FINISH_0", 1, 1, RW, 0x0},
	{"SHADOW_WR_START_0", 0, 1, RW, 0x0},
	{"SHADOW_MEM_RD_EN_0", 16, 1, RW, 0x0},
	{"SHADOW_MEM_RD_ADDR_0", 0, 10, RW, 0x0},
	{"SHADOW_MEM_RD_SFR_ADDR_0", 0, 16, RWI, 0x0},
	{"SHADOW_MEM_RD_SFR_DATA_0", 0, 32, RWI, 0x0},
	{"FAST_MODE_FRAME_CNT_0", 16, 5, RWI, 0x0},
	{"FAST_MODE_NUM_MINUS1_0", 4, 5, RW, 0x0},
	{"FAST_MODE_EN_0", 0, 1, RW, 0x0},
	{"FAST_MODE_ERROR_STATUS_0", 0, 32, RWI, 0x0},
	{"FRM_SEQ_COUNTER_0", 0, 32, RWI, 0x0},
	{"FRM_SEQ_COUNTER_RESET_0", 0, 1, RIW, 0x0},
	{"FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_0", 0, 32, RWI, 0x0},
	{"TZINFO_DMA_SEQID3_0", 24, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID2_0", 16, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID1_0", 8, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID0_0", 0, 5, RW, 0x1F},
	{"TZINFO_STATUS_OTF0_SEQID_SELECT_0", 4, 2, RWI, 0x0},
	{"TZINFO_STATUS_WDMA0_SEQID_SELECT_0", 0, 2, RWI, 0x0},
	{"SCALER_LINEAR_ENABLE_0", 1, 1, RW, 0x0},
	{"SCALER_MAIN_ENABLE_0", 0, 1, RW, 0x0},
	{"SW_RESET_1", 0, 1, RIW, 0x0},
	{"SCALER_ENABLE_1", 0, 1, RW, 0x0},
	{"LINEAR_CUR_HORIZONTAL_CNT_1", 16, 14, RWI, 0x0},
	{"LINEAR_CUR_VERTICAL_CNT_1", 0, 14, RWI, 0x0},
	{"CUR_HORIZONTAL_CNT_1", 16, 14, RWI, 0x0},
	{"CUR_VERTICAL_CNT_1", 0, 14, RWI, 0x0},
	{"INPUT_IMG_HSIZE_1", 16, 14, RW, 0x0},
	{"INPUT_IMG_VSIZE_1", 0, 14, RW, 0x0},
	{"LB_CTRL_CLK_GATE_DISABLE_1", 1, 1, RW, 0x0},
	{"CORE_GLOBAL_CLK_GATE_DISABLE_1", 0, 1, RW, 0x0},
	{"OTFOUT_STOP_REQ_EN_1", 2, 1, RW, 0x0},
	{"OTFOUT_SEL_1", 1, 1, RW, 0x0},
	{"OTFOUT_ENABLE_1", 0, 1, RW, 0x0},
	{"LINEAR_STALL_TIMEOUT_INT_1", 31, 1, RW, 0x0},
	{"LINEAR_SCALER_OVERFLOW_INT_1", 30, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_UNF_INT_1", 29, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_OVF_INT_1", 28, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_UNF_INT_1", 27, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_OVF_INT_1", 26, 1, RW, 0x0},
	{"OTFOUT_STALL_BLOCKING_INT_1", 25, 1, RW, 0x0},
	{"STALL_TIMEOUT_INT_1", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT_1", 21, 1, RW, 0x0},
	{"FM_SUB_FRAME_FINISH_INT_1", 20, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_OVER_INT_1", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT_1", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT_1", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT_1", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_1", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_1", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_1", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_1", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT_1", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT_1", 2, 1, RW, 0x0},
	{"FRAME_START_INT_1", 1, 1, RW, 0x0},
	{"FRAME_END_INT_1", 0, 1, RW, 0x0},
	{"LINEAR_STALL_TIMEOUT_INT_MASK_1", 31, 1, RW, 0x0},
	{"LINEAR_SCALER_OVERFLOW_INT_MASK_1", 30, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_UNF_INT_MASK_1", 29, 1, RW, 0x0},
	{"LINEAR_INPUT_VERTICAL_OVF_INT_MASK_1", 28, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_UNF_INT_MASK_1", 27, 1, RW, 0x0},
	{"LINEAR_INPUT_HORIZONTAL_OVF_INT_MASK_1", 26, 1, RW, 0x0},
	{"OTFOUT_STALL_BLOCKING_MASK_1", 25, 1, RW, 0x0},
	{"STALL_TIMEOUT_INT_MASK_1", 24, 1, RW, 0x0},
	{"FM_SUB_FRAME_START_INT_MASK_1", 21, 1, RW, 0x1},
	{"FM_SUB_FRAME_FINISH_INT_MASK_1", 20, 1, RW, 0x1},
	{"SHADOW_COPY_FINISH_OVER_INT_MASK_1", 17, 1, RW, 0x0},
	{"SHADOW_COPY_FINISH_INT_MASK_1", 16, 1, RW, 0x0},
	{"INPUT_FRAME_CRUSH_INT_MASK_1", 12, 1, RW, 0x0},
	{"SCALER_OVERFLOW_INT_MASK_1", 11, 1, RW, 0x0},
	{"INPUT_VERTICAL_UNF_INT_MASK_1", 10, 1, RW, 0x0},
	{"INPUT_VERTICAL_OVF_INT_MASK_1", 9, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_UNF_INT_MASK_1", 8, 1, RW, 0x0},
	{"INPUT_HORIZONTAL_OVF_INT_MASK_1", 7, 1, RW, 0x0},
	{"CORE_FINISH_INT_MASK_1", 3, 1, RW, 0x0},
	{"WDMA_FINISH_INT_MASK_1", 2, 1, RW, 0x0},
	{"FRAME_START_INT_MASK_1", 1, 1, RW, 0x0},
	{"FRAME_END_INT_MASK_1", 0, 1, RW, 0x0},
	{"SHADOW_FSM_STATUS_1", 4, 5, RWI, 0x0},
	{"SHADOW_RD_BUSY_1", 3, 1, RWI, 0x0},
	{"SHADOW_WR_BUSY_1", 2, 1, RWI, 0x0},
	{"SHADOW_WR_FINISH_1", 1, 1, RW, 0x0},
	{"SHADOW_WR_START_1", 0, 1, RW, 0x0},
	{"SHADOW_MEM_RD_EN_1", 16, 1, RW, 0x0},
	{"SHADOW_MEM_RD_ADDR_1", 0, 10, RW, 0x0},
	{"SHADOW_MEM_RD_SFR_ADDR_1", 0, 16, RWI, 0x0},
	{"SHADOW_MEM_RD_SFR_DATA_1", 0, 32, RWI, 0x0},
	{"FAST_MODE_FRAME_CNT_1", 16, 5, RWI, 0x0},
	{"FAST_MODE_NUM_MINUS1_1", 4, 5, RW, 0x0},
	{"FAST_MODE_EN_1", 0, 1, RW, 0x0},
	{"FAST_MODE_ERROR_STATUS_1", 0, 32, RWI, 0x0},
	{"FRM_SEQ_COUNTER_1", 0, 32, RWI, 0x0},
	{"FRM_SEQ_COUNTER_RESET_1", 0, 1, RIW, 0x0},
	{"FRM_SEQ_COUNTER_LAST_SHADOW_TRIG_1", 0, 32, RWI, 0x0},
	{"TZINFO_DMA_SEQID3_1", 24, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID2_1", 16, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID1_1", 8, 5, RW, 0x1F},
	{"TZINFO_DMA_SEQID0_1", 0, 5, RW, 0x1F},
	{"TZINFO_STATUS_OTF1_SEQID_SELECT_1", 4, 2, RWI, 0x0},
	{"TZINFO_STATUS_WDMA1_SEQID_SELECT_1", 0, 2, RWI, 0x0},
	{"SCALER_LINEAR_ENABLE_1", 1, 1, RW, 0x0},
	{"SCALER_MAIN_ENABLE_1", 0, 1, RW, 0x0},
	{"SC0_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"SC0_INPUT_SEL", 2, 1, RW, 0x0},
	{"SC0_ENABLE", 0, 1, RW, 0x0},
	{"SC1_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"SC1_INPUT_SEL", 2, 1, RW, 0x0},
	{"SC1_ENABLE", 0, 1, RW, 0x0},
	{"PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0x0},
	{"PC0_CONV420_WEIGHT", 0, 10, RW, 0x80},
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"PC0_BCHS_Y_OFFSET", 16, 14, RW, 0x0},
	{"PC0_BCHS_Y_GAIN", 0, 14, RW, 0x400},
	{"PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0},
	{"PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x400},
	{"PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x400},
	{"PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0},
	{"PC0_BCHS_Y_CLAMP_MAX", 16, 14, RW, 0x3fff},
	{"PC0_BCHS_Y_CLAMP_MIN", 0, 14, RW, 0x0},
	{"PC0_BCHS_C_CLAMP_MAX", 16, 14, RW, 0x3fff},
	{"PC0_BCHS_C_CLAMP_MIN", 0, 14, RW, 0x0},
	{"PC0_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},
	{"PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},
	{"PC1_CONV420_ENABLE", 0, 1, RW, 0x0},
	{"PC1_CONV420_WEIGHT", 0, 10, RW, 0x80},
	{"PC1_BCHS_ENABLE", 0, 1, RW, 0x0},
	{"PC1_BCHS_Y_OFFSET", 16, 14, RW, 0x0},
	{"PC1_BCHS_Y_GAIN", 0, 14, RW, 0x400},
	{"PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0},
	{"PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x400},
	{"PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x400},
	{"PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0},
	{"PC1_BCHS_Y_CLAMP_MAX", 16, 14, RW, 0x3fff},
	{"PC1_BCHS_Y_CLAMP_MIN", 0, 14, RW, 0x0},
	{"PC1_BCHS_C_CLAMP_MAX", 16, 14, RW, 0x3fff},
	{"PC1_BCHS_C_CLAMP_MIN", 0, 14, RW, 0x0},
	{"PC1_DMA_OUT_ENABLE", 0, 1, RW, 0x0},
	{"RGB2YUV0_COEFF_0_0", 0, 15, RW, 0x1323},
	{"RGB2YUV0_COEFF_0_1", 0, 15, RW, 0x7535},
	{"RGB2YUV0_COEFF_0_2", 0, 15, RW, 0x2000},
	{"RGB2YUV0_COEFF_1_0", 0, 15, RW, 0x2591},
	{"RGB2YUV0_COEFF_1_1", 0, 15, RW, 0x6acd},
	{"RGB2YUV0_COEFF_1_2", 0, 15, RW, 0x6535},
	{"RGB2YUV0_COEFF_2_0", 0, 15, RW, 0x74c},
	{"RGB2YUV0_COEFF_2_1", 0, 15, RW, 0x2000},
	{"RGB2YUV0_COEFF_2_2", 0, 15, RW, 0x7acd},
	{"RGB2YUV0_LIMITS_0_0", 0, 14, RW, 0x0},
	{"RGB2YUV0_LIMITS_0_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV0_LIMITS_1_0", 0, 14, RW, 0x0},
	{"RGB2YUV0_LIMITS_1_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV0_LIMITS_2_0", 0, 14, RW, 0x0},
	{"RGB2YUV0_LIMITS_2_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV0_LSHIFT", 0, 2, RW, 0x0},
	{"RGB2YUV0_OFFSET_0_0", 0, 16, RW, 0x0},
	{"RGB2YUV0_OFFSET_0_1", 0, 16, RW, 0x2000},
	{"RGB2YUV0_OFFSET_0_2", 0, 16, RW, 0x2000},
	{"RGB2YUV0_YUV444TO422_COEFFS_3", 24, 8, RW, 0x20},
	{"RGB2YUV0_YUV444TO422_COEFFS_2", 16, 8, RW, 0x30},
	{"RGB2YUV0_YUV444TO422_COEFFS_1", 8, 8, RW, 0x20},
	{"RGB2YUV0_YUV444TO422_COEFFS_0", 0, 8, RW, 0x8},
	{"RGB2YUV0_YUV444TO422_COEFFS_4", 0, 8, RW, 0x8},
	{"RGB2YUV1_COEFF_0_0", 0, 15, RW, 0x1323},
	{"RGB2YUV1_COEFF_0_1", 0, 15, RW, 0x7535},
	{"RGB2YUV1_COEFF_0_2", 0, 15, RW, 0x2000},
	{"RGB2YUV1_COEFF_1_0", 0, 15, RW, 0x2591},
	{"RGB2YUV1_COEFF_1_1", 0, 15, RW, 0x6acd},
	{"RGB2YUV1_COEFF_1_2", 0, 15, RW, 0x6535},
	{"RGB2YUV1_COEFF_2_0", 0, 15, RW, 0x74c},
	{"RGB2YUV1_COEFF_2_1", 0, 15, RW, 0x2000},
	{"RGB2YUV1_COEFF_2_2", 0, 15, RW, 0x7acd},
	{"RGB2YUV1_LIMITS_0_0", 0, 14, RW, 0x0},
	{"RGB2YUV1_LIMITS_0_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV1_LIMITS_1_0", 0, 14, RW, 0x0},
	{"RGB2YUV1_LIMITS_1_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV1_LIMITS_2_0", 0, 14, RW, 0x0},
	{"RGB2YUV1_LIMITS_2_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV1_LSHIFT", 0, 2, RW, 0x0},
	{"RGB2YUV1_OFFSET_0_0", 0, 16, RW, 0x0},
	{"RGB2YUV1_OFFSET_0_1", 0, 16, RW, 0x2000},
	{"RGB2YUV1_OFFSET_0_2", 0, 16, RW, 0x2000},
	{"RGB2YUV1_YUV444TO422_COEFFS_3", 24, 8, RW, 0x20},
	{"RGB2YUV1_YUV444TO422_COEFFS_2", 16, 8, RW, 0x30},
	{"RGB2YUV1_YUV444TO422_COEFFS_1", 8, 8, RW, 0x20},
	{"RGB2YUV1_YUV444TO422_COEFFS_0", 0, 8, RW, 0x8},
	{"RGB2YUV1_YUV444TO422_COEFFS_4", 0, 8, RW, 0x8},
	{"RGB2YUV2_COEFF_0_0", 0, 15, RW, 0x1323},
	{"RGB2YUV2_COEFF_0_1", 0, 15, RW, 0x7535},
	{"RGB2YUV2_COEFF_0_2", 0, 15, RW, 0x2000},
	{"RGB2YUV2_COEFF_1_0", 0, 15, RW, 0x2591},
	{"RGB2YUV2_COEFF_1_1", 0, 15, RW, 0x6acd},
	{"RGB2YUV2_COEFF_1_2", 0, 15, RW, 0x6535},
	{"RGB2YUV2_COEFF_2_0", 0, 15, RW, 0x74c},
	{"RGB2YUV2_COEFF_2_1", 0, 15, RW, 0x2000},
	{"RGB2YUV2_COEFF_2_2", 0, 15, RW, 0x7acd},
	{"RGB2YUV2_LIMITS_0_0", 0, 14, RW, 0x0},
	{"RGB2YUV2_LIMITS_0_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV2_LIMITS_1_0", 0, 14, RW, 0x0},
	{"RGB2YUV2_LIMITS_1_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV2_LIMITS_2_0", 0, 14, RW, 0x0},
	{"RGB2YUV2_LIMITS_2_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV2_LSHIFT", 0, 2, RW, 0x0},
	{"RGB2YUV2_OFFSET_0_0", 0, 16, RW, 0x0},
	{"RGB2YUV2_OFFSET_0_1", 0, 16, RW, 0x2000},
	{"RGB2YUV2_OFFSET_0_2", 0, 16, RW, 0x2000},
	{"RGB2YUV2_YUV444TO422_COEFFS_3", 24, 8, RW, 0x20},
	{"RGB2YUV2_YUV444TO422_COEFFS_2", 16, 8, RW, 0x30},
	{"RGB2YUV2_YUV444TO422_COEFFS_1", 8, 8, RW, 0x20},
	{"RGB2YUV2_YUV444TO422_COEFFS_0", 0, 8, RW, 0x8},
	{"RGB2YUV2_YUV444TO422_COEFFS_4", 0, 8, RW, 0x8},
	{"RGB2YUV3_COEFF_0_0", 0, 15, RW, 0x1323},
	{"RGB2YUV3_COEFF_0_1", 0, 15, RW, 0x7535},
	{"RGB2YUV3_COEFF_0_2", 0, 15, RW, 0x2000},
	{"RGB2YUV3_COEFF_1_0", 0, 15, RW, 0x2591},
	{"RGB2YUV3_COEFF_1_1", 0, 15, RW, 0x6acd},
	{"RGB2YUV3_COEFF_1_2", 0, 15, RW, 0x6535},
	{"RGB2YUV3_COEFF_2_0", 0, 15, RW, 0x74c},
	{"RGB2YUV3_COEFF_2_1", 0, 15, RW, 0x2000},
	{"RGB2YUV3_COEFF_2_2", 0, 15, RW, 0x7acd},
	{"RGB2YUV3_LIMITS_0_0", 0, 14, RW, 0x0},
	{"RGB2YUV3_LIMITS_0_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV3_LIMITS_1_0", 0, 14, RW, 0x0},
	{"RGB2YUV3_LIMITS_1_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV3_LIMITS_2_0", 0, 14, RW, 0x0},
	{"RGB2YUV3_LIMITS_2_1", 0, 14, RW, 0x3fff},
	{"RGB2YUV3_LSHIFT", 0, 2, RW, 0x0},
	{"RGB2YUV3_OFFSET_0_0", 0, 16, RW, 0x0},
	{"RGB2YUV3_OFFSET_0_1", 0, 16, RW, 0x2000},
	{"RGB2YUV3_OFFSET_0_2", 0, 16, RW, 0x2000},
	{"RGB2YUV3_YUV444TO422_COEFFS_3", 24, 8, RW, 0x20},
	{"RGB2YUV3_YUV444TO422_COEFFS_2", 16, 8, RW, 0x30},
	{"RGB2YUV3_YUV444TO422_COEFFS_1", 8, 8, RW, 0x20},
	{"RGB2YUV3_YUV444TO422_COEFFS_0", 0, 8, RW, 0x8},
	{"RGB2YUV3_YUV444TO422_COEFFS_4", 0, 8, RW, 0x8},
	{"DBG_SC_0", 0, 32, RWI, 0x0},
	{"DBG_SC_1", 0, 32, RWI, 0x0},
	{"DBG_SC_2", 0, 32, RWI, 0x0},
	{"DBG_SC_3", 0, 32, RWI, 0x0},
	{"DBG_SC_4", 0, 32, RWI, 0x0},
	{"DBG_SC_5", 0, 32, RWI, 0x0},
	{"DBG_SC_6", 0, 32, RWI, 0x0},
	{"DBG_SC_7", 0, 32, RWI, 0x0},
	{"DBG_SC_8", 0, 32, RWI, 0x0},
	{"DBG_SC_9", 0, 32, RWI, 0x0},
	{"DBG_SC_10", 0, 32, RWI, 0x0},
	{"DBG_SC_11", 0, 32, RWI, 0x0},
	{"DBG_SC_12", 0, 32, RWI, 0x0},
	{"DBG_SC_13", 0, 32, RWI, 0x0},
	{"DBG_SC_14", 0, 32, RWI, 0x0},
	{"DBG_SC_15", 0, 32, RWI, 0x0},
	{"DBG_CAPTURE", 0, 1, RIW, 0x0},
	{"DBG_RELEASE", 0, 1, RIW, 0x0},
	{"WDMA0_WIDTH", 16, 14, RW, 0x0},
	{"WDMA0_HEIGHT", 0, 14, RW, 0x0},
	{"WDMA0_COLOR_TYPE", 0, 1, RW, 0x0},
	{"WDMA0_YUV_FORMAT", 0, 6, RW, 0x0},
	{"WDMA0_RGB_FORMAT", 0, 4, RW, 0x0},
	{"WDMA0_RGB_ALPHA", 0, 8, RW, 0x0},
	{"WDMA0_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_3", 0, 32, RW, 0x0},
	{"WDMA0_BASE_ADDR_4", 0, 32, RW, 0x0},
	{"WDMA0_STRIDE_0", 0, 15, RW, 0x0},
	{"WDMA0_STRIDE_1", 0, 15, RW, 0x0},
	{"WDMA0_STRIDE_2", 0, 15, RW, 0x0},
	{"WDMA0_STRIDE_3", 0, 15, RW, 0x0},
	{"WDMA0_STRIDE_4", 0, 15, RW, 0x0},
	{"WDMA0_ROUND_EN_14BIT", 5, 1, RW, 0x0},
	{"WDMA0_ROUND_EN", 4, 1, RW, 0x0},
	{"WDMA0_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"WDMA0_DITHER_EN_C", 0, 1, RW, 0x0},
	{"WDMA0_SWAP_EN", 0, 1, RW, 0x0},
	{"WDMA0_MAX_MO", 0, 7, RW, 0x40},
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"WDMA0_MONO_EN", 0, 1, RW, 0x0},
	{"WDMA0_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8},
	{"WDMA0_CRC_RESULT0", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT1", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT2", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT3", 0, 32, RWI, 0xffffffff},
	{"WDMA0_CRC_RESULT4", 0, 32, RWI, 0xffffffff},
	{"WDMA1_WIDTH", 16, 14, RW, 0x0},
	{"WDMA1_HEIGHT", 0, 14, RW, 0x0},
	{"WDMA1_COLOR_TYPE", 0, 1, RW, 0x0},
	{"WDMA1_YUV_FORMAT", 0, 6, RW, 0x0},
	{"WDMA1_RGB_FORMAT", 0, 4, RW, 0x0},
	{"WDMA1_RGB_ALPHA", 0, 8, RW, 0x0},
	{"WDMA1_BASE_ADDR_0", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_1", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_2", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_3", 0, 32, RW, 0x0},
	{"WDMA1_BASE_ADDR_4", 0, 32, RW, 0x0},
	{"WDMA1_STRIDE_0", 0, 15, RW, 0x0},
	{"WDMA1_STRIDE_1", 0, 15, RW, 0x0},
	{"WDMA1_STRIDE_2", 0, 15, RW, 0x0},
	{"WDMA1_STRIDE_3", 0, 15, RW, 0x0},
	{"WDMA1_STRIDE_4", 0, 15, RW, 0x0},
	{"WDMA1_ROUND_EN_14BIT", 5, 1, RW, 0x0},
	{"WDMA1_ROUND_EN", 4, 1, RW, 0x0},
	{"WDMA1_DITHER_EN_Y", 1, 1, RW, 0x0},
	{"WDMA1_DITHER_EN_C", 0, 1, RW, 0x0},
	{"WDMA1_SWAP_EN", 0, 1, RW, 0x0},
	{"WDMA1_MAX_MO", 0, 7, RW, 0x40},
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0x0},
	{"WDMA1_MONO_EN", 0, 1, RW, 0x0},
	{"WDMA1_RGB_CONV444_WEIGHT", 0, 5, RW, 0x8},
	{"WDMA1_CRC_RESULT0", 0, 32, RWI, 0xffffffff},
	{"WDMA1_CRC_RESULT1", 0, 32, RWI, 0xffffffff},
	{"WDMA1_CRC_RESULT2", 0, 32, RWI, 0xffffffff},
	{"WDMA1_CRC_RESULT3", 0, 32, RWI, 0xffffffff},
	{"WDMA1_CRC_RESULT4", 0, 32, RWI, 0xffffffff},
	{"RGB_SRC_Y_OFFSET", 0, 10, RW, 0x0},
	{"RGB_COEF_C00", 16, 16, RW, 0x200},
	{"RGB_COEF_C10", 0, 16, RW, 0x0},
	{"RGB_COEF_C20", 16, 16, RW, 0x314},
	{"RGB_COEF_C01", 0, 16, RW, 0x200},
	{"RGB_COEF_C11", 16, 16, RW, 0xffa2},
	{"RGB_COEF_C21", 0, 16, RW, 0xff15},
	{"RGB_COEF_C02", 16, 16, RW, 0x200},
	{"RGB_COEF_C12", 0, 16, RW, 0x3a2},
	{"RGB_COEF_C22", 0, 16, RW, 0x0},
	{"WDMA_CLK_GATE_DISABLE", 0, 1, RW, 0x0},
	{"DMA_AXUSER_WDMA0", 0, 10, RW, 0x0},
	{"DMA_AXUSER_WDMA1", 0, 10, RW, 0x0},
	{"DBG_DMA_0", 0, 32, RWI, 0x0},
	{"DBG_DMA_1", 0, 32, RWI, 0x0},
	{"DBG_DMA_2", 0, 32, RWI, 0x0},
	{"DBG_DMA_3", 0, 32, RWI, 0x0},
	{"DBG_DMA_4", 0, 32, RWI, 0x0},
	{"DBG_DMA_5", 0, 32, RWI, 0x0},
	{"DBG_DMA_6", 0, 32, RWI, 0x0},
	{"DBG_DMA_7", 0, 32, RWI, 0x0},
	{"DBG_DMA_8", 0, 32, RWI, 0x0},
	{"DBG_DMA_9", 0, 32, RWI, 0x0},
	{"DBG_DMA_10", 0, 32, RWI, 0x0},
	{"DBG_DMA_11", 0, 32, RWI, 0x0},
	{"DBG_DMA_12", 0, 32, RWI, 0x0},
	{"DBG_DMA_13", 0, 32, RWI, 0x0},
	{"DBG_DMA_14", 0, 32, RWI, 0x0},
	{"DBG_DMA_15", 0, 32, RWI, 0x0},
};

#endif
