Instructions (opcode starting III-----)
----
000 : NOP
001 : Load direct -> RA
010 : Load indirect R[IR[0]] -> M[R[IR[1]]]
011 : Store direct -> RA
100 : Store indirect R[IR[0]] -> M[R[IR[1]]]
101 : Mv R[IR[0]] -> R[IR[1]]
110 : Add RA + RB -> RA
111 : Sub RA - RB -> RA
----

Specifics
----
8 bit data bus,
8 bit register ops,
8 bit ALU (currently unimplemented),
Limited control bus,
REGISTERS:
    - RA (Register A)
	    Results of ALU ops,
	    General purpose
    - RB (Register B)
	    General purpose
    - IR (Instruction Register)
	    Opcode and operand combined
	    Operand extracted when needed from IR
    - Temp (Temporary)
	    Interim register for MV ops
    - PC (Program Counter)
	    As expected,
	    No jump logic