Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 02:50:46 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/wGenerator_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[0]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[1]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[2]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDSE (Setup_fdse_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[4]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[5]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.877ns (36.756%)  route 1.509ns (63.244%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]/Q
                         net (fo=9, unplaced)         0.403     1.605    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[3]
                         LUT2 (Prop_lut2_I0_O)        0.252     1.857 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2/O
                         net (fo=1, unplaced)         0.347     2.204    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.105     2.309 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_reg_370[0]_i_1/O
                         net (fo=2, unplaced)         0.358     2.667    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/icmp_ln12_fu_135_p2
                         LUT3 (Prop_lut3_I2_O)        0.105     2.772 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74[6]_i_2/O
                         net (fo=7, unplaced)         0.401     3.173    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_7400_out
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[6]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/i_1_fu_74_reg[6]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.772ns (35.991%)  route 1.373ns (64.009%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/Q
                         net (fo=3, unplaced)         0.617     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.252     2.071 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105[4]_i_1/O
                         net (fo=2, unplaced)         0.358     2.429    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.105     2.534 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_1/O
                         net (fo=6, unplaced)         0.398     2.932    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_340
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[0]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.772ns (35.991%)  route 1.373ns (64.009%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/Q
                         net (fo=3, unplaced)         0.617     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.252     2.071 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105[4]_i_1/O
                         net (fo=2, unplaced)         0.358     2.429    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.105     2.534 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_1/O
                         net (fo=6, unplaced)         0.398     2.932    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_340
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[1]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[1]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.772ns (35.991%)  route 1.373ns (64.009%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.787     0.787    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[4]/Q
                         net (fo=3, unplaced)         0.617     1.819    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.252     2.071 f  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/zext_ln9_reg_105[4]_i_1/O
                         net (fo=2, unplaced)         0.358     2.429    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.105     2.534 r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_1/O
                         net (fo=6, unplaced)         0.398     2.932    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_340
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=141, unset)          0.748    10.748    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[2]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_CE)      -0.136    10.576    bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/i_fu_34_reg[2]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  7.644    




