Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 10 10:45:37 2024
| Host         : arthur running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./reports/6_6/utilization.rpt
| Design       : MPRISCV_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 165796 |     0 |          0 |    230400 | 71.96 |
|   LUT as Logic             | 121086 |     0 |          0 |    230400 | 52.55 |
|   LUT as Memory            |  44710 |     0 |          0 |    101760 | 43.94 |
|     LUT as Distributed RAM |  44640 |     0 |            |           |       |
|     LUT as Shift Register  |     70 |     0 |            |           |       |
| CLB Registers              | 169585 |     0 |          0 |    460800 | 36.80 |
|   Register as Flip Flop    | 169585 |     0 |          0 |    460800 | 36.80 |
|   Register as Latch        |      0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   3562 |     0 |          0 |     28800 | 12.37 |
| F7 Muxes                   |  22788 |     0 |          0 |    115200 | 19.78 |
| F8 Muxes                   |  10368 |     0 |          0 |     57600 | 18.00 |
| F9 Muxes                   |      0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 36     |          Yes |           - |          Set |
| 108940 |          Yes |           - |        Reset |
| 1346   |          Yes |         Set |            - |
| 59263  |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  28655 |     0 |          0 |     28800 | 99.50 |
|   CLBL                                     |  15962 |     0 |            |           |       |
|   CLBM                                     |  12693 |     0 |            |           |       |
| LUT as Logic                               | 121086 |     0 |          0 |    230400 | 52.55 |
|   using O5 output only                     |    717 |       |            |           |       |
|   using O6 output only                     |  93453 |       |            |           |       |
|   using O5 and O6                          |  26916 |       |            |           |       |
| LUT as Memory                              |  44710 |     0 |          0 |    101760 | 43.94 |
|   LUT as Distributed RAM                   |  44640 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |  43200 |       |            |           |       |
|     using O5 and O6                        |   1440 |       |            |           |       |
|   LUT as Shift Register                    |     70 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |     62 |       |            |           |       |
|     using O5 and O6                        |      8 |       |            |           |       |
| CLB Registers                              | 169585 |     0 |          0 |    460800 | 36.80 |
|   Register driven from within the CLB      |  56098 |       |            |           |       |
|   Register driven from outside the CLB     | 113487 |       |            |           |       |
|     LUT in front of the register is unused |  39525 |       |            |           |       |
|     LUT in front of the register is used   |  73962 |       |            |           |       |
| Unique Control Sets                        |   6978 |       |          0 |     57600 | 12.11 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  288 |     0 |          0 |       312 | 92.31 |
|   RAMB36/FIFO*    |  288 |     0 |          0 |       312 | 92.31 |
|     RAMB36E2 only |  288 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       624 |  0.00 |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  294 |     0 |          0 |      1728 | 17.01 |
|   DSP48E2 only |  294 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   38 |     0 |          0 |       544 |  6.99 |
|   BUFGCE             |   37 |     0 |          0 |       208 | 17.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDCE     | 108940 |            Register |
| FDRE     |  59263 |            Register |
| LUT6     |  56145 |                 CLB |
| RAMD64E  |  43200 |                 CLB |
| LUT4     |  26696 |                 CLB |
| MUXF7    |  22788 |                 CLB |
| LUT3     |  21794 |                 CLB |
| LUT5     |  20790 |                 CLB |
| LUT2     |  17503 |                 CLB |
| MUXF8    |  10368 |                 CLB |
| LUT1     |   5074 |                 CLB |
| CARRY8   |   3562 |                 CLB |
| RAMD32   |   2448 |                 CLB |
| FDSE     |   1346 |            Register |
| RAMS32   |    432 |                 CLB |
| DSP48E2  |    294 |          Arithmetic |
| RAMB36E2 |    288 |            BLOCKRAM |
| SRLC32E  |     51 |                 CLB |
| BUFGCE   |     37 |               Clock |
| FDPE     |     36 |            Register |
| SRL16E   |     27 |                 CLB |
| PS8      |      1 |            Advanced |
| BUFG_PS  |      1 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| MPRISCV_zynq_0              |    1 |
| MPRISCV_xbar_0              |    1 |
| MPRISCV_tile_5_5_0          |    1 |
| MPRISCV_tile_5_4_0          |    1 |
| MPRISCV_tile_5_3_0          |    1 |
| MPRISCV_tile_5_2_0          |    1 |
| MPRISCV_tile_5_1_0          |    1 |
| MPRISCV_tile_5_0_0          |    1 |
| MPRISCV_tile_4_5_0          |    1 |
| MPRISCV_tile_4_4_0          |    1 |
| MPRISCV_tile_4_3_0          |    1 |
| MPRISCV_tile_4_2_0          |    1 |
| MPRISCV_tile_4_1_0          |    1 |
| MPRISCV_tile_4_0_0          |    1 |
| MPRISCV_tile_3_5_0          |    1 |
| MPRISCV_tile_3_4_0          |    1 |
| MPRISCV_tile_3_3_0          |    1 |
| MPRISCV_tile_3_2_0          |    1 |
| MPRISCV_tile_3_1_0          |    1 |
| MPRISCV_tile_3_0_0          |    1 |
| MPRISCV_tile_2_5_0          |    1 |
| MPRISCV_tile_2_4_0          |    1 |
| MPRISCV_tile_2_3_0          |    1 |
| MPRISCV_tile_2_2_0          |    1 |
| MPRISCV_tile_2_1_0          |    1 |
| MPRISCV_tile_2_0_0          |    1 |
| MPRISCV_tile_1_5_0          |    1 |
| MPRISCV_tile_1_4_0          |    1 |
| MPRISCV_tile_1_3_0          |    1 |
| MPRISCV_tile_1_2_0          |    1 |
| MPRISCV_tile_1_1_0          |    1 |
| MPRISCV_tile_1_0_0          |    1 |
| MPRISCV_tile_0_5_0          |    1 |
| MPRISCV_tile_0_4_0          |    1 |
| MPRISCV_tile_0_3_0          |    1 |
| MPRISCV_tile_0_2_0          |    1 |
| MPRISCV_tile_0_1_0          |    1 |
| MPRISCV_tile_0_0_0          |    1 |
| MPRISCV_tier2_xbar_4_0      |    1 |
| MPRISCV_tier2_xbar_3_0      |    1 |
| MPRISCV_tier2_xbar_2_0      |    1 |
| MPRISCV_tier2_xbar_1_0      |    1 |
| MPRISCV_tier2_xbar_0_0      |    1 |
| MPRISCV_rst_zynq_96M_0      |    1 |
| MPRISCV_riscv2arm_wrapper_0 |    1 |
| MPRISCV_auto_pc_0           |    1 |
| MPRISCV_arm2riscv_wrapper_0 |    1 |
+-----------------------------+------+


