

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch'
================================================================
* Date:           Thu May 29 09:36:40 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    4819|  17512|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4855|  17609|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|     33|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1  |        0|   0|  4819|  17512|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                              |                                                        |        0|   0|  4819|  17512|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_i_fu_321_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |convInp_4_read          |   9|          2|    1|          2|
    |mvOut_m_buffer_9_write  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|    5|         12|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |mul_i_reg_327                                                                   |  30|   0|   32|          2|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  36|   0|   38|          2|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|convInp_4_dout                   |   in|   32|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_num_data_valid         |   in|    3|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_fifo_cap               |   in|    3|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_empty_n                |   in|    1|     ap_fifo|                     convInp_4|       pointer|
|convInp_4_read                   |  out|    1|     ap_fifo|                     convInp_4|       pointer|
|mvOut_m_buffer_9_din             |  out|   32|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_num_data_valid  |   in|    3|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_fifo_cap        |   in|    3|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_full_n          |   in|    1|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|mvOut_m_buffer_9_write           |  out|    1|     ap_fifo|              mvOut_m_buffer_9|       pointer|
|p_read                           |   in|   30|     ap_none|                        p_read|        scalar|
|p_ZL8weights1_0_address0         |  out|    6|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_0_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_0_q0               |   in|   32|   ap_memory|               p_ZL8weights1_0|         array|
|p_ZL8weights1_1_address0         |  out|    6|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_1_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_1_q0               |   in|   32|   ap_memory|               p_ZL8weights1_1|         array|
|p_ZL8weights1_2_address0         |  out|    6|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_2_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_2_q0               |   in|   32|   ap_memory|               p_ZL8weights1_2|         array|
|p_ZL8weights1_3_address0         |  out|    6|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_3_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_3_q0               |   in|   32|   ap_memory|               p_ZL8weights1_3|         array|
|p_ZL8weights1_4_address0         |  out|    6|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_4_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_4_q0               |   in|   32|   ap_memory|               p_ZL8weights1_4|         array|
|p_ZL8weights1_5_address0         |  out|    6|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_5_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_5_q0               |   in|   32|   ap_memory|               p_ZL8weights1_5|         array|
|p_ZL8weights1_6_address0         |  out|    6|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_6_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_6_q0               |   in|   32|   ap_memory|               p_ZL8weights1_6|         array|
|p_ZL8weights1_7_address0         |  out|    6|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_7_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_7_q0               |   in|   32|   ap_memory|               p_ZL8weights1_7|         array|
|p_ZL8weights1_8_address0         |  out|    6|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_8_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_8_q0               |   in|   32|   ap_memory|               p_ZL8weights1_8|         array|
|p_ZL8weights1_9_address0         |  out|    6|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_9_ce0              |  out|    1|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_9_q0               |   in|   32|   ap_memory|               p_ZL8weights1_9|         array|
|p_ZL8weights1_10_address0        |  out|    6|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_10_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_10_q0              |   in|   32|   ap_memory|              p_ZL8weights1_10|         array|
|p_ZL8weights1_11_address0        |  out|    6|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_11_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_11_q0              |   in|   32|   ap_memory|              p_ZL8weights1_11|         array|
|p_ZL8weights1_12_address0        |  out|    6|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_12_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_12_q0              |   in|   32|   ap_memory|              p_ZL8weights1_12|         array|
|p_ZL8weights1_13_address0        |  out|    6|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_13_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_13_q0              |   in|   32|   ap_memory|              p_ZL8weights1_13|         array|
|p_ZL8weights1_14_address0        |  out|    6|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_14_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_14_q0              |   in|   32|   ap_memory|              p_ZL8weights1_14|         array|
|p_ZL8weights1_15_address0        |  out|    6|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_15_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_15_q0              |   in|   32|   ap_memory|              p_ZL8weights1_15|         array|
|p_ZL8weights1_16_address0        |  out|    6|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_16_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_16_q0              |   in|   32|   ap_memory|              p_ZL8weights1_16|         array|
|p_ZL8weights1_17_address0        |  out|    6|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_17_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_17_q0              |   in|   32|   ap_memory|              p_ZL8weights1_17|         array|
|p_ZL8weights1_18_address0        |  out|    6|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_18_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_18_q0              |   in|   32|   ap_memory|              p_ZL8weights1_18|         array|
|p_ZL8weights1_19_address0        |  out|    6|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_19_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_19_q0              |   in|   32|   ap_memory|              p_ZL8weights1_19|         array|
|p_ZL8weights1_20_address0        |  out|    6|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_20_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_20_q0              |   in|   32|   ap_memory|              p_ZL8weights1_20|         array|
|p_ZL8weights1_21_address0        |  out|    6|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_21_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_21_q0              |   in|   32|   ap_memory|              p_ZL8weights1_21|         array|
|p_ZL8weights1_22_address0        |  out|    6|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_22_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_22_q0              |   in|   32|   ap_memory|              p_ZL8weights1_22|         array|
|p_ZL8weights1_23_address0        |  out|    6|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_23_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_23_q0              |   in|   32|   ap_memory|              p_ZL8weights1_23|         array|
|p_ZL8weights1_24_address0        |  out|    6|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_24_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_24_q0              |   in|   32|   ap_memory|              p_ZL8weights1_24|         array|
|p_ZL8weights1_25_address0        |  out|    6|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_25_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_25_q0              |   in|   32|   ap_memory|              p_ZL8weights1_25|         array|
|p_ZL8weights1_26_address0        |  out|    6|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_26_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_26_q0              |   in|   32|   ap_memory|              p_ZL8weights1_26|         array|
|p_ZL8weights1_27_address0        |  out|    6|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_27_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_27_q0              |   in|   32|   ap_memory|              p_ZL8weights1_27|         array|
|p_ZL8weights1_28_address0        |  out|    6|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_28_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_28_q0              |   in|   32|   ap_memory|              p_ZL8weights1_28|         array|
|p_ZL8weights1_29_address0        |  out|    6|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_29_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_29_q0              |   in|   32|   ap_memory|              p_ZL8weights1_29|         array|
|p_ZL8weights1_30_address0        |  out|    6|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_30_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_30_q0              |   in|   32|   ap_memory|              p_ZL8weights1_30|         array|
|p_ZL8weights1_31_address0        |  out|    6|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8weights1_31_ce0             |  out|    1|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8weights1_31_q0              |   in|   32|   ap_memory|              p_ZL8weights1_31|         array|
|p_ZL8threshs1_0_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_0_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_0_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_0|         array|
|p_ZL8threshs1_1_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_1_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_1_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_1|         array|
|p_ZL8threshs1_2_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_2_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_2_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_2|         array|
|p_ZL8threshs1_3_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_3_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_3_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_3|         array|
|p_ZL8threshs1_4_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_4_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_4_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_4|         array|
|p_ZL8threshs1_5_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_5_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_5_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_5|         array|
|p_ZL8threshs1_6_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_6_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_6_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_6|         array|
|p_ZL8threshs1_7_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_7_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_7_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_7|         array|
|p_ZL8threshs1_8_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_8_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_8_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_8|         array|
|p_ZL8threshs1_9_address0         |  out|    1|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_9_ce0              |  out|    1|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_9_q0               |   in|   16|   ap_memory|               p_ZL8threshs1_9|         array|
|p_ZL8threshs1_10_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_10_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_10_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_10|         array|
|p_ZL8threshs1_11_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_11_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_11_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_11|         array|
|p_ZL8threshs1_12_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_12_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_12_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_12|         array|
|p_ZL8threshs1_13_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_13_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_13_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_13|         array|
|p_ZL8threshs1_14_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_14_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_14_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_14|         array|
|p_ZL8threshs1_15_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_15_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_15_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_15|         array|
|p_ZL8threshs1_16_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_16_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_16_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_16|         array|
|p_ZL8threshs1_17_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_17_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_17_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_17|         array|
|p_ZL8threshs1_18_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_18_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_18_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_18|         array|
|p_ZL8threshs1_19_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_19_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_19_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_19|         array|
|p_ZL8threshs1_20_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_20_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_20_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_20|         array|
|p_ZL8threshs1_21_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_21_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_21_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_21|         array|
|p_ZL8threshs1_22_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_22_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_22_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_22|         array|
|p_ZL8threshs1_23_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_23_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_23_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_23|         array|
|p_ZL8threshs1_24_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_24_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_24_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_24|         array|
|p_ZL8threshs1_25_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_25_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_25_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_25|         array|
|p_ZL8threshs1_26_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_26_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_26_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_26|         array|
|p_ZL8threshs1_27_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_27_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_27_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_27|         array|
|p_ZL8threshs1_28_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_28_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_28_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_28|         array|
|p_ZL8threshs1_29_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_29_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_29_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_29|         array|
|p_ZL8threshs1_30_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_30_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_30_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_30|         array|
|p_ZL8threshs1_31_address0        |  out|    1|   ap_memory|              p_ZL8threshs1_31|         array|
|p_ZL8threshs1_31_ce0             |  out|    1|   ap_memory|              p_ZL8threshs1_31|         array|
|p_ZL8threshs1_31_q0              |   in|   16|   ap_memory|              p_ZL8threshs1_31|         array|
+---------------------------------+-----+-----+------------+------------------------------+--------------+

