

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'
================================================================
* Date:           Mon Jul  8 10:50:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.675 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      738|      738|  7.380 us|  7.380 us|  738|  738|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |      736|      736|        21|          4|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 24 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln19_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln19"   --->   Operation 26 'read' 'mul_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln19_1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln19_1"   --->   Operation 27 'read' 'mul_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_1 = load i8 %k" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 31 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp_eq  i8 %k_1, i8 180" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 33 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln18 = add i8 %k_1, i8 1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 35 'add' 'add_ln18' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.i.i.split, void %for.end.i.i_ifconv.exitStub" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %k_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 37 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.05ns)   --->   "%add_ln19 = add i19 %mul_ln19_1_read, i19 %zext_ln19" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 38 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i19 %add_ln19" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 39 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i16 %image_r, i64 0, i64 %zext_ln19_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 40 'getelementptr' 'image_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.05ns)   --->   "%add_ln19_1 = add i19 %mul_ln19_read, i19 %zext_ln19" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 41 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i19 %add_ln19_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 42 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr i16 %image_r, i64 0, i64 %zext_ln19_2" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 43 'getelementptr' 'image_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 44 'load' 'image_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 45 'load' 'image_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln18 = store i8 %add_ln18, i8 %k" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 47 [1/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 47 'load' 'image_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_2 : Operation 48 [1/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 48 'load' 'image_load_1' <Predicate = (!icmp_ln18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i16 %image_load" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 49 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [4/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln19_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 50 'uitofp' 'conv_i_i' <Predicate = (!icmp_ln18)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 51 [3/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln19_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 51 'uitofp' 'conv_i_i' <Predicate = (!icmp_ln18)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i16 %image_load_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 52 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 53 [4/4] (6.67ns)   --->   "%conv21_i_i = uitofp i32 %zext_ln19_4" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 53 'uitofp' 'conv21_i_i' <Predicate = (!icmp_ln18)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 54 [2/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln19_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 54 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 55 [3/4] (6.67ns)   --->   "%conv21_i_i = uitofp i32 %zext_ln19_4" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 55 'uitofp' 'conv21_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 56 [1/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln19_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 56 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 57 [2/4] (6.67ns)   --->   "%conv21_i_i = uitofp i32 %zext_ln19_4" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 57 'uitofp' 'conv21_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 58 [1/4] (6.67ns)   --->   "%conv21_i_i = uitofp i32 %zext_ln19_4" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 58 'uitofp' 'conv21_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 59 [5/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv21_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 59 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 60 [4/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv21_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 60 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 61 [3/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv21_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 61 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 62 [2/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv21_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 62 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 63 [1/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv21_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:19]   --->   Operation 63 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.67>
ST_13 : Operation 64 [4/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 64 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.67>
ST_14 : Operation 65 [3/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 65 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.67>
ST_15 : Operation 66 [2/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 66 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.67>
ST_16 : Operation 67 [1/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 67 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 68 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [5/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 69 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 77 'load' 'sum_load_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 70 [4/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 70 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.01>
ST_19 : Operation 71 [3/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 71 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.01>
ST_20 : Operation 72 [2/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 72 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.50>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:17]   --->   Operation 73 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 74 [1/5] (6.01ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul_i_i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:20]   --->   Operation 74 'fadd' 'sum_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln18 = store i32 %sum_1, i32 %sum" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 75 'store' 'store_ln18' <Predicate = true> <Delay = 0.48>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i.i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:18]   --->   Operation 76 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln19_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mul_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum               (alloca           ) [ 0111111111111111111111]
k                 (alloca           ) [ 0100000000000000000000]
mul_ln19_read     (read             ) [ 0000000000000000000000]
mul_ln19_1_read   (read             ) [ 0000000000000000000000]
store_ln0         (store            ) [ 0000000000000000000000]
store_ln0         (store            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000]
k_1               (load             ) [ 0000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000]
icmp_ln18         (icmp             ) [ 0111111111111111110000]
empty             (speclooptripcount) [ 0000000000000000000000]
add_ln18          (add              ) [ 0000000000000000000000]
br_ln18           (br               ) [ 0000000000000000000000]
zext_ln19         (zext             ) [ 0000000000000000000000]
add_ln19          (add              ) [ 0000000000000000000000]
zext_ln19_1       (zext             ) [ 0000000000000000000000]
image_addr        (getelementptr    ) [ 0010000000000000000000]
add_ln19_1        (add              ) [ 0000000000000000000000]
zext_ln19_2       (zext             ) [ 0000000000000000000000]
image_addr_2      (getelementptr    ) [ 0010000000000000000000]
store_ln18        (store            ) [ 0000000000000000000000]
image_load        (load             ) [ 0001000000000000000000]
image_load_1      (load             ) [ 0001100000000000000000]
zext_ln19_3       (zext             ) [ 0110111000000000000000]
zext_ln19_4       (zext             ) [ 0111011100000000000000]
conv_i_i          (uitofp           ) [ 0111100111111000000000]
conv21_i_i        (uitofp           ) [ 0111100011111000000000]
diff              (fsub             ) [ 0111100000000111100000]
mul_i_i           (fmul             ) [ 0111100000000000011111]
sum_load          (load             ) [ 0111100000000000001111]
specloopname_ln17 (specloopname     ) [ 0000000000000000000000]
sum_1             (fadd             ) [ 0000000000000000000000]
store_ln18        (store            ) [ 0000000000000000000000]
br_ln18           (br               ) [ 0000000000000000000000]
sum_load_1        (load             ) [ 0000000000000000000000]
write_ln0         (write            ) [ 0000000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln19_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln19">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="sum_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mul_ln19_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="19" slack="0"/>
<pin id="50" dir="0" index="1" bw="19" slack="0"/>
<pin id="51" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mul_ln19_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="19" slack="0"/>
<pin id="56" dir="0" index="1" bw="19" slack="0"/>
<pin id="57" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln0_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="67" class="1004" name="image_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="19" slack="0"/>
<pin id="71" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="image_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="19" slack="0"/>
<pin id="78" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="19" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="2"/>
<pin id="89" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/1 image_load_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="diff/8 sum_1/17 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/13 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv_i_i/3 conv21_i_i/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="k_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln18_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln18_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln19_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln19_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="19" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln19_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="19" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln19_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="19" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln19_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln18_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln19_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln19_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sum_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="16"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln18_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="20"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/21 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sum_load_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="16"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/17 "/>
</bind>
</comp>

<comp id="180" class="1005" name="sum_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="188" class="1005" name="k_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln18_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="199" class="1005" name="image_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="1"/>
<pin id="201" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="image_addr_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="19" slack="1"/>
<pin id="206" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="image_addr_2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="image_load_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="214" class="1005" name="image_load_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2"/>
<pin id="216" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="image_load_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln19_3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln19_4_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="conv_i_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2"/>
<pin id="231" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="234" class="1005" name="conv21_i_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv21_i_i "/>
</bind>
</comp>

<comp id="239" class="1005" name="diff_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="245" class="1005" name="mul_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="250" class="1005" name="sum_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="67" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="54" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="128" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="158"><net_src comp="122" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="175"><net_src comp="92" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="183"><net_src comp="40" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="44" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="198"><net_src comp="116" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="67" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="207"><net_src comp="74" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="212"><net_src comp="81" pin="7"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="217"><net_src comp="81" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="222"><net_src comp="159" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="227"><net_src comp="163" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="232"><net_src comp="100" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="237"><net_src comp="100" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="242"><net_src comp="92" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="248"><net_src comp="96" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="253"><net_src comp="167" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {17 }
 - Input state : 
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : mul_ln19_1 | {1 }
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : image_r | {1 2 }
	Port: hyperspectral_hw_wrapped_Pipeline_L3 : mul_ln19 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln18 : 2
		add_ln18 : 2
		br_ln18 : 3
		zext_ln19 : 2
		add_ln19 : 3
		zext_ln19_1 : 4
		image_addr : 5
		add_ln19_1 : 3
		zext_ln19_2 : 4
		image_addr_2 : 5
		image_load : 6
		image_load_1 : 6
		store_ln18 : 3
	State 2
	State 3
		conv_i_i : 1
	State 4
		conv21_i_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		sum_1 : 1
		write_ln0 : 1
	State 18
	State 19
	State 20
	State 21
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_92         |    2    |   205   |   206   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_96         |    3    |   143   |   140   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln18_fu_122      |    0    |    0    |    15   |
|    add   |       add_ln19_fu_132      |    0    |    0    |    26   |
|          |      add_ln19_1_fu_143     |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln18_fu_116      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   |  mul_ln19_read_read_fu_48  |    0    |    0    |    0    |
|          | mul_ln19_1_read_read_fu_54 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_60   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  uitofp  |         grp_fu_100         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln19_fu_128      |    0    |    0    |    0    |
|          |     zext_ln19_1_fu_138     |    0    |    0    |    0    |
|   zext   |     zext_ln19_2_fu_149     |    0    |    0    |    0    |
|          |     zext_ln19_3_fu_159     |    0    |    0    |    0    |
|          |     zext_ln19_4_fu_163     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   424   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| conv21_i_i_reg_234 |   32   |
|  conv_i_i_reg_229  |   32   |
|    diff_reg_239    |   32   |
|  icmp_ln18_reg_195 |    1   |
|image_addr_2_reg_204|   19   |
| image_addr_reg_199 |   19   |
|image_load_1_reg_214|   16   |
| image_load_reg_209 |   16   |
|      k_reg_188     |    8   |
|   mul_i_i_reg_245  |   32   |
|  sum_load_reg_250  |   32   |
|     sum_reg_180    |   32   |
| zext_ln19_3_reg_219|   32   |
| zext_ln19_4_reg_224|   32   |
+--------------------+--------+
|        Total       |   335  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_92    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_92    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_100    |  p0  |   4  |  16  |   64   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   262  ||  2.619  ||    61   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   424  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   61   |
|  Register |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   683  |   485  |
+-----------+--------+--------+--------+--------+
