[root]
type=Root
clock=200000000
max_tick=0
progress_interval=0
output_file=cout

[cpu0.branch_pred]
type=BranchPred
pred_class=hybrid
global_hist_bits=13
global_index_bits=13
global_xor=false
local_hist_regs=2048
local_hist_bits=11
local_index_bits=11
local_xor=false
choice_index_bits=13
choice_xor=false
btb_size=2048
btb_assoc=4
ras_size=16
conf_pred_enable=false
conf_pred_index_bits=0
conf_pred_ctr_bits=0
conf_pred_ctr_thresh=0
conf_pred_xor=false
conf_pred_ctr_type=saturating

[cpu0.dcache.protocol]
type=CoherenceProtocol
protocol=moesi
do_upgrades=true

[hier]
type=HierParams
do_data=false
do_events=true

[toL2Bus]
type=Bus
width=64
clock=1
hier=hier

[cpu0.dcache]
type=BaseCache
size=65536
assoc=2
block_size=64
latency=3
mshrs=32
tgts_per_mshr=16
write_buffers=8
prioritizeRequests=false
in_bus=null
out_bus=toL2Bus
do_copy=false
protocol=cpu0.dcache.protocol
trace_addr=0
hash_delay=1
repl=null
compressed_bus=false
store_compressed=false
adaptive_compression=false
compression_latency=0
block_size=64
max_miss_count=0
hier=hier
addr_range=[0,18446744073709551615]
mem_trace=null
split=false
split_size=0
lifo=false
two_queue=false
prefetch_miss=false
prefetch_access=false
prefetcher_size=100
prefetch_past_page=false
prefetch_serial_squash=false
prefetch_latency=10
prefetch_degree=1
prefetch_policy=none
prefetch_cache_check_push=true
prefetch_use_cpu_id=true
prefetch_data_accesses_only=false

[cpu0.fupools.FUList0.opList0]
type=OpDesc
opClass=IntAlu
opLat=1
issueLat=1

[cpu0.fupools.FUList0]
type=FUDesc
opList=cpu0.fupools.FUList0.opList0
count=6

[cpu0.fupools.FUList1.opList0]
type=OpDesc
opClass=IntMult
opLat=3
issueLat=1

[cpu0.fupools.FUList1.opList1]
type=OpDesc
opClass=IntDiv
opLat=20
issueLat=19

[cpu0.fupools.FUList1]
type=FUDesc
opList=cpu0.fupools.FUList1.opList0 cpu0.fupools.FUList1.opList1
count=2

[cpu0.fupools.FUList2.opList0]
type=OpDesc
opClass=FloatAdd
opLat=2
issueLat=1

[cpu0.fupools.FUList2.opList1]
type=OpDesc
opClass=FloatCmp
opLat=2
issueLat=1

[cpu0.fupools.FUList2.opList2]
type=OpDesc
opClass=FloatCvt
opLat=2
issueLat=1

[cpu0.fupools.FUList2]
type=FUDesc
opList=cpu0.fupools.FUList2.opList0 cpu0.fupools.FUList2.opList1 cpu0.fupools.FUList2.opList2
count=4

[cpu0.fupools.FUList3.opList0]
type=OpDesc
opClass=FloatMult
opLat=4
issueLat=1

[cpu0.fupools.FUList3.opList1]
type=OpDesc
opClass=FloatDiv
opLat=12
issueLat=12

[cpu0.fupools.FUList3.opList2]
type=OpDesc
opClass=FloatSqrt
opLat=24
issueLat=24

[cpu0.fupools.FUList3]
type=FUDesc
opList=cpu0.fupools.FUList3.opList0 cpu0.fupools.FUList3.opList1 cpu0.fupools.FUList3.opList2
count=2

[cpu0.fupools.FUList4.opList0]
type=OpDesc
opClass=MemRead
opLat=1
issueLat=1

[cpu0.fupools.FUList4]
type=FUDesc
opList=cpu0.fupools.FUList4.opList0
count=0

[cpu0.fupools.FUList5.opList0]
type=OpDesc
opClass=MemWrite
opLat=1
issueLat=1

[cpu0.fupools.FUList5]
type=FUDesc
opList=cpu0.fupools.FUList5.opList0
count=0

[cpu0.fupools.FUList6.opList0]
type=OpDesc
opClass=MemRead
opLat=1
issueLat=1

[cpu0.fupools.FUList6.opList1]
type=OpDesc
opClass=MemWrite
opLat=1
issueLat=1

[cpu0.fupools.FUList6]
type=FUDesc
opList=cpu0.fupools.FUList6.opList0 cpu0.fupools.FUList6.opList1
count=4

[cpu0.fupools.FUList7.opList0]
type=OpDesc
opClass=IprAccess
opLat=3
issueLat=3

[cpu0.fupools.FUList7]
type=FUDesc
opList=cpu0.fupools.FUList7.opList0
count=1

[cpu0.fupools]
type=FuncUnitPool
FUList=cpu0.fupools.FUList0 cpu0.fupools.FUList1 cpu0.fupools.FUList2 cpu0.fupools.FUList3 cpu0.fupools.FUList4 cpu0.fupools.FUList5 cpu0.fupools.FUList6 cpu0.fupools.FUList7

[cpu0.icache]
type=BaseCache
size=65536
assoc=2
block_size=64
latency=1
mshrs=8
tgts_per_mshr=16
write_buffers=8
prioritizeRequests=false
in_bus=null
out_bus=toL2Bus
do_copy=false
protocol=null
trace_addr=0
hash_delay=1
repl=null
compressed_bus=false
store_compressed=false
adaptive_compression=false
compression_latency=0
block_size=64
max_miss_count=0
hier=hier
addr_range=[0,18446744073709551615]
mem_trace=null
split=false
split_size=0
lifo=false
two_queue=false
prefetch_miss=false
prefetch_access=false
prefetcher_size=100
prefetch_past_page=false
prefetch_serial_squash=false
prefetch_latency=10
prefetch_degree=1
prefetch_policy=none
prefetch_cache_check_push=true
prefetch_use_cpu_id=true
prefetch_data_accesses_only=false

[cpu0.iq]
type=StandardIQ
size=64
prioritized_issue=false
caps=0 0 0 0

[workload]
type=LiveProcess
cmd=/home/jahre/skole/diplom/experiments/benchmarks/splash2/codes/apps/barnes/BARNES
executable=
input=/home/jahre/skole/diplom/experiments/benchmarks/splash2/codes/apps/barnes/input.p2
output=cout
env=

[cpu0]
type=FullCPU
num_threads=0
clock=1
workload=workload
max_insts_any_thread=0
max_insts_all_threads=100000
max_loads_any_thread=0
max_loads_all_threads=0
icache=cpu0.icache
dcache=cpu0.dcache
sw_prefetch_policy=enable
iq=cpu0.iq
rob_size=196
lsq_size=32
storebuffer_size=32
fetch_width=8
lines_to_fetch=999
num_icache_ports=1
fetch_branches=3
ifq_size=32
decode_to_dispatch=15
branch_pred=cpu0.branch_pred
fetch_policy=IC
fetch_pri_enable=false
icount_bias=
mt_frontend=true
decode_width=8
dispatch_to_issue=1
rob_caps=0 0 0 0
dispatch_policy=mod_n
loose_mod_n_policy=true
use_hm_predictor=false
use_lr_predictor=true
use_lat_predictor=false
max_chains=64
max_wires=64
chain_wire_policy=OneToOne
issue_width=8
issue_bandwidth=8 8
inorder_issue=false
disambig_mode=normal
prioritized_issue=false
fupools=cpu0.fupools
thread_weights=1 1 1 1
mispred_recover=3
fault_handler_delay=5
iq_comm_latency=1
commit_width=8
prioritized_commit=false
commit_model=smt
pc_sample_interval=0
function_trace=false
function_trace_start=0
ptrace=null
width=8
defer_registration=false

[cpu1.branch_pred]
type=BranchPred
pred_class=hybrid
global_hist_bits=13
global_index_bits=13
global_xor=false
local_hist_regs=2048
local_hist_bits=11
local_index_bits=11
local_xor=false
choice_index_bits=13
choice_xor=false
btb_size=2048
btb_assoc=4
ras_size=16
conf_pred_enable=false
conf_pred_index_bits=0
conf_pred_ctr_bits=0
conf_pred_ctr_thresh=0
conf_pred_xor=false
conf_pred_ctr_type=saturating

[cpu1.dcache.protocol]
type=CoherenceProtocol
protocol=moesi
do_upgrades=true

[cpu1.dcache]
type=BaseCache
size=65536
assoc=2
block_size=64
latency=3
mshrs=32
tgts_per_mshr=16
write_buffers=8
prioritizeRequests=false
in_bus=null
out_bus=toL2Bus
do_copy=false
protocol=cpu1.dcache.protocol
trace_addr=0
hash_delay=1
repl=null
compressed_bus=false
store_compressed=false
adaptive_compression=false
compression_latency=0
block_size=64
max_miss_count=0
hier=hier
addr_range=[0,18446744073709551615]
mem_trace=null
split=false
split_size=0
lifo=false
two_queue=false
prefetch_miss=false
prefetch_access=false
prefetcher_size=100
prefetch_past_page=false
prefetch_serial_squash=false
prefetch_latency=10
prefetch_degree=1
prefetch_policy=none
prefetch_cache_check_push=true
prefetch_use_cpu_id=true
prefetch_data_accesses_only=false

[cpu1.fupools.FUList0.opList0]
type=OpDesc
opClass=IntAlu
opLat=1
issueLat=1

[cpu1.fupools.FUList0]
type=FUDesc
opList=cpu1.fupools.FUList0.opList0
count=6

[cpu1.fupools.FUList1.opList0]
type=OpDesc
opClass=IntMult
opLat=3
issueLat=1

[cpu1.fupools.FUList1.opList1]
type=OpDesc
opClass=IntDiv
opLat=20
issueLat=19

[cpu1.fupools.FUList1]
type=FUDesc
opList=cpu1.fupools.FUList1.opList0 cpu1.fupools.FUList1.opList1
count=2

[cpu1.fupools.FUList2.opList0]
type=OpDesc
opClass=FloatAdd
opLat=2
issueLat=1

[cpu1.fupools.FUList2.opList1]
type=OpDesc
opClass=FloatCmp
opLat=2
issueLat=1

[cpu1.fupools.FUList2.opList2]
type=OpDesc
opClass=FloatCvt
opLat=2
issueLat=1

[cpu1.fupools.FUList2]
type=FUDesc
opList=cpu1.fupools.FUList2.opList0 cpu1.fupools.FUList2.opList1 cpu1.fupools.FUList2.opList2
count=4

[cpu1.fupools.FUList3.opList0]
type=OpDesc
opClass=FloatMult
opLat=4
issueLat=1

[cpu1.fupools.FUList3.opList1]
type=OpDesc
opClass=FloatDiv
opLat=12
issueLat=12

[cpu1.fupools.FUList3.opList2]
type=OpDesc
opClass=FloatSqrt
opLat=24
issueLat=24

[cpu1.fupools.FUList3]
type=FUDesc
opList=cpu1.fupools.FUList3.opList0 cpu1.fupools.FUList3.opList1 cpu1.fupools.FUList3.opList2
count=2

[cpu1.fupools.FUList4.opList0]
type=OpDesc
opClass=MemRead
opLat=1
issueLat=1

[cpu1.fupools.FUList4]
type=FUDesc
opList=cpu1.fupools.FUList4.opList0
count=0

[cpu1.fupools.FUList5.opList0]
type=OpDesc
opClass=MemWrite
opLat=1
issueLat=1

[cpu1.fupools.FUList5]
type=FUDesc
opList=cpu1.fupools.FUList5.opList0
count=0

[cpu1.fupools.FUList6.opList0]
type=OpDesc
opClass=MemRead
opLat=1
issueLat=1

[cpu1.fupools.FUList6.opList1]
type=OpDesc
opClass=MemWrite
opLat=1
issueLat=1

[cpu1.fupools.FUList6]
type=FUDesc
opList=cpu1.fupools.FUList6.opList0 cpu1.fupools.FUList6.opList1
count=4

[cpu1.fupools.FUList7.opList0]
type=OpDesc
opClass=IprAccess
opLat=3
issueLat=3

[cpu1.fupools.FUList7]
type=FUDesc
opList=cpu1.fupools.FUList7.opList0
count=1

[cpu1.fupools]
type=FuncUnitPool
FUList=cpu1.fupools.FUList0 cpu1.fupools.FUList1 cpu1.fupools.FUList2 cpu1.fupools.FUList3 cpu1.fupools.FUList4 cpu1.fupools.FUList5 cpu1.fupools.FUList6 cpu1.fupools.FUList7

[cpu1.icache]
type=BaseCache
size=65536
assoc=2
block_size=64
latency=1
mshrs=8
tgts_per_mshr=16
write_buffers=8
prioritizeRequests=false
in_bus=null
out_bus=toL2Bus
do_copy=false
protocol=null
trace_addr=0
hash_delay=1
repl=null
compressed_bus=false
store_compressed=false
adaptive_compression=false
compression_latency=0
block_size=64
max_miss_count=0
hier=hier
addr_range=[0,18446744073709551615]
mem_trace=null
split=false
split_size=0
lifo=false
two_queue=false
prefetch_miss=false
prefetch_access=false
prefetcher_size=100
prefetch_past_page=false
prefetch_serial_squash=false
prefetch_latency=10
prefetch_degree=1
prefetch_policy=none
prefetch_cache_check_push=true
prefetch_use_cpu_id=true
prefetch_data_accesses_only=false

[cpu1.iq]
type=StandardIQ
size=64
prioritized_issue=false
caps=0 0 0 0

[cpu1]
type=FullCPU
num_threads=0
clock=1
workload=workload
max_insts_any_thread=0
max_insts_all_threads=100000
max_loads_any_thread=0
max_loads_all_threads=0
icache=cpu1.icache
dcache=cpu1.dcache
sw_prefetch_policy=enable
iq=cpu1.iq
rob_size=196
lsq_size=32
storebuffer_size=32
fetch_width=8
lines_to_fetch=999
num_icache_ports=1
fetch_branches=3
ifq_size=32
decode_to_dispatch=15
branch_pred=cpu1.branch_pred
fetch_policy=IC
fetch_pri_enable=false
icount_bias=
mt_frontend=true
decode_width=8
dispatch_to_issue=1
rob_caps=0 0 0 0
dispatch_policy=mod_n
loose_mod_n_policy=true
use_hm_predictor=false
use_lr_predictor=true
use_lat_predictor=false
max_chains=64
max_wires=64
chain_wire_policy=OneToOne
issue_width=8
issue_bandwidth=8 8
inorder_issue=false
disambig_mode=normal
prioritized_issue=false
fupools=cpu1.fupools
thread_weights=1 1 1 1
mispred_recover=3
fault_handler_delay=5
iq_comm_latency=1
commit_width=8
prioritized_commit=false
commit_model=smt
pc_sample_interval=0
function_trace=false
function_trace_start=0
ptrace=null
width=8
defer_registration=false

[toMemBus]
type=Bus
width=16
clock=1
hier=hier

[l2]
type=BaseCache
size=2097152
assoc=32768
block_size=64
latency=10
mshrs=92
tgts_per_mshr=16
write_buffers=8
prioritizeRequests=false
in_bus=toL2Bus
out_bus=toMemBus
do_copy=false
protocol=null
trace_addr=0
hash_delay=1
repl=null
compressed_bus=false
store_compressed=false
adaptive_compression=false
compression_latency=0
block_size=64
max_miss_count=0
hier=hier
addr_range=[0,18446744073709551615]
mem_trace=null
split=false
split_size=0
lifo=false
two_queue=false
prefetch_miss=false
prefetch_access=false
prefetcher_size=100
prefetch_past_page=false
prefetch_serial_squash=false
prefetch_latency=10
prefetch_degree=1
prefetch_policy=none
prefetch_cache_check_push=true
prefetch_use_cpu_id=true
prefetch_data_accesses_only=false

[ram]
type=BaseMemory
in_bus=toMemBus
latency=100
uncacheable_latency=1000
snarf_updates=true
do_writes=false
addr_range=[0,18446744073709551615]
hier=hier
compressed=false
mem_trace=null

[trace]
flags=
start=0
bufsize=0
file=cout
dump_on_exit=false
ignore=

[stats]
descriptions=true
project_name=test
simulation_name=test
simulation_sample=0
text_file=m5stats.txt
text_compat=true
mysql_db=
mysql_user=
mysql_password=
mysql_host=
events_start=-1
dump_reset=false
dump_cycle=0
dump_period=0
ignore_events=

[random]
seed=1

[exetrace]
speculative=false
print_cycle=true
print_opclass=true
print_thread=true
print_effaddr=true
print_data=true
print_iregs=false
print_fetchseq=false
print_cpseq=false

[debug]
// break_cycles not specified

[serialize]
dir=cpt.%012d
cycle=0
period=0
count=10

