// Seed: 160082332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input logic id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input uwire id_10,
    output logic id_11,
    output wor id_12,
    output tri id_13
    , id_17,
    input tri id_14,
    output tri0 id_15
);
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18
  );
  assign id_11 = id_3;
  final begin
    id_11 <= 1;
  end
  wire id_19;
  wire id_20;
  wire id_21;
  xnor (id_4, id_6, id_18, id_3, id_5, id_7, id_9, id_14, id_10, id_2, id_1, id_17);
endmodule
