/******************************************************************************
 * COPYRIGHT CRAY INC. ar_iommu_mmr_values.h
 * FILE: ar_iommu_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_IOMMU_MMR_VALUES_H_
#define _AR_IOMMU_MMR_VALUES_H_

/*
 *  AR IOMMU MMR VALUES DEFINES
 */
#define AR_NIC_IOMMU_CFG_TBL_CQ_RDMASK_QW0                     	0xfff7ffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WRTMASK_QW0                    	0xfff7ffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSTMASK_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSTDATA_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_XSMASK_QW0                     	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WSEMASK_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSEMASK_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_W1SMASK_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_W1CMASK_QW0                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WRSTMASK_QW0                   	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_HWWMASK_QW0                    	0xfff7ffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_HWRMASK_QW0                    	0xfff7ffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RDMASK_QW1                     	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WRTMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSTMASK_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSTDATA_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_XSMASK_QW1                     	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WSEMASK_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_RSEMASK_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_W1SMASK_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_W1CMASK_QW1                    	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_WRSTMASK_QW1                   	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_CQ_HWWMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_CQ_HWRMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RDMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_XSMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RDMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_XSMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWRMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RDMASK_QW2     	0x000000000003ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSTDATA_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_XSMASK_QW2     	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_RSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1SMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_W1CMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWWMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_HWRMASK_QW2    	0x000000000003ffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RDMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WRTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSTDATA_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_XSMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_W1SMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_W1CMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_HWWMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_HWRMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RDMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WRTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSTDATA_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_XSMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_RSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_W1SMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_W1CMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_HWWMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_RDMASK         	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_WRTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_RSTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_RSTDATA        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_XSMASK         	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_WSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_RSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_W1SMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_W1CMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_WRSTMASK       	0xffffffffffffffffull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_HWWMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_HWRMASK        	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RDMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTDATA_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_XSMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1SMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1CMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWWMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWRMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RDMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTDATA_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_XSMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1SMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1CMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRSTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWWMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWRMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RDMASK_QW2        	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRTMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSTDATA_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_XSMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WSEMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_RSEMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1SMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_W1CMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_WRSTMASK_QW2      	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWWMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_HWRMASK_QW2       	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RDMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WRTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSTDATA_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_XSMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_W1SMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_W1CMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WRSTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_HWWMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_HWRMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RDMASK_QW1       	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WRTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSTDATA_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_XSMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_RSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_W1SMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_W1CMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_WRSTMASK_QW1     	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_HWWMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_HWRMASK_QW1      	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_RDMASK            	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_WRTMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_RSTMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_RSTDATA           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_XSMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_WSEMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_RSEMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_W1SMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_W1CMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_WRSTMASK          	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_HWWMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_HWRMASK           	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RDMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTDATA_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_XSMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1SMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1CMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWWMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWRMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RDMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTDATA_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_XSMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1SMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1CMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRSTMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWWMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWRMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RDMASK_QW2    	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRTMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSTDATA_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_XSMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WSEMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_RSEMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1SMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_W1CMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_WRSTMASK_QW2  	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWWMASK_QW2   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_HWRMASK_QW2   	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RDMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WRTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSTDATA_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_XSMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WSEMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSEMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_W1SMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_W1CMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_HWWMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_HWRMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RDMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WRTMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSTMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSTDATA_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_XSMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WSEMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_RSEMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_W1SMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_W1CMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_WRSTMASK_QW1 	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_HWWMASK_QW1  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_HWRMASK_QW1  	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_RDMASK        	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_WRTMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_RSTMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_RSTDATA       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_XSMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_WSEMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_RSEMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_W1SMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_W1CMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_WRSTMASK      	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_HWWMASK       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_HWRMASK       	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RDMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTDATA_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_XSMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1SMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1CMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWWMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWRMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RDMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTDATA_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_XSMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1SMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1CMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRSTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWWMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWRMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RDMASK_QW2        	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRTMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSTDATA_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_XSMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WSEMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_RSEMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1SMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_W1CMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_WRSTMASK_QW2      	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWWMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_HWRMASK_QW2       	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RDMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WRTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSTDATA_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_XSMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_W1SMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_W1CMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WRSTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_HWWMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_HWRMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RDMASK_QW1       	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WRTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSTDATA_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_XSMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_RSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_W1SMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_W1CMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_WRSTMASK_QW1     	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_HWWMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_HWRMASK_QW1      	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_RDMASK            	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_WRTMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_RSTMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_RSTDATA           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_XSMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_WSEMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_RSEMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_W1SMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_W1CMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_WRSTMASK          	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_HWWMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_HWRMASK           	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RDMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTDATA_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_XSMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSEMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1SMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1CMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRSTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWWMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWRMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RDMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTDATA_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_XSMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSEMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1SMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1CMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRSTMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWWMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWRMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RDMASK_QW2       	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRTMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSTDATA_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_XSMASK_QW2       	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WSEMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_RSEMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1SMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_W1CMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_WRSTMASK_QW2     	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWWMASK_QW2      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_HWRMASK_QW2      	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RDMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WRTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSTDATA_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_XSMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WSEMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSEMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_W1SMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_W1CMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WRSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_HWWMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_HWRMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RDMASK_QW1      	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WRTMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSTMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSTDATA_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_XSMASK_QW1      	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WSEMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_RSEMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_W1SMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_W1CMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_WRSTMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_HWWMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_HWRMASK_QW1     	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_RDMASK           	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_WRTMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_RSTMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_RSTDATA          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_XSMASK           	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_WSEMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_RSEMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_W1SMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_W1CMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_WRSTMASK         	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_HWWMASK          	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_HWRMASK          	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RDMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_XSMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RDMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_XSMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWRMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RDMASK_QW2     	0x000000000003ffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSTDATA_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_XSMASK_QW2     	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_RSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1SMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_W1CMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWWMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_HWRMASK_QW2    	0x000000000003ffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RDMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WRTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSTDATA_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_XSMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_W1SMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_W1CMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_HWWMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_HWRMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RDMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WRTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSTDATA_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_XSMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_RSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_W1SMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_W1CMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_HWWMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_RDMASK         	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_WRTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_RSTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_RSTDATA        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_XSMASK         	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_WSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_RSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_W1SMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_W1CMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_WRSTMASK       	0xffffffffffffffffull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_HWWMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_HWRMASK        	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RDMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTDATA_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_XSMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1SMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1CMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWWMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWRMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RDMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTDATA_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_XSMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1SMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1CMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRSTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWWMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWRMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RDMASK_QW2         	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRTMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSTDATA_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_XSMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WSEMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_RSEMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1SMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_W1CMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_WRSTMASK_QW2       	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWWMASK_QW2        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_HWRMASK_QW2        	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RDMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WRTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSTDATA_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_XSMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSEMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_W1SMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_W1CMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WRSTMASK_QW0      	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_HWWMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_HWRMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RDMASK_QW1        	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WRTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSTMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSTDATA_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_XSMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_RSEMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_W1SMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_W1CMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_WRSTMASK_QW1      	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_HWWMASK_QW1       	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_HWRMASK_QW1       	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_RDMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_WRTMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_RSTMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_RSTDATA            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_XSMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_WSEMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_RSEMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_W1SMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_W1CMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_WRSTMASK           	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_HWWMASK            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_HWRMASK            	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RDMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWRMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RDMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSTDATA_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_XSMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_RSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1SMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_W1CMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_WRSTMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWWMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_HWRMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RDMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WRTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSTDATA_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_XSMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_W1SMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_W1CMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WRSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_HWWMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_HWRMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RDMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WRTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSTDATA_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_XSMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_RSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_W1SMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_W1CMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_WRSTMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_HWWMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_HWRMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_WRTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_HWWMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RDMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_XSMASK_QW0     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RDMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_XSMASK_QW1     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWRMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RDMASK_QW2     	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSTDATA_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_XSMASK_QW2     	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_RSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1SMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_W1CMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWWMASK_QW2    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_HWRMASK_QW2    	0x000000000003ffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RDMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WRTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSTDATA_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_XSMASK_QW0    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_W1SMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_W1CMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_HWWMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_HWRMASK_QW0   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RDMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WRTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSTDATA_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_XSMASK_QW1    	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_RSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_W1SMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_W1CMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_HWWMASK_QW1   	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RDMASK         	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_WRTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RSTMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RSTDATA        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_XSMASK         	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_WSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RSEMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_W1SMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_W1CMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_WRSTMASK       	0xffffffffffffffffull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_HWWMASK        	0x0000000000000000ull
#define AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_HWRMASK        	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RDMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTDATA_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_XSMASK_QW0             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSEMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1SMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1CMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWWMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWRMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RDMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTDATA_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_XSMASK_QW1             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSEMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1SMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1CMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWWMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWRMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RDMASK_QW2             	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSTDATA_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_XSMASK_QW2             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_RSEMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1SMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_W1CMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_WRSTMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWWMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_HWRMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RDMASK_QW1            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_WRSTMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_HWRMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_RDMASK                 	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_WRTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_RSTMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_RSTDATA                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_XSMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_WSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_RSEMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_W1SMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_W1CMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_WRSTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_HWWMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_HWRMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RDMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTDATA_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_XSMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1SMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1CMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWWMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWRMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RDMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTDATA_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_XSMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1SMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1CMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRSTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWWMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWRMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RDMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRTMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSTDATA_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_XSMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WSEMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_RSEMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1SMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_W1CMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_WRSTMASK_QW2         	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWWMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_HWRMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RDMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WRTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSTDATA_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_XSMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_W1SMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_W1CMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WRSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_HWWMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_HWRMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RDMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WRTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSTDATA_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_XSMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_RSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_W1SMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_W1CMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_WRSTMASK_QW1        	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_HWWMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_HWRMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_WRTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_HWWMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RDMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTDATA_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_XSMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1SMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1CMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWWMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWRMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RDMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTDATA_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_XSMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1SMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1CMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRSTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWWMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWRMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RDMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRTMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSTDATA_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_XSMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WSEMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_RSEMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1SMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_W1CMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_WRSTMASK_QW2        	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWWMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_HWRMASK_QW2         	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RDMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WRTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSTDATA_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_XSMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_W1SMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_W1CMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WRSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_HWWMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_HWRMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RDMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WRTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSTDATA_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_XSMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_RSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_W1SMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_W1CMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_WRSTMASK_QW1       	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_HWWMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_HWRMASK_QW1        	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_RDMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_WRTMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_RSTMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_RSTDATA             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_XSMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_WSEMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_RSEMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_W1SMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_W1CMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_WRSTMASK            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_HWWMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_HWRMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RDMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTDATA_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_XSMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSEMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1SMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1CMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWWMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWRMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RDMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTDATA_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_XSMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSEMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1SMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1CMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRSTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWWMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWRMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RDMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRTMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSTDATA_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_XSMASK_QW2          	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WSEMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_RSEMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1SMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_W1CMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_WRSTMASK_QW2        	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWWMASK_QW2         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_HWRMASK_QW2         	0x000000000003ffffull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RDMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WRTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSTMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSTDATA_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_XSMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSEMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_W1SMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_W1CMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WRSTMASK_QW0       	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_HWWMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_HWRMASK_QW0        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RDMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WRTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSTMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSTDATA_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_XSMASK_QW1         	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_RSEMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_W1SMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_W1CMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_WRSTMASK_QW1       	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_HWWMASK_QW1        	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_HWRMASK_QW1        	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_RDMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_WRTMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_RSTMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_RSTDATA             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_XSMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_WSEMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_RSEMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_W1SMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_W1CMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_WRSTMASK            	0xffffffffffffffffull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_HWWMASK             	0x0000000000000000ull
#define AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_HWRMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RDMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWRMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RDMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSTDATA_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_XSMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_RSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1SMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_W1CMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_WRSTMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWWMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_HWRMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RDMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WRTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSTDATA_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_XSMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_W1SMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_W1CMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WRSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_HWWMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_HWRMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RDMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WRTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSTDATA_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_XSMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_RSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_W1SMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_W1CMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_WRSTMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_HWWMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_HWRMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_WRTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_HWWMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RDMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTDATA_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_XSMASK_QW0            	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSEMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1SMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1CMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWWMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWRMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RDMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTDATA_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_XSMASK_QW1            	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSEMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1SMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1CMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWWMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWRMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RDMASK_QW2            	0x000000000003ffffull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSTDATA_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_XSMASK_QW2            	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_RSEMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1SMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_W1CMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_WRSTMASK_QW2          	0x000000000003ffffull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWWMASK_QW2           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_HWRMASK_QW2           	0x000000000003ffffull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RDMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WRTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSTMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSTDATA_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_XSMASK_QW0           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSEMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_W1SMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_W1CMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WRSTMASK_QW0         	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_HWWMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_HWRMASK_QW0          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RDMASK_QW1           	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WRTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSTMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSTDATA_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_XSMASK_QW1           	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_RSEMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_W1SMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_W1CMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_WRSTMASK_QW1         	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_HWWMASK_QW1          	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_HWRMASK_QW1          	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_WRTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_HWWMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_RDMASK                        	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_WRTMASK                       	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_RSTDATA                       	0x4000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_XSMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_TBL_TCR_WRSTMASK                      	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_HWWMASK                       	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_TBL_TCR_HWRMASK                       	0xffffffffffffffffull
#define AR_NIC_IOMMU_CFG_PARAMS_RDMASK                         	0xffffffff0000007full
#define AR_NIC_IOMMU_CFG_PARAMS_WRTMASK                        	0xffffffff0000007full
#define AR_NIC_IOMMU_CFG_PARAMS_RSTMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_RSTDATA                        	0x0000800000000078ull
#define AR_NIC_IOMMU_CFG_PARAMS_XSMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_WSEMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_RSEMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_W1SMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_W1CMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_WRSTMASK                       	0xffffffff0000007eull
#define AR_NIC_IOMMU_CFG_PARAMS_HWWMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_PARAMS_HWRMASK                        	0xffffffff0000007full
#define AR_NIC_IOMMU_CFG_CRDTS_RDMASK                          	0x000000000000ffffull
#define AR_NIC_IOMMU_CFG_CRDTS_WRTMASK                         	0x000000000000ffffull
#define AR_NIC_IOMMU_CFG_CRDTS_RSTMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_RSTDATA                         	0x0000000000001004ull
#define AR_NIC_IOMMU_CFG_CRDTS_XSMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_WSEMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_RSEMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_W1SMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_W1CMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_WRSTMASK                        	0x000000000000ffffull
#define AR_NIC_IOMMU_CFG_CRDTS_HWWMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CRDTS_HWRMASK                         	0x000000000000ffffull
#define AR_NIC_IOMMU_CFG_CQ_RDMASK                             	0xfffffffff00003ffull
#define AR_NIC_IOMMU_CFG_CQ_WRTMASK                            	0xfffffffff00003ffull
#define AR_NIC_IOMMU_CFG_CQ_RSTMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_RSTDATA                            	0x0001000000000007ull
#define AR_NIC_IOMMU_CFG_CQ_XSMASK                             	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_WSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_RSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_W1SMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_W1CMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_WRSTMASK                           	0xfffffffff00003ffull
#define AR_NIC_IOMMU_CFG_CQ_HWWMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQ_HWRMASK                            	0xfffffffff00003ffull
#define AR_NIC_IOMMU_CFG_CQRP_RDMASK                           	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQRP_WRTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_RSTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_RSTDATA                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_XSMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_WSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_RSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_W1SMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_W1CMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_WRSTMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_HWWMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQRP_HWRMASK                          	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQWP_RDMASK                           	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQWP_WRTMASK                          	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQWP_RSTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_RSTDATA                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_XSMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_WSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_RSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_W1SMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_W1CMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_WRSTMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_HWWMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQWP_HWRMASK                          	0x00000000000001f0ull
#define AR_NIC_IOMMU_CFG_CQR_RDMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_WRTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_RSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_RSTDATA                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_XSMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_WSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_RSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_W1SMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_W1CMASK                           	0x000000000000000full
#define AR_NIC_IOMMU_CFG_CQR_WRSTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_HWWMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_CQR_HWRMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RDMASK                           	0xfdffffffffffffffull
#define AR_NIC_IOMMU_CFG_ELOG_WRTMASK                          	0xfdffffffffffffffull
#define AR_NIC_IOMMU_CFG_ELOG_RSTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RSTDATA                          	0x0100000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_XSMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RSEMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_W1SMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_W1CMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WRSTMASK                         	0xfdffffffffffffffull
#define AR_NIC_IOMMU_CFG_ELOG_HWWMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_HWRMASK                          	0xfdffffffffffffffull
#define AR_NIC_IOMMU_CFG_ELOG_RP_RDMASK                        	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_WRTMASK                       	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_XSMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_WRSTMASK                      	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_HWWMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_RP_HWRMASK                       	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_RDMASK                        	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_WRTMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_XSMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_WRSTMASK                      	0x00000000000ffff0ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_HWWMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_CFG_ELOG_WP_HWRMASK                       	0x00000000000ffff0ull
#define AR_NIC_IOMMU_STS_RDMASK                                	0x0000000000ffffffull
#define AR_NIC_IOMMU_STS_WRTMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_RSTMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_RSTDATA                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_XSMASK                                	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_WSEMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_RSEMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_W1SMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_W1CMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_WRSTMASK                              	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_HWWMASK                               	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_HWRMASK                               	0x0000000000ffffffull
#define AR_NIC_IOMMU_STS_CQ_RDMASK                             	0xffffffff000fffffull
#define AR_NIC_IOMMU_STS_CQ_WRTMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_RSTMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_RSTDATA                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_XSMASK                             	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_WSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_RSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_W1SMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_W1CMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_WRSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_HWWMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_STS_CQ_HWRMASK                            	0xffffffff000fffffull
#define AR_NIC_IOMMU_ERR_FLG_RDMASK                            	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FLG_WRTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_RSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_RSTDATA                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_XSMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_WSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_RSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_W1SMASK                           	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FLG_W1CMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_WRSTMASK                          	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FLG_HWWMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FLG_HWRMASK                           	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_CLR_RDMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_WRTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_RSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_RSTDATA                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_XSMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_WSEMASK                           	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_CLR_RSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_W1SMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_W1CMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_WRSTMASK                          	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_CLR_HWWMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CLR_HWRMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RDMASK                        	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_HSS_MSK_WRTMASK                       	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSTDATA                       	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_HSS_MSK_XSMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_WRSTMASK                      	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_HSS_MSK_HWWMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_HSS_MSK_HWRMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_RDMASK                         	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_OS_MSK_WRTMASK                        	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_OS_MSK_RSTMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_RSTDATA                        	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_OS_MSK_XSMASK                         	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_WSEMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_RSEMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_W1SMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_W1CMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_WRSTMASK                       	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_OS_MSK_HWWMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_OS_MSK_HWRMASK                        	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RDMASK                      	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_WRTMASK                     	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSTMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSTDATA                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_XSMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_WSEMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_RSEMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_W1SMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_W1CMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_WRSTMASK                    	0x000000000fffffffull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_HWWMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_FIRST_FLG_HWRMASK                     	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_RDMASK                       	0x0000000fff00fffcull
#define AR_NIC_IOMMU_ERR_INFO_TCR_WRTMASK                      	0x0000000fff00fffcull
#define AR_NIC_IOMMU_ERR_INFO_TCR_RSTMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_RSTDATA                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_XSMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_WSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_RSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_W1SMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_W1CMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TCR_WRSTMASK                     	0x0000000fff00fffcull
#define AR_NIC_IOMMU_ERR_INFO_TCR_HWWMASK                      	0x0000000fff00fffcull
#define AR_NIC_IOMMU_ERR_INFO_TCR_HWRMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_RDMASK                       	0x0000001fff01fff0ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_WRTMASK                      	0x0000001fff01fff0ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_RSTMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_RSTDATA                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_XSMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_WSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_RSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_W1SMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_W1CMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_WRSTMASK                     	0x0000001fff01fff0ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_HWWMASK                      	0x0000001fff01fff0ull
#define AR_NIC_IOMMU_ERR_INFO_TRB_HWRMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_RDMASK                   	0x0000007f7f07f7f0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_WRTMASK                  	0x0000007f7f07f7f0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_RSTMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_RSTDATA                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_XSMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_WSEMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_RSEMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_W1SMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_W1CMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_WRSTMASK                 	0x0000007f7f07f7f0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_HWWMASK                  	0x0000007f7f07f7f0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_TAG_HWRMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_RDMASK                  	0x000003ffff3ffff0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_WRTMASK                 	0x000003ffff3ffff0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_RSTMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_RSTDATA                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_XSMASK                  	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_WSEMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_RSEMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_W1SMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_W1CMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_WRSTMASK                	0x000003ffff3ffff0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_HWWMASK                 	0x000003ffff3ffff0ull
#define AR_NIC_IOMMU_ERR_INFO_PTC_DATA_HWRMASK                 	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_RDMASK                       	0x0000003fff03fffcull
#define AR_NIC_IOMMU_ERR_INFO_CQR_WRTMASK                      	0x0000003fff03fffcull
#define AR_NIC_IOMMU_ERR_INFO_CQR_RSTMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_RSTDATA                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_XSMASK                       	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_WSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_RSEMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_W1SMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_W1CMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CQR_WRSTMASK                     	0x0000003fff03fffcull
#define AR_NIC_IOMMU_ERR_INFO_CQR_HWWMASK                      	0x0000003fff03fffcull
#define AR_NIC_IOMMU_ERR_INFO_CQR_HWRMASK                      	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_WRTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_HWWMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_WRTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_HWWMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_WRTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_HWWMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_RDMASK                	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_WRTMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_RSTMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_RSTDATA               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_XSMASK                	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_WSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_RSEMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_W1SMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_W1CMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_WRSTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_HWWMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_HWRMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_RDMASK               	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_WRTMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_RSTMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_RSTDATA              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_XSMASK               	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_WSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_RSEMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_W1SMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_W1CMASK              	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_WRSTMASK             	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_HWWMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_HWRMASK              	0xffffffffffffffffull
#define AR_NIC_IOMMU_ERR_PF_RDMASK                             	0x000000000000ffffull
#define AR_NIC_IOMMU_ERR_PF_WRTMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_RSTMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_RSTDATA                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_XSMASK                             	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_WSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_RSEMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_W1SMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_W1CMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_WRSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_HWWMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_PF_HWRMASK                            	0x000000000000ffffull
#define AR_NIC_IOMMU_ERR_CPF_RDMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_WRTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_RSTMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_RSTDATA                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_XSMASK                            	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_WSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_RSEMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_W1SMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_W1CMASK                           	0x000000000000ffffull
#define AR_NIC_IOMMU_ERR_CPF_WRSTMASK                          	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_HWWMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_ERR_CPF_HWRMASK                           	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RDMASK                    	0x000007ff00ff00ffull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_WRTMASK                   	0x000007ff00ff00ffull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RSTMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RSTDATA                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_XSMASK                    	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_WSEMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_RSEMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_W1SMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_W1CMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_WRSTMASK                  	0x000007ff00ff00ffull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_HWWMASK                   	0x0000000000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_MISC_HWRMASK                   	0x000007ff00ff00f7ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RDMASK                    	0x000007ffffff0fffull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_WRTMASK                   	0x000007ffffff0fffull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RSTMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RSTDATA                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_XSMASK                    	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_WSEMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RSEMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_W1SMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_W1CMASK                   	0x0000000000000000ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_WRSTMASK                  	0x000007ffffff0fffull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_HWWMASK                   	0x0000000000000008ull
#define AR_NIC_IOMMU_DBG_ERRINJ_PTEC_HWRMASK                   	0x000007ffffff0ff7ull

#endif
