/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jun  1 13:00:47 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUInt32> INST_ctrld2e;
  MOD_Reg<tUInt32> INST_ctrle2m;
  MOD_Reg<tUInt32> INST_ctrlm2w_m_ehrReg;
  MOD_Wire<tUInt32> INST_ctrlm2w_m_ignored_wires_0;
  MOD_Wire<tUInt32> INST_ctrlm2w_m_ignored_wires_1;
  MOD_Reg<tUInt8> INST_ctrlm2w_m_virtual_reg_0;
  MOD_Reg<tUInt8> INST_ctrlm2w_m_virtual_reg_1;
  MOD_Wire<tUInt32> INST_ctrlm2w_m_wires_0;
  MOD_Wire<tUInt32> INST_ctrlm2w_m_wires_1;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_Reg<tUInt8> INST_dEpoch;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirectToDecode_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirectToDecode_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirectToDecode_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirectToDecode_full_wires_2;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_Reg<tUInt32> INST_forwardinge2m;
  MOD_Reg<tUInt32> INST_forwardingm2w_m_ehrReg;
  MOD_Wire<tUInt32> INST_forwardingm2w_m_ignored_wires_0;
  MOD_Wire<tUInt32> INST_forwardingm2w_m_ignored_wires_1;
  MOD_Reg<tUInt8> INST_forwardingm2w_m_virtual_reg_0;
  MOD_Reg<tUInt8> INST_forwardingm2w_m_virtual_reg_1;
  MOD_Wire<tUInt32> INST_forwardingm2w_m_wires_0;
  MOD_Wire<tUInt32> INST_forwardingm2w_m_wires_1;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_IF_ctrle2m_96_BIT_17_99_THEN_ctrle2m_96_BITS_1_ETC___d904;
  tUInt8 DEF_IF_ctrle2m_96_BIT_17_99_THEN_ctrle2m_96_BITS_1_ETC___d919;
  tUInt8 DEF_val_regWrite__h24327;
  tUInt8 DEF_NOT_ctrlm2w_m_virtual_reg_1_read__88_89_AND_IF_ETC___d924;
  tUInt8 DEF_ctrle2m_96_BIT_19_97_AND_NOT_IF_ctrle2m_96_BIT_ETC___d925;
  tUInt8 DEF_NOT_ctrle2m_96_BIT_19_97_98_OR_IF_ctrle2m_96_B_ETC___d903;
  tUInt8 DEF_IF_ctrlm2w_m_virtual_reg_1_read__88_OR_IF_ctrl_ETC___d892;
  tUInt8 DEF_NOT_ctrlm2w_m_virtual_reg_1_read__88_89_AND_IF_ETC___d909;
  tUInt8 DEF_ctrle2m_96_BIT_19___d897;
  tUInt8 DEF_IF_ctrle2m_96_BIT_17_99_THEN_ctrle2m_96_BITS_1_ETC___d901;
  tUInt8 DEF_ctrle2m_96_BIT_19_97_AND_NOT_IF_ctrle2m_96_BIT_ETC___d914;
  tUInt8 DEF_f2d_data_0_89_BIT_0_90_EQ_dEpoch_91___d492;
  tUInt8 DEF_NOT_f2d_data_0_89_BIT_0_90_EQ_dEpoch_91_92___d493;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read__ETC___d481;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_2_read____d475;
  tUInt8 DEF_execRedirectToDecode_empty_virtual_reg_1_read____d476;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__36_OR_e_ETC___d242;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d237;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d236;
  tUWide DEF_exec___d932;
  tUWide DEF_d2e_data_0_50_BITS_268_TO_258_62_CONCAT_d2e_da_ETC___d887;
  tUInt32 DEF_pc__h38714;
  tUInt32 DEF_ppc__h38715;
  tUInt32 DEF_csrVal__h38713;
  tUWide DEF_d2e_data_0___d850;
  tUWide DEF_f2d_data_0___d489;
  tUWide DEF_e2m_data_0___d994;
  tUInt32 DEF_forwardingm2w_m_ehrReg___d233;
  tUInt32 DEF_x__h48123;
  tUInt32 DEF_ctrlm2w_m_wires_0_wget____d139;
  tUInt32 DEF_ctrlm2w_m_ehrReg___d141;
  tUInt32 DEF_ctrle2m___d896;
  tUInt8 DEF_forwardingm2w_m_virtual_reg_1_read____d910;
  tUInt8 DEF_ctrlm2w_m_wires_0_whas____d138;
  tUInt8 DEF_m2w_full_wires_0_whas____d129;
  tUInt8 DEF_m2w_full_wires_0_wget____d130;
  tUInt8 DEF_m2w_full_ehrReg__h23288;
  tUInt8 DEF_m2w_empty_ehrReg__h22165;
  tUInt8 DEF_e2m_full_wires_0_whas____d109;
  tUInt8 DEF_e2m_full_wires_0_wget____d110;
  tUInt8 DEF_e2m_full_ehrReg__h19724;
  tUInt8 DEF_e2m_empty_ehrReg__h18601;
  tUInt8 DEF_d2e_full_wires_0_whas____d89;
  tUInt8 DEF_d2e_full_wires_0_wget____d90;
  tUInt8 DEF_d2e_full_ehrReg__h16160;
  tUInt8 DEF_d2e_empty_ehrReg__h15037;
  tUInt8 DEF_f2d_full_wires_0_whas____d69;
  tUInt8 DEF_f2d_full_wires_0_wget____d70;
  tUInt8 DEF_f2d_full_ehrReg__h12596;
  tUInt8 DEF_f2d_empty_ehrReg__h11473;
  tUInt8 DEF_execRedirectToDecode_full_ehrReg__h9032;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirectToDecode_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirectToDecode_empty_ehrReg__h7909;
  tUInt8 DEF_execRedirect_full_ehrReg__h4669;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3546;
  tUInt8 DEF_eEpoch__h38708;
  tUInt8 DEF_dEpoch__h31555;
  tUInt8 DEF_csrf_started____d251;
  tUInt32 DEF_rVal1__h38716;
  tUInt32 DEF_rVal2__h38717;
  tUInt8 DEF_x__h24591;
  tUInt8 DEF_x__h24594;
  tUInt8 DEF_e2m_data_0_94_BITS_88_TO_85___d995;
  tUInt8 DEF_exec_32_BIT_1___d933;
  tUInt8 DEF__read_regWrite__h24291;
  tUInt8 DEF_e2m_data_0_94_BITS_88_TO_85_95_EQ_2___d996;
  tUInt32 DEF_rVal1___1__h39894;
  tUInt32 DEF_IF_forwardingm2w_m_wires_0_whas__31_THEN_forwa_ETC___d234;
  tUInt8 DEF_IF_ctrlm2w_m_wires_0_whas__38_THEN_ctrlm2w_m_w_ETC___d188;
  tUInt8 DEF_IF_d2e_data_0_50_BIT_245_70_THEN_d2e_data_0_50_ETC___d872;
  tUInt8 DEF_IF_d2e_data_0_50_BIT_251_67_THEN_d2e_data_0_50_ETC___d869;
  tUInt8 DEF_IF_ctrle2m_96_BIT_17_99_THEN_ctrle2m_96_BITS_1_ETC___d902;
  tUInt8 DEF_e2m_data_0_94_BITS_88_TO_85_95_EQ_3___d998;
  tUInt8 DEF_d2e_data_0_50_BIT_96_51_EQ_eEpoch_52___d853;
  tUInt8 DEF_ctrle2m_96_BIT_19_97_AND_NOT_IF_ctrle2m_96_BIT_ETC___d913;
  tUInt8 DEF_NOT_ctrlm2w_m_virtual_reg_1_read__88_89_AND_IF_ETC___d895;
  tUWide DEF_d2e_data_0_50_BIT_251_67_CONCAT_IF_d2e_data_0__ETC___d886;
  tUWide DEF_d2e_data_0_50_BIT_239_74_CONCAT_IF_d2e_data_0__ETC___d885;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execRedirectToDecode_empty_wires_0_whas__9__ETC___d42;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUWide DEF_decode___d517;
  tUWide DEF_m2w_data_0___d1066;
  tUInt32 DEF_x__h43800;
  tUInt32 DEF_x__h42856;
  tUInt32 DEF_ctrld2e___d510;
  tUWide DEF_exec_32_BITS_65_TO_0___d970;
  tUWide DEF_f2d_data_0_89_BITS_64_TO_0___d833;
  tUInt8 DEF_x__h24735;
  tUInt8 DEF_x__h24873;
  tUInt8 DEF_ctrlm2w_m_ehrReg_41_BIT_17___d177;
  tUInt8 DEF_ctrlm2w_m_ehrReg_41_BIT_11___d194;
  tUInt8 DEF_ctrlm2w_m_ehrReg_41_BIT_5___d210;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas_THEN_execR_ETC___d6;
  tUInt8 DEF_x__h33973;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__29_THEN_m2w_full_wir_ETC___d132;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__19_THEN_m2w_empty_w_ETC___d122;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__09_THEN_e2m_full_wir_ETC___d112;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__9_THEN_e2m_empty_wi_ETC___d102;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__9_THEN_d2e_full_wire_ETC___d92;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__9_THEN_d2e_empty_wi_ETC___d82;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__9_THEN_f2d_full_wire_ETC___d72;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__9_THEN_f2d_empty_wi_ETC___d62;
  tUInt8 DEF_IF_execRedirectToDecode_full_wires_0_whas__9_T_ETC___d52;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUWide DEF_decode_17_BITS_107_TO_97_19_CONCAT_decode_17_B_ETC___d841;
  tUWide DEF_decode_17_BIT_96_04_CONCAT_IF_decode_17_BIT_96_ETC___d832;
  tUWide DEF_IF_decode_17_BIT_90_18_THEN_rf_rd1_IF_decode_1_ETC___d840;
  tUWide DEF_iMem_req_pc_55_64_CONCAT_pc_55_CONCAT_pc_55_PL_ETC___d474;
  tUWide DEF_decode_17_BIT_84_23_CONCAT_IF_decode_17_BIT_84_ETC___d831;
  tUWide DEF_exec_32_BITS_88_TO_85_62_CONCAT_exec_32_BIT_84_ETC___d972;
  tUWide DEF_exec_32_BIT_78_67_CONCAT_IF_exec_32_BIT_78_67__ETC___d971;
  tUWide DEF_e2m_data_0_94_BITS_88_TO_85_95_CONCAT_e2m_data_ETC___d1031;
  tUWide DEF_e2m_data_0_94_BIT_78_025_CONCAT_IF_e2m_data_0__ETC___d1030;
  tUWide DEF_decode_17_BIT_65_24_CONCAT_IF_decode_17_BIT_65_ETC___d830;
  tUWide DEF_dMemInit_request_put_BIT_64_087_CONCAT_IF_dMem_ETC___d1090;
  tUWide DEF_NOT_e2m_data_0_94_BITS_88_TO_85_95_EQ_2_96_012_ETC___d1019;
  tUWide DEF_iMemInit_request_put_BIT_64_083_CONCAT_IF_iMem_ETC___d1086;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_execRedirectToDecode_data_0_canonicalize();
  void RL_execRedirectToDecode_empty_canonicalize();
  void RL_execRedirectToDecode_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_ctrlm2w_m_canonicalize();
  void RL_forwardingm2w_m_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
