//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Mon Aug 19 11:40:31 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\ccc_0\liu_gpio_sb_1_sb_ccc_0_fccc.v "
// file 6 "\d:\libero_tests\liu_gpio_1\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\fabosc_0\liu_gpio_sb_1_sb_fabosc_0_osc.v "
// file 8 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb_mss\liu_gpio_sb_1_sb_mss_syn.v "
// file 9 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb_mss\liu_gpio_sb_1_sb_mss.v "
// file 10 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v "
// file 11 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 12 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 13 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\clock_gen.v "
// file 14 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\rx_async.v "
// file 15 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\tx_async.v "
// file 16 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v "
// file 17 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v "
// file 18 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\coreuartapb_0_0\rtl\vlog\core\coreuartapb.v "
// file 19 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 20 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 21 "\d:\libero_tests\liu_gpio_1\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 22 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1_sb\liu_gpio_sb_1_sb.v "
// file 23 "\d:\libero_tests\liu_gpio_1\component\work\liu_gpio_sb_1\liu_gpio_sb_1.v "
// file 24 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 25 "\d:\libero_tests\liu_gpio_1\designer\liu_gpio_sb_1\synthesis.fdc "
// file 26 "\d:/libero_tests/liu_gpio_1/designer/liu_gpio_sb_1/synthesis.fdc "

`timescale 100 ps/100 ps
module LIU_GPIO_SB_1_sb_CCC_0_FCCC (
  LOCK,
  GL0_INST_1z,
  CLK0_PAD
)
;
output LOCK ;
output GL0_INST_1z ;
input CLK0_PAD ;
wire LOCK ;
wire GL0_INST_1z ;
wire CLK0_PAD ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:39
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007F98000045574000718C6318C2318C1DC00404041C0061F;
defparam CCC_INST.VCOFREQUENCY=700.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  PRDATA_m2,
  CoreAPB3_0_APBmslave0_PADDR_0,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave1_PSELx
)
;
output [31:8] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:8] PRDATA_m2 ;
input CoreAPB3_0_APBmslave0_PADDR_0 ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave1_PSELx ;
wire CoreAPB3_0_APBmslave0_PADDR_0 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire GND ;
wire VCC ;
// @19:91
  CFG4 \PRDATA[30]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[30]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA[30] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[14]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[14]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA[14] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[29]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[29]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA[29] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[13]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[13]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA[13] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[15]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[15]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA[15] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[16]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[16]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA[16] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[18]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[18]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA[18] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[19]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[19]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA[19] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[22]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[22]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA[22] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[24]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[24]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA[24] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[8]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[8]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[26]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[26]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA[26] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[10]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[10]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA[10] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[28]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[28]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA[28] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[11]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[11]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA[11] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[12]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[12]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA[12] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[27]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[27]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA[27] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[17]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[17]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA[17] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[9]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[9]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[20]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[20]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA[20] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[21]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[21]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA[21] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[23]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[23]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA[23] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[25]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[25]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA[25] .INIT=16'h2000;
// @19:91
  CFG4 \PRDATA[31]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(PRDATA_m2[31]),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA[31] .INIT=16'h2000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  CoreAPB3_0_APBmslave0_PADDR_1,
  CoreAPB3_0_APBmslave0_PADDR_0,
  CoreAPB3_0_APBmslave0_PADDR_4,
  PRDATA_m2,
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_0_APBmslave0_PSELx,
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  i26_mux,
  CoreAPB3_0_APBmslave1_PSELx
)
;
input CoreAPB3_0_APBmslave0_PADDR_1 ;
input CoreAPB3_0_APBmslave0_PADDR_0 ;
input CoreAPB3_0_APBmslave0_PADDR_4 ;
input [31:8] PRDATA_m2 ;
output [31:8] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
output CoreAPB3_0_APBmslave0_PSELx ;
input LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output i26_mux ;
output CoreAPB3_0_APBmslave1_PSELx ;
wire CoreAPB3_0_APBmslave0_PADDR_1 ;
wire CoreAPB3_0_APBmslave0_PADDR_0 ;
wire CoreAPB3_0_APBmslave0_PADDR_4 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire i26_mux ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire iPSELS_raw_2_adflt_Z ;
wire GND ;
wire VCC ;
// @21:267
  CFG3 iPSELS_raw_2_adflt (
	.A(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]),
	.B(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]),
	.C(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]),
	.Y(iPSELS_raw_2_adflt_Z)
);
defparam iPSELS_raw_2_adflt.INIT=8'h01;
  CFG3 \iPSELS_RNI0C828[1]  (
	.A(CoreAPB3_0_APBmslave0_PADDR_1),
	.B(CoreAPB3_0_APBmslave0_PADDR_0),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(i26_mux)
);
defparam \iPSELS_RNI0C828[1] .INIT=8'h70;
// @21:265
  CFG3 \iPSELS[1]  (
	.A(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(iPSELS_raw_2_adflt_Z),
	.C(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.Y(CoreAPB3_0_APBmslave1_PSELx)
);
defparam \iPSELS[1] .INIT=8'h80;
// @21:265
  CFG3 \iPSELS[0]  (
	.A(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(iPSELS_raw_2_adflt_Z),
	.C(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.Y(CoreAPB3_0_APBmslave0_PSELx)
);
defparam \iPSELS[0] .INIT=8'h08;
// @21:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:8]),
	.PRDATA_m2(PRDATA_m2[31:8]),
	.CoreAPB3_0_APBmslave0_PADDR_0(CoreAPB3_0_APBmslave0_PADDR_4),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreGPIO_Z2 (
  CoreAPB3_0_APBmslave0_PRDATA,
  PRDATA_m2,
  CoreAPB3_0_APBmslave0_PADDR,
  GPIO_OUT_c,
  CoreAPB3_0_APBmslave0_PWDATA,
  GPIO_IN_c,
  CoreAPB3_0_APBmslave0_PENABLE,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave0_PWRITE,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
output [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
output [31:8] PRDATA_m2 ;
input [7:0] CoreAPB3_0_APBmslave0_PADDR ;
output [31:0] GPIO_OUT_c ;
input [31:0] CoreAPB3_0_APBmslave0_PWDATA ;
input [31:0] GPIO_IN_c ;
input CoreAPB3_0_APBmslave0_PENABLE ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [31:0] gpin1;
wire [31:0] gpin2;
wire [31:0] gpin3;
wire [31:0] INTR_reg;
wire [3:3] INTR_reg_48;
wire [2:2] INTR_reg_35;
wire [1:1] INTR_reg_22;
wire [0:0] INTR_reg_9;
wire [18:18] INTR_reg_243;
wire [17:17] INTR_reg_230;
wire [16:16] INTR_reg_217;
wire [15:15] INTR_reg_204;
wire [14:14] INTR_reg_191;
wire [13:13] INTR_reg_178;
wire [12:12] INTR_reg_165;
wire [11:11] INTR_reg_152;
wire [10:10] INTR_reg_139;
wire [9:9] INTR_reg_126;
wire [8:8] INTR_reg_113;
wire [7:7] INTR_reg_100;
wire [6:6] INTR_reg_87;
wire [5:5] INTR_reg_74;
wire [4:4] INTR_reg_61;
wire [31:31] INTR_reg_412;
wire [30:30] INTR_reg_399;
wire [29:29] INTR_reg_386;
wire [28:28] INTR_reg_373;
wire [27:27] INTR_reg_360;
wire [26:26] INTR_reg_347;
wire [25:25] INTR_reg_334;
wire [24:24] INTR_reg_321;
wire [23:23] INTR_reg_308;
wire [22:22] INTR_reg_295;
wire [21:21] INTR_reg_282;
wire [20:20] INTR_reg_269;
wire [19:19] INTR_reg_256;
wire [31:0] edge_both;
wire [30:30] edge_both_399_iv_i;
wire [31:31] edge_both_412_iv_i;
wire [15:15] edge_both_204_iv_i;
wire [16:16] edge_both_217_iv_i;
wire [17:17] edge_both_230_iv_i;
wire [18:18] edge_both_243_iv_i;
wire [19:19] edge_both_256_iv_i;
wire [20:20] edge_both_269_iv_i;
wire [21:21] edge_both_282_iv_i;
wire [22:22] edge_both_295_iv_i;
wire [23:23] edge_both_308_iv_i;
wire [24:24] edge_both_321_iv_i;
wire [25:25] edge_both_334_iv_i;
wire [26:26] edge_both_347_iv_i;
wire [27:27] edge_both_360_iv_i;
wire [28:28] edge_both_373_iv_i;
wire [29:29] edge_both_386_iv_i;
wire [0:0] edge_both_9_iv_i;
wire [1:1] edge_both_22_iv_i;
wire [2:2] edge_both_35_iv_i;
wire [3:3] edge_both_48_iv_i;
wire [4:4] edge_both_61_iv_i;
wire [5:5] edge_both_74_iv_i;
wire [6:6] edge_both_87_iv_i;
wire [7:7] edge_both_100_iv_i;
wire [8:8] edge_both_113_iv_i;
wire [9:9] edge_both_126_iv_i;
wire [10:10] edge_both_139_iv_i;
wire [11:11] edge_both_152_iv_i;
wire [12:12] edge_both_165_iv_i;
wire [13:13] edge_both_178_iv_i;
wire [14:14] edge_both_191_iv_i;
wire [31:0] edge_neg;
wire [17:17] edge_neg_230_iv_i;
wire [18:18] edge_neg_243_iv_i;
wire [19:19] edge_neg_256_iv_i;
wire [20:20] edge_neg_269_iv_i;
wire [21:21] edge_neg_282_iv_i;
wire [22:22] edge_neg_295_iv_i;
wire [23:23] edge_neg_308_iv_i;
wire [24:24] edge_neg_321_iv_i;
wire [25:25] edge_neg_334_iv_i;
wire [26:26] edge_neg_347_iv_i;
wire [27:27] edge_neg_360_iv_i;
wire [28:28] edge_neg_373_iv_i;
wire [29:29] edge_neg_386_iv_i;
wire [30:30] edge_neg_399_iv_i;
wire [31:31] edge_neg_412_iv_i;
wire [2:2] edge_neg_35_iv_i;
wire [3:3] edge_neg_48_iv_i;
wire [4:4] edge_neg_61_iv_i;
wire [5:5] edge_neg_74_iv_i;
wire [6:6] edge_neg_87_iv_i;
wire [7:7] edge_neg_100_iv_i;
wire [8:8] edge_neg_113_iv_i;
wire [9:9] edge_neg_126_iv_i;
wire [10:10] edge_neg_139_iv_i;
wire [11:11] edge_neg_152_iv_i;
wire [12:12] edge_neg_165_iv_i;
wire [13:13] edge_neg_178_iv_i;
wire [14:14] edge_neg_191_iv_i;
wire [15:15] edge_neg_204_iv_i;
wire [16:16] edge_neg_217_iv_i;
wire [31:0] edge_pos;
wire [19:19] edge_pos_256_iv_i;
wire [20:20] edge_pos_269_iv_i;
wire [21:21] edge_pos_282_iv_i;
wire [22:22] edge_pos_295_iv_i;
wire [23:23] edge_pos_308_iv_i;
wire [24:24] edge_pos_321_iv_i;
wire [25:25] edge_pos_334_iv_i;
wire [26:26] edge_pos_347_iv_i;
wire [27:27] edge_pos_360_iv_i;
wire [28:28] edge_pos_373_iv_i;
wire [29:29] edge_pos_386_iv_i;
wire [30:30] edge_pos_399_iv_i;
wire [31:31] edge_pos_412_iv_i;
wire [0:0] edge_neg_9_iv_i;
wire [1:1] edge_neg_22_iv_i;
wire [4:4] edge_pos_61_iv_i;
wire [5:5] edge_pos_74_iv_i;
wire [6:6] edge_pos_87_iv_i;
wire [7:7] edge_pos_100_iv_i;
wire [8:8] edge_pos_113_iv_i;
wire [9:9] edge_pos_126_iv_i;
wire [10:10] edge_pos_139_iv_i;
wire [11:11] edge_pos_152_iv_i;
wire [12:12] edge_pos_165_iv_i;
wire [13:13] edge_pos_178_iv_i;
wire [14:14] edge_pos_191_iv_i;
wire [15:15] edge_pos_204_iv_i;
wire [16:16] edge_pos_217_iv_i;
wire [17:17] edge_pos_230_iv_i;
wire [18:18] edge_pos_243_iv_i;
wire [31:0] GPOUT_reg;
wire [0:0] edge_pos_9_iv_i;
wire [1:1] edge_pos_22_iv_i;
wire [2:2] edge_pos_35_iv_i;
wire [3:3] edge_pos_48_iv_i;
wire [7:0] CONFIG_reg_9_;
wire [7:0] CONFIG_reg_10_;
wire [7:0] CONFIG_reg_7_;
wire [7:0] CONFIG_reg_8_;
wire [7:0] CONFIG_reg_5_;
wire [7:0] CONFIG_reg_6_;
wire [7:0] CONFIG_reg_3_;
wire [7:0] CONFIG_reg_4_;
wire [7:0] CONFIG_reg_1_;
wire [7:0] CONFIG_reg_2_;
wire [7:0] CONFIG_reg_25_;
wire [7:0] CONFIG_reg_0_;
wire [7:0] CONFIG_reg_23_;
wire [7:0] CONFIG_reg_24_;
wire [7:0] CONFIG_reg_22_;
wire [7:0] CONFIG_reg_20_;
wire [7:0] CONFIG_reg_21_;
wire [7:0] CONFIG_reg_18_;
wire [7:0] CONFIG_reg_19_;
wire [7:0] CONFIG_reg_16_;
wire [7:0] CONFIG_reg_17_;
wire [7:0] CONFIG_reg_14_;
wire [7:0] CONFIG_reg_15_;
wire [7:0] CONFIG_reg_12_;
wire [7:0] CONFIG_reg_13_;
wire [7:0] CONFIG_reg_31_;
wire [7:0] CONFIG_reg_11_;
wire [7:0] CONFIG_reg_29_;
wire [7:0] CONFIG_reg_30_;
wire [7:0] CONFIG_reg_28_;
wire [7:0] CONFIG_reg_26_;
wire [7:0] CONFIG_reg_27_;
wire [7:0] CONFIG_reg_o_2_31_1_co1_10;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_22_S;
wire [7:0] CONFIG_reg_o_2;
wire [7:0] CONFIG_reg_o_2_31_1_0_y21;
wire [7:0] CONFIG_reg_o_2_31_1_0_y9;
wire [7:0] CONFIG_reg_o_2_31_1_co0_10;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_21_S;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_21_Y;
wire [7:0] CONFIG_reg_o_2_31_1_co1_9;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_20_S;
wire [7:0] CONFIG_reg_o_2_31_1_y3_0;
wire [7:0] CONFIG_reg_o_2_31_1_y1_0;
wire [7:0] CONFIG_reg_o_2_31_1_y0_8;
wire [7:0] CONFIG_reg_o_2_31_1_co0_9;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_19_S;
wire [7:0] CONFIG_reg_o_2_31_1_y5_0;
wire [7:0] CONFIG_reg_o_2_31_1_y7_0;
wire [7:0] CONFIG_reg_o_2_31_1_co1_8;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_18_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_7;
wire [7:0] CONFIG_reg_o_2_31_1_co0_8;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_17_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_7;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_16_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_6;
wire [7:0] CONFIG_reg_o_2_31_1_co0_7;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_15_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_6;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_14_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_5;
wire [7:0] CONFIG_reg_o_2_31_1_co0_6;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_13_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_5;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_12_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_4;
wire [7:0] CONFIG_reg_o_2_31_1_co0_5;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_11_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_4;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_10_S;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_10_Y;
wire [7:0] CONFIG_reg_o_2_31_1_co0_4;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_9_S;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_9_Y;
wire [7:0] CONFIG_reg_o_2_31_1_co1_3;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_8_S;
wire [7:0] CONFIG_reg_o_2_31_1_0_y3;
wire [7:0] CONFIG_reg_o_2_31_1_0_y1;
wire [7:0] CONFIG_reg_o_2_31_1_y0_3;
wire [7:0] CONFIG_reg_o_2_31_1_co0_3;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_7_S;
wire [7:0] CONFIG_reg_o_2_31_1_0_y5;
wire [7:0] CONFIG_reg_o_2_31_1_0_y7;
wire [7:0] CONFIG_reg_o_2_31_1_co1_2;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_6_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_2;
wire [7:0] CONFIG_reg_o_2_31_1_co0_2;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_5_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_1;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_4_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_1;
wire [7:0] CONFIG_reg_o_2_31_1_co0_1;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_3_S;
wire [7:0] CONFIG_reg_o_2_31_1_co1_0;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_2_S;
wire [7:0] CONFIG_reg_o_2_31_1_y0_0;
wire [7:0] CONFIG_reg_o_2_31_1_co0_0;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_1_S;
wire [7:0] CONFIG_reg_o_2_31_1_0_co1;
wire [7:0] CONFIG_reg_o_2_31_1_wmux_0_S;
wire [7:0] CONFIG_reg_o_2_31_1_0_y0;
wire [7:0] CONFIG_reg_o_2_31_1_0_co0;
wire [7:0] CONFIG_reg_o_2_31_1_0_wmux_S;
wire [28:28] INTR_reg_373_2_1_1;
wire [28:28] INTR_reg_373_2_1;
wire [28:28] INTR_reg_373_2;
wire [9:9] INTR_reg_126_2_1_1;
wire [9:9] INTR_reg_126_2_1;
wire [9:9] INTR_reg_126_2;
wire [6:6] INTR_reg_87_2_1_1;
wire [6:6] INTR_reg_87_2_1;
wire [6:6] INTR_reg_87_2;
wire [21:21] INTR_reg_282_2_1_1;
wire [21:21] INTR_reg_282_2_1;
wire [21:21] INTR_reg_282_2;
wire [31:31] INTR_reg_412_2_1_1;
wire [31:31] INTR_reg_412_2_1;
wire [31:31] INTR_reg_412_2;
wire [4:4] INTR_reg_61_2_1_1;
wire [4:4] INTR_reg_61_2_1;
wire [4:4] INTR_reg_61_2;
wire [30:30] INTR_reg_399_2_1_1;
wire [30:30] INTR_reg_399_2_1;
wire [30:30] INTR_reg_399_2;
wire [29:29] INTR_reg_386_2;
wire [3:3] INTR_reg_48_2;
wire [15:15] INTR_reg_204_2;
wire [26:26] INTR_reg_347_2;
wire [2:2] INTR_reg_35_2;
wire [22:22] INTR_reg_295_2;
wire [7:7] INTR_reg_100_2;
wire [13:13] INTR_reg_178_2;
wire [23:23] INTR_reg_308_2;
wire [18:18] INTR_reg_243_2;
wire [27:27] INTR_reg_360_2;
wire [11:11] INTR_reg_152_2;
wire [20:20] INTR_reg_269_2;
wire [0:0] INTR_reg_9_2;
wire [19:19] INTR_reg_256_2;
wire [10:10] INTR_reg_139_2;
wire [25:25] INTR_reg_334_2;
wire [12:12] INTR_reg_165_2;
wire [1:1] INTR_reg_22_2;
wire [16:16] INTR_reg_217_2;
wire [14:14] INTR_reg_191_2;
wire [24:24] INTR_reg_321_2;
wire [8:8] INTR_reg_113_2;
wire [17:17] INTR_reg_230_2;
wire [5:5] PRDATA_m1_2;
wire [5:5] un1_LIU_GPIO_SB_1_sb_0_1;
wire [31:0] PRDATA_m2_2_Z;
wire [7:0] PRDATA_m2_1_Z;
wire VCC ;
wire GND ;
wire edge_both_2_sqmuxa_367_i_Z ;
wire edge_both_2_sqmuxa_366_i_Z ;
wire edge_both_2_sqmuxa_346_i_Z ;
wire edge_both_2_sqmuxa_361_i_Z ;
wire edge_both_2_sqmuxa_368_i_Z ;
wire edge_both_2_sqmuxa_352_i_Z ;
wire edge_both_2_sqmuxa_351_i_Z ;
wire edge_both_2_sqmuxa_350_i_Z ;
wire edge_both_2_sqmuxa_i_Z ;
wire edge_both_2_sqmuxa_373_i_Z ;
wire edge_both_2_sqmuxa_358_i_Z ;
wire edge_both_2_sqmuxa_369_i_Z ;
wire edge_both_2_sqmuxa_372_i_Z ;
wire edge_both_2_sqmuxa_371_i_Z ;
wire edge_both_2_sqmuxa_370_i_Z ;
wire edge_both_2_sqmuxa_355_i_Z ;
wire edge_both_2_sqmuxa_344_i_Z ;
wire edge_both_2_sqmuxa_357_i_Z ;
wire edge_both_2_sqmuxa_356_i_Z ;
wire edge_both_2_sqmuxa_348_i_Z ;
wire edge_both_2_sqmuxa_354_i_Z ;
wire edge_both_2_sqmuxa_353_i_Z ;
wire N_64 ;
wire edge_both_2_sqmuxa_364_i_Z ;
wire edge_both_2_sqmuxa_363_i_Z ;
wire edge_both_2_sqmuxa_349_i_Z ;
wire edge_both_2_sqmuxa_362_i_Z ;
wire edge_both_2_sqmuxa_360_i_Z ;
wire edge_both_2_sqmuxa_359_i_Z ;
wire edge_both_2_sqmuxa_345_i_Z ;
wire edge_both_2_sqmuxa_374_i_Z ;
wire edge_both_2_sqmuxa_347_i_Z ;
wire edge_neg_2_sqmuxa_333_i_Z ;
wire edge_neg_2_sqmuxa_332_i_Z ;
wire edge_neg_2_sqmuxa_318_i_Z ;
wire edge_neg_2_sqmuxa_337_i_Z ;
wire edge_neg_2_sqmuxa_329_i_Z ;
wire edge_neg_2_sqmuxa_328_i_Z ;
wire edge_neg_2_sqmuxa_327_i_Z ;
wire edge_neg_2_sqmuxa_340_i_Z ;
wire edge_neg_2_sqmuxa_339_i_Z ;
wire edge_neg_2_sqmuxa_338_i_Z ;
wire edge_neg_2_sqmuxa_317_i_Z ;
wire edge_neg_2_sqmuxa_335_i_Z ;
wire edge_neg_2_sqmuxa_336_i_Z ;
wire edge_neg_2_sqmuxa_324_i_Z ;
wire edge_neg_2_sqmuxa_331_i_Z ;
wire edge_neg_2_sqmuxa_321_i_Z ;
wire edge_neg_2_sqmuxa_320_i_Z ;
wire edge_neg_2_sqmuxa_319_i_Z ;
wire N_62 ;
wire edge_neg_2_sqmuxa_i_Z ;
wire edge_neg_2_sqmuxa_316_i_Z ;
wire edge_neg_2_sqmuxa_315_i_Z ;
wire edge_neg_2_sqmuxa_313_i_Z ;
wire edge_neg_2_sqmuxa_326_i_Z ;
wire edge_neg_2_sqmuxa_325_i_Z ;
wire edge_neg_2_sqmuxa_342_i_Z ;
wire edge_neg_2_sqmuxa_343_i_Z ;
wire edge_neg_2_sqmuxa_341_i_Z ;
wire edge_neg_2_sqmuxa_330_i_Z ;
wire edge_neg_2_sqmuxa_334_i_Z ;
wire edge_pos_2_sqmuxa_298_i_Z ;
wire edge_pos_2_sqmuxa_296_i_Z ;
wire edge_pos_2_sqmuxa_309_i_Z ;
wire edge_pos_2_sqmuxa_308_i_Z ;
wire edge_pos_2_sqmuxa_307_i_Z ;
wire edge_pos_2_sqmuxa_297_i_Z ;
wire edge_pos_2_sqmuxa_305_i_Z ;
wire edge_pos_2_sqmuxa_304_i_Z ;
wire edge_pos_2_sqmuxa_303_i_Z ;
wire edge_pos_2_sqmuxa_293_i_Z ;
wire edge_pos_2_sqmuxa_302_i_Z ;
wire edge_pos_2_sqmuxa_301_i_Z ;
wire edge_pos_2_sqmuxa_300_i_Z ;
wire edge_neg_2_sqmuxa_323_i_Z ;
wire edge_neg_2_sqmuxa_322_i_Z ;
wire edge_pos_2_sqmuxa_285_i_Z ;
wire N_60 ;
wire edge_pos_2_sqmuxa_283_i_Z ;
wire edge_pos_2_sqmuxa_282_i_Z ;
wire edge_pos_2_sqmuxa_295_i_Z ;
wire edge_pos_2_sqmuxa_294_i_Z ;
wire edge_pos_2_sqmuxa_286_i_Z ;
wire edge_pos_2_sqmuxa_292_i_Z ;
wire edge_pos_2_sqmuxa_291_i_Z ;
wire edge_pos_2_sqmuxa_290_i_Z ;
wire edge_pos_2_sqmuxa_289_i_Z ;
wire edge_pos_2_sqmuxa_288_i_Z ;
wire edge_pos_2_sqmuxa_310_i_Z ;
wire edge_pos_2_sqmuxa_311_i_Z ;
wire edge_pos_2_sqmuxa_306_i_Z ;
wire GPOUT_reg_0_sqmuxa ;
wire edge_pos_2_sqmuxa_i_Z ;
wire edge_pos_2_sqmuxa_299_i_Z ;
wire edge_pos_2_sqmuxa_287_i_Z ;
wire edge_pos_2_sqmuxa_312_i_Z ;
wire CONFIG_reg_9_2 ;
wire CONFIG_reg_10_2 ;
wire CONFIG_reg_7_2 ;
wire CONFIG_reg_8_2 ;
wire CONFIG_reg_5_2 ;
wire CONFIG_reg_6_2 ;
wire CONFIG_reg_3_2 ;
wire CONFIG_reg_4_2 ;
wire CONFIG_reg_1_2 ;
wire CONFIG_reg_2_2 ;
wire CONFIG_reg_25_2 ;
wire CONFIG_reg_0_2 ;
wire CONFIG_reg_23_2 ;
wire CONFIG_reg_24_2 ;
wire CONFIG_reg_22_2 ;
wire CONFIG_reg_20_2 ;
wire CONFIG_reg_21_2 ;
wire CONFIG_reg_18_2 ;
wire CONFIG_reg_19_2 ;
wire CONFIG_reg_16_2 ;
wire CONFIG_reg_17_2 ;
wire CONFIG_reg_14_2 ;
wire CONFIG_reg_15_2 ;
wire CONFIG_reg_12_2 ;
wire CONFIG_reg_13_2 ;
wire CONFIG_reg_31_2 ;
wire CONFIG_reg_11_2 ;
wire CONFIG_reg_29_2 ;
wire CONFIG_reg_30_2 ;
wire CONFIG_reg_28_2 ;
wire CONFIG_reg_26_2 ;
wire CONFIG_reg_27_2 ;
wire N_57 ;
wire N_135 ;
wire N_148 ;
wire N_84 ;
wire PRDATA_ss0_i ;
wire N_821_2 ;
wire N_90 ;
wire N_1087_2 ;
wire N_1129_2 ;
wire N_919_2 ;
wire N_779_2 ;
wire N_1157_2 ;
wire N_793_2 ;
wire un20_intr_2_1 ;
wire un104_intr_2_1 ;
wire un32_intr_2_1 ;
wire un212_intr_2_1 ;
wire un188_intr_2_1 ;
wire un308_intr_2_1 ;
wire un128_intr_2_1 ;
wire un248_intr_2_1 ;
wire un200_intr_2_1 ;
wire un92_intr_2_1 ;
wire un356_intr_2_1 ;
wire un152_intr_2_1 ;
wire un296_intr_2_1 ;
wire un320_intr_2_1 ;
wire un284_intr_2_1 ;
wire un176_intr_2_1 ;
wire un224_intr_2_1 ;
wire un44_intr_2_1 ;
wire un272_intr_2_1 ;
wire un236_intr_2_1 ;
wire un164_intr_2_1 ;
wire un332_intr_2_1 ;
wire un140_intr_2_1 ;
wire N_1872 ;
wire N_1871 ;
wire N_93 ;
wire N_1858 ;
wire un368_GPIN_reg ;
wire edge_pos823 ;
wire edge_neg763 ;
wire edge_both763 ;
wire edge_pos391 ;
wire edge_neg363 ;
wire un176_intr_sn_N_8_mux ;
wire edge_both363 ;
wire edge_both163 ;
wire edge_neg163 ;
wire edge_pos175 ;
wire un176_GPIN_reg ;
wire un356_GPIN_reg ;
wire edge_pos796 ;
wire edge_neg738 ;
wire un356_intr_sn_N_8_mux ;
wire edge_both738 ;
wire un164_GPIN_reg ;
wire edge_pos364 ;
wire edge_neg338 ;
wire un164_intr_sn_N_8_mux ;
wire edge_both338 ;
wire N_91_i ;
wire edge_pos148 ;
wire edge_neg138 ;
wire un188_GPIN_reg ;
wire un188_intr_sn_N_8_mux ;
wire un200_GPIN_reg ;
wire un200_intr_sn_N_8_mux ;
wire edge_pos13 ;
wire edge_neg13 ;
wire edge_both13 ;
wire un212_intr_sn_N_8_mux ;
wire un20_intr_sn_N_8_mux ;
wire un224_GPIN_reg ;
wire edge_neg463 ;
wire un224_intr_sn_N_8_mux ;
wire edge_both463 ;
wire un236_GPIN_reg ;
wire edge_pos526 ;
wire edge_neg488 ;
wire un236_intr_sn_N_8_mux ;
wire edge_both488 ;
wire un44_intr_sn_N_8_mux ;
wire un248_intr_sn_N_8_mux ;
wire un272_GPIN_reg ;
wire edge_pos607 ;
wire edge_neg563 ;
wire un272_intr_sn_N_8_mux ;
wire edge_both563 ;
wire un284_intr_sn_N_8_mux ;
wire edge_pos202 ;
wire edge_neg188 ;
wire edge_both188 ;
wire edge_pos445 ;
wire edge_neg413 ;
wire edge_both413 ;
wire edge_pos715 ;
wire edge_neg663 ;
wire edge_both663 ;
wire un32_intr_sn_N_8_mux ;
wire edge_pos283 ;
wire edge_neg263 ;
wire edge_both263 ;
wire edge_pos94 ;
wire edge_neg88 ;
wire edge_both88 ;
wire un308_intr_sn_N_8_mux ;
wire un104_GPIN_reg ;
wire un296_GPIN_reg ;
wire edge_pos661 ;
wire edge_neg613 ;
wire un296_intr_sn_N_8_mux ;
wire edge_both613 ;
wire edge_pos229 ;
wire edge_neg213 ;
wire un104_intr_sn_N_8_mux ;
wire edge_both213 ;
wire un128_GPIN_reg ;
wire un320_GPIN_reg ;
wire un320_intr_sn_N_8_mux ;
wire un128_intr_sn_N_8_mux ;
wire un140_GPIN_reg ;
wire un344_GPIN_reg ;
wire edge_pos742 ;
wire edge_neg688 ;
wire un332_intr_sn_N_8_mux ;
wire edge_both688 ;
wire edge_pos310 ;
wire edge_neg288 ;
wire un140_intr_sn_N_8_mux ;
wire edge_both288 ;
wire un152_GPIN_reg ;
wire edge_pos769 ;
wire edge_neg713 ;
wire edge_pos337 ;
wire edge_neg313 ;
wire edge_both313 ;
wire un20_GPIN_reg ;
wire un212_GPIN_reg ;
wire un332_GPIN_reg ;
wire edge_pos472 ;
wire edge_neg438 ;
wire edge_both438 ;
wire edge_pos40 ;
wire edge_neg38 ;
wire edge_both38 ;
wire un80_GPIN_reg ;
wire un92_GPIN_reg ;
wire un92_intr_sn_N_8_mux ;
wire un9_intr_sn_N_8_mux ;
wire un152_intr_sn_N_8_mux ;
wire edge_both238 ;
wire edge_neg238 ;
wire edge_pos256 ;
wire edge_both113 ;
wire edge_neg113 ;
wire edge_pos121 ;
wire edge_both63 ;
wire edge_neg63 ;
wire edge_pos67 ;
wire edge_both638 ;
wire edge_neg638 ;
wire edge_pos688 ;
wire edge_both588 ;
wire edge_neg588 ;
wire edge_pos634 ;
wire edge_both538 ;
wire edge_neg538 ;
wire edge_pos580 ;
wire edge_both513 ;
wire edge_neg513 ;
wire edge_pos553 ;
wire edge_pos499 ;
wire edge_both388 ;
wire edge_neg388 ;
wire edge_pos418 ;
wire edge_both788 ;
wire edge_neg788 ;
wire edge_pos850 ;
wire edge_both713 ;
wire un380_GPIN_reg ;
wire un308_GPIN_reg ;
wire un284_GPIN_reg ;
wire un260_GPIN_reg ;
wire un248_GPIN_reg ;
wire un116_GPIN_reg ;
wire un68_GPIN_reg ;
wire un56_GPIN_reg ;
wire un44_GPIN_reg ;
wire un32_GPIN_reg ;
wire un9_GPIN_reg ;
wire CONFIG_reg_2_2_0_a2_2 ;
wire un68_intr_u_0_a2_0_2 ;
wire N_1210_3 ;
wire N_961_2 ;
wire N_877_2 ;
wire N_933_2 ;
wire N_891_2 ;
wire N_1199_2 ;
wire N_975_2 ;
wire N_1031_2 ;
wire N_1171_2 ;
wire N_1017_2 ;
wire N_1115_2 ;
wire N_835_2 ;
wire N_849_2 ;
wire N_1073_2 ;
wire N_989_2 ;
wire N_1059_2 ;
wire N_1213_2 ;
wire N_947_2 ;
wire N_905_2 ;
wire N_807_2 ;
wire N_92_2 ;
wire N_1101_2 ;
wire N_1045_2 ;
wire N_863_2 ;
wire N_1185_2 ;
wire N_1003_2 ;
wire N_1042 ;
wire N_1112 ;
wire N_1056 ;
wire N_832 ;
wire N_1070 ;
wire N_846 ;
wire N_1098 ;
wire N_874 ;
wire N_860 ;
wire N_1182 ;
wire N_888 ;
wire N_902 ;
wire N_930 ;
wire N_1168 ;
wire N_944 ;
wire N_958 ;
wire N_1196 ;
wire N_972 ;
wire N_986 ;
wire N_1000 ;
wire N_1028 ;
wire N_804 ;
wire N_1014 ;
wire N_92_1 ;
wire N_94 ;
wire N_1867 ;
wire N_87 ;
wire N_1863 ;
wire N_143 ;
wire N_125 ;
wire N_142 ;
wire N_88 ;
wire N_961 ;
wire N_877 ;
wire N_933 ;
wire N_891 ;
wire N_1199 ;
wire N_975 ;
wire N_1031 ;
wire N_1171 ;
wire N_1017 ;
wire N_1115 ;
wire N_835 ;
wire N_849 ;
wire N_1073 ;
wire N_989 ;
wire N_1059 ;
wire N_1213 ;
wire N_947 ;
wire N_905 ;
wire N_807 ;
wire N_1101 ;
wire N_1045 ;
wire N_863 ;
wire N_1185 ;
wire N_1003 ;
wire N_131 ;
// @10:297
  SLE \xhdl1.GEN_BITS[4].gpin1[4]  (
	.Q(gpin1[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[3].gpin1[3]  (
	.Q(gpin1[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[2].gpin1[2]  (
	.Q(gpin1[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[1].gpin1[1]  (
	.Q(gpin1[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[0].gpin1[0]  (
	.Q(gpin1[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[19].gpin1[19]  (
	.Q(gpin1[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[18].gpin1[18]  (
	.Q(gpin1[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[17].gpin1[17]  (
	.Q(gpin1[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[16].gpin1[16]  (
	.Q(gpin1[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[15].gpin1[15]  (
	.Q(gpin1[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[14].gpin1[14]  (
	.Q(gpin1[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[13].gpin1[13]  (
	.Q(gpin1[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[12].gpin1[12]  (
	.Q(gpin1[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[11].gpin1[11]  (
	.Q(gpin1[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[10].gpin1[10]  (
	.Q(gpin1[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[9].gpin1[9]  (
	.Q(gpin1[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[8].gpin1[8]  (
	.Q(gpin1[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[7].gpin1[7]  (
	.Q(gpin1[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[6].gpin1[6]  (
	.Q(gpin1[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[5].gpin1[5]  (
	.Q(gpin1[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[2].gpin2[2]  (
	.Q(gpin2[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[1].gpin2[1]  (
	.Q(gpin2[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[0].gpin2[0]  (
	.Q(gpin2[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[31].gpin1[31]  (
	.Q(gpin1[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[30].gpin1[30]  (
	.Q(gpin1[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[29].gpin1[29]  (
	.Q(gpin1[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[28].gpin1[28]  (
	.Q(gpin1[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[27].gpin1[27]  (
	.Q(gpin1[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[26].gpin1[26]  (
	.Q(gpin1[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[25].gpin1[25]  (
	.Q(gpin1[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[24].gpin1[24]  (
	.Q(gpin1[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[23].gpin1[23]  (
	.Q(gpin1[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[22].gpin1[22]  (
	.Q(gpin1[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[21].gpin1[21]  (
	.Q(gpin1[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[20].gpin1[20]  (
	.Q(gpin1[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(GPIO_IN_c[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[17].gpin2[17]  (
	.Q(gpin2[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[16].gpin2[16]  (
	.Q(gpin2[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[15].gpin2[15]  (
	.Q(gpin2[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[14].gpin2[14]  (
	.Q(gpin2[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[13].gpin2[13]  (
	.Q(gpin2[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[12].gpin2[12]  (
	.Q(gpin2[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[11].gpin2[11]  (
	.Q(gpin2[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[10].gpin2[10]  (
	.Q(gpin2[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[9].gpin2[9]  (
	.Q(gpin2[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[8].gpin2[8]  (
	.Q(gpin2[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[7].gpin2[7]  (
	.Q(gpin2[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[6].gpin2[6]  (
	.Q(gpin2[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[5].gpin2[5]  (
	.Q(gpin2[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[4].gpin2[4]  (
	.Q(gpin2[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[3].gpin2[3]  (
	.Q(gpin2[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[31].gpin2[31]  (
	.Q(gpin2[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[30].gpin2[30]  (
	.Q(gpin2[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[29].gpin2[29]  (
	.Q(gpin2[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[28].gpin2[28]  (
	.Q(gpin2[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[27].gpin2[27]  (
	.Q(gpin2[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[26].gpin2[26]  (
	.Q(gpin2[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[25].gpin2[25]  (
	.Q(gpin2[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[24].gpin2[24]  (
	.Q(gpin2[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[23].gpin2[23]  (
	.Q(gpin2[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[22].gpin2[22]  (
	.Q(gpin2[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[21].gpin2[21]  (
	.Q(gpin2[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[20].gpin2[20]  (
	.Q(gpin2[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[19].gpin2[19]  (
	.Q(gpin2[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:297
  SLE \xhdl1.GEN_BITS[18].gpin2[18]  (
	.Q(gpin2[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin1[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[9].gpin3[9]  (
	.Q(gpin3[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[8].gpin3[8]  (
	.Q(gpin3[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[7].gpin3[7]  (
	.Q(gpin3[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[6].gpin3[6]  (
	.Q(gpin3[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[5].gpin3[5]  (
	.Q(gpin3[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[4].gpin3[4]  (
	.Q(gpin3[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[3].gpin3[3]  (
	.Q(gpin3[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[2].gpin3[2]  (
	.Q(gpin3[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[1].gpin3[1]  (
	.Q(gpin3[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[0].gpin3[0]  (
	.Q(gpin3[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[24].gpin3[24]  (
	.Q(gpin3[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[23].gpin3[23]  (
	.Q(gpin3[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[22].gpin3[22]  (
	.Q(gpin3[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[21].gpin3[21]  (
	.Q(gpin3[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[20].gpin3[20]  (
	.Q(gpin3[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[19].gpin3[19]  (
	.Q(gpin3[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[18].gpin3[18]  (
	.Q(gpin3[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[17].gpin3[17]  (
	.Q(gpin3[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[16].gpin3[16]  (
	.Q(gpin3[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[15].gpin3[15]  (
	.Q(gpin3[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[14].gpin3[14]  (
	.Q(gpin3[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[13].gpin3[13]  (
	.Q(gpin3[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[12].gpin3[12]  (
	.Q(gpin3[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[11].gpin3[11]  (
	.Q(gpin3[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[10].gpin3[10]  (
	.Q(gpin3[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[31].gpin3[31]  (
	.Q(gpin3[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[30].gpin3[30]  (
	.Q(gpin3[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[29].gpin3[29]  (
	.Q(gpin3[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[28].gpin3[28]  (
	.Q(gpin3[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[27].gpin3[27]  (
	.Q(gpin3[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[26].gpin3[26]  (
	.Q(gpin3[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:310
  SLE \xhdl1.GEN_BITS[25].gpin3[25]  (
	.Q(gpin3[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(gpin2[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]  (
	.Q(INTR_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_48[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]  (
	.Q(INTR_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_35[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]  (
	.Q(INTR_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_22[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]  (
	.Q(INTR_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_9[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[18].APB_32.INTR_reg[18]  (
	.Q(INTR_reg[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_243[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[17].APB_32.INTR_reg[17]  (
	.Q(INTR_reg[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_230[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[16].APB_32.INTR_reg[16]  (
	.Q(INTR_reg[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_217[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[15].APB_32.INTR_reg[15]  (
	.Q(INTR_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_204[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[14].APB_32.INTR_reg[14]  (
	.Q(INTR_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_191[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[13].APB_32.INTR_reg[13]  (
	.Q(INTR_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_178[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[12].APB_32.INTR_reg[12]  (
	.Q(INTR_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_165[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[11].APB_32.INTR_reg[11]  (
	.Q(INTR_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_152[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[10].APB_32.INTR_reg[10]  (
	.Q(INTR_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_139[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[9].APB_32.INTR_reg[9]  (
	.Q(INTR_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_126[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[8].APB_32.INTR_reg[8]  (
	.Q(INTR_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_113[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]  (
	.Q(INTR_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_100[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]  (
	.Q(INTR_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_87[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]  (
	.Q(INTR_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_74[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]  (
	.Q(INTR_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_61[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[31].APB_32.INTR_reg[31]  (
	.Q(INTR_reg[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_412[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[30].APB_32.INTR_reg[30]  (
	.Q(INTR_reg[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_399[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[29].APB_32.INTR_reg[29]  (
	.Q(INTR_reg[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_386[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[28].APB_32.INTR_reg[28]  (
	.Q(INTR_reg[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_373[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[27].APB_32.INTR_reg[27]  (
	.Q(INTR_reg[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_360[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[26].APB_32.INTR_reg[26]  (
	.Q(INTR_reg[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_347[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[25].APB_32.INTR_reg[25]  (
	.Q(INTR_reg[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_334[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[24].APB_32.INTR_reg[24]  (
	.Q(INTR_reg[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_321[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[23].APB_32.INTR_reg[23]  (
	.Q(INTR_reg[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_308[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[22].APB_32.INTR_reg[22]  (
	.Q(INTR_reg[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_295[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[21].APB_32.INTR_reg[21]  (
	.Q(INTR_reg[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_282[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[20].APB_32.INTR_reg[20]  (
	.Q(INTR_reg[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_269[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:476
  SLE \xhdl1.GEN_BITS[19].APB_32.INTR_reg[19]  (
	.Q(INTR_reg[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(INTR_reg_256[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[30].APB_32.edge_both[30]  (
	.Q(edge_both[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_399_iv_i[30]),
	.EN(edge_both_2_sqmuxa_367_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[31].APB_32.edge_both[31]  (
	.Q(edge_both[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_412_iv_i[31]),
	.EN(edge_both_2_sqmuxa_366_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[15].APB_32.edge_both[15]  (
	.Q(edge_both[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_204_iv_i[15]),
	.EN(edge_both_2_sqmuxa_346_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[16].APB_32.edge_both[16]  (
	.Q(edge_both[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_217_iv_i[16]),
	.EN(edge_both_2_sqmuxa_361_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[17].APB_32.edge_both[17]  (
	.Q(edge_both[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_230_iv_i[17]),
	.EN(edge_both_2_sqmuxa_368_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[18].APB_32.edge_both[18]  (
	.Q(edge_both[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_243_iv_i[18]),
	.EN(edge_both_2_sqmuxa_352_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[19].APB_32.edge_both[19]  (
	.Q(edge_both[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_256_iv_i[19]),
	.EN(edge_both_2_sqmuxa_351_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[20].APB_32.edge_both[20]  (
	.Q(edge_both[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_269_iv_i[20]),
	.EN(edge_both_2_sqmuxa_350_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[21].APB_32.edge_both[21]  (
	.Q(edge_both[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_282_iv_i[21]),
	.EN(edge_both_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[22].APB_32.edge_both[22]  (
	.Q(edge_both[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_295_iv_i[22]),
	.EN(edge_both_2_sqmuxa_373_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[23].APB_32.edge_both[23]  (
	.Q(edge_both[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_308_iv_i[23]),
	.EN(edge_both_2_sqmuxa_358_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[24].APB_32.edge_both[24]  (
	.Q(edge_both[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_321_iv_i[24]),
	.EN(edge_both_2_sqmuxa_369_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[25].APB_32.edge_both[25]  (
	.Q(edge_both[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_334_iv_i[25]),
	.EN(edge_both_2_sqmuxa_372_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[26].APB_32.edge_both[26]  (
	.Q(edge_both[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_347_iv_i[26]),
	.EN(edge_both_2_sqmuxa_371_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[27].APB_32.edge_both[27]  (
	.Q(edge_both[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_360_iv_i[27]),
	.EN(edge_both_2_sqmuxa_370_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[28].APB_32.edge_both[28]  (
	.Q(edge_both[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_373_iv_i[28]),
	.EN(edge_both_2_sqmuxa_355_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[29].APB_32.edge_both[29]  (
	.Q(edge_both[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_386_iv_i[29]),
	.EN(edge_both_2_sqmuxa_344_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_both[0]  (
	.Q(edge_both[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_9_iv_i[0]),
	.EN(edge_both_2_sqmuxa_357_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_both[1]  (
	.Q(edge_both[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_22_iv_i[1]),
	.EN(edge_both_2_sqmuxa_356_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[2].APB_32.edge_both[2]  (
	.Q(edge_both[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_35_iv_i[2]),
	.EN(edge_both_2_sqmuxa_348_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[3].APB_32.edge_both[3]  (
	.Q(edge_both[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_48_iv_i[3]),
	.EN(edge_both_2_sqmuxa_354_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[4].APB_32.edge_both[4]  (
	.Q(edge_both[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_61_iv_i[4]),
	.EN(edge_both_2_sqmuxa_353_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[5].APB_32.edge_both[5]  (
	.Q(edge_both[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_74_iv_i[5]),
	.EN(N_64),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[6].APB_32.edge_both[6]  (
	.Q(edge_both[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_87_iv_i[6]),
	.EN(edge_both_2_sqmuxa_364_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[7].APB_32.edge_both[7]  (
	.Q(edge_both[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_100_iv_i[7]),
	.EN(edge_both_2_sqmuxa_363_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[8].APB_32.edge_both[8]  (
	.Q(edge_both[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_113_iv_i[8]),
	.EN(edge_both_2_sqmuxa_349_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[9].APB_32.edge_both[9]  (
	.Q(edge_both[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_126_iv_i[9]),
	.EN(edge_both_2_sqmuxa_362_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[10].APB_32.edge_both[10]  (
	.Q(edge_both[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_139_iv_i[10]),
	.EN(edge_both_2_sqmuxa_360_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[11].APB_32.edge_both[11]  (
	.Q(edge_both[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_152_iv_i[11]),
	.EN(edge_both_2_sqmuxa_359_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[12].APB_32.edge_both[12]  (
	.Q(edge_both[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_165_iv_i[12]),
	.EN(edge_both_2_sqmuxa_345_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[13].APB_32.edge_both[13]  (
	.Q(edge_both[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_178_iv_i[13]),
	.EN(edge_both_2_sqmuxa_374_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:456
  SLE \xhdl1.GEN_BITS[14].APB_32.edge_both[14]  (
	.Q(edge_both[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_both_191_iv_i[14]),
	.EN(edge_both_2_sqmuxa_347_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[17].APB_32.edge_neg[17]  (
	.Q(edge_neg[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_230_iv_i[17]),
	.EN(edge_neg_2_sqmuxa_333_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[18].APB_32.edge_neg[18]  (
	.Q(edge_neg[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_243_iv_i[18]),
	.EN(edge_neg_2_sqmuxa_332_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[19].APB_32.edge_neg[19]  (
	.Q(edge_neg[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_256_iv_i[19]),
	.EN(edge_neg_2_sqmuxa_318_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[20].APB_32.edge_neg[20]  (
	.Q(edge_neg[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_269_iv_i[20]),
	.EN(edge_neg_2_sqmuxa_337_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[21].APB_32.edge_neg[21]  (
	.Q(edge_neg[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_282_iv_i[21]),
	.EN(edge_neg_2_sqmuxa_329_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[22].APB_32.edge_neg[22]  (
	.Q(edge_neg[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_295_iv_i[22]),
	.EN(edge_neg_2_sqmuxa_328_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[23].APB_32.edge_neg[23]  (
	.Q(edge_neg[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_308_iv_i[23]),
	.EN(edge_neg_2_sqmuxa_327_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[24].APB_32.edge_neg[24]  (
	.Q(edge_neg[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_321_iv_i[24]),
	.EN(edge_neg_2_sqmuxa_340_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[25].APB_32.edge_neg[25]  (
	.Q(edge_neg[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_334_iv_i[25]),
	.EN(edge_neg_2_sqmuxa_339_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[26].APB_32.edge_neg[26]  (
	.Q(edge_neg[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_347_iv_i[26]),
	.EN(edge_neg_2_sqmuxa_338_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[27].APB_32.edge_neg[27]  (
	.Q(edge_neg[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_360_iv_i[27]),
	.EN(edge_neg_2_sqmuxa_317_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[28].APB_32.edge_neg[28]  (
	.Q(edge_neg[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_373_iv_i[28]),
	.EN(edge_neg_2_sqmuxa_335_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[29].APB_32.edge_neg[29]  (
	.Q(edge_neg[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_386_iv_i[29]),
	.EN(edge_neg_2_sqmuxa_336_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[30].APB_32.edge_neg[30]  (
	.Q(edge_neg[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_399_iv_i[30]),
	.EN(edge_neg_2_sqmuxa_324_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[31].APB_32.edge_neg[31]  (
	.Q(edge_neg[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_412_iv_i[31]),
	.EN(edge_neg_2_sqmuxa_331_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[2].APB_32.edge_neg[2]  (
	.Q(edge_neg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_35_iv_i[2]),
	.EN(edge_neg_2_sqmuxa_321_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[3].APB_32.edge_neg[3]  (
	.Q(edge_neg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_48_iv_i[3]),
	.EN(edge_neg_2_sqmuxa_320_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[4].APB_32.edge_neg[4]  (
	.Q(edge_neg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_61_iv_i[4]),
	.EN(edge_neg_2_sqmuxa_319_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[5].APB_32.edge_neg[5]  (
	.Q(edge_neg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_74_iv_i[5]),
	.EN(N_62),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[6].APB_32.edge_neg[6]  (
	.Q(edge_neg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_87_iv_i[6]),
	.EN(edge_neg_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[7].APB_32.edge_neg[7]  (
	.Q(edge_neg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_100_iv_i[7]),
	.EN(edge_neg_2_sqmuxa_316_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[8].APB_32.edge_neg[8]  (
	.Q(edge_neg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_113_iv_i[8]),
	.EN(edge_neg_2_sqmuxa_315_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[9].APB_32.edge_neg[9]  (
	.Q(edge_neg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_126_iv_i[9]),
	.EN(edge_neg_2_sqmuxa_313_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[10].APB_32.edge_neg[10]  (
	.Q(edge_neg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_139_iv_i[10]),
	.EN(edge_neg_2_sqmuxa_326_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[11].APB_32.edge_neg[11]  (
	.Q(edge_neg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_152_iv_i[11]),
	.EN(edge_neg_2_sqmuxa_325_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[12].APB_32.edge_neg[12]  (
	.Q(edge_neg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_165_iv_i[12]),
	.EN(edge_neg_2_sqmuxa_342_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[13].APB_32.edge_neg[13]  (
	.Q(edge_neg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_178_iv_i[13]),
	.EN(edge_neg_2_sqmuxa_343_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[14].APB_32.edge_neg[14]  (
	.Q(edge_neg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_191_iv_i[14]),
	.EN(edge_neg_2_sqmuxa_341_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[15].APB_32.edge_neg[15]  (
	.Q(edge_neg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_204_iv_i[15]),
	.EN(edge_neg_2_sqmuxa_330_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[16].APB_32.edge_neg[16]  (
	.Q(edge_neg[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_217_iv_i[16]),
	.EN(edge_neg_2_sqmuxa_334_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[19].APB_32.edge_pos[19]  (
	.Q(edge_pos[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_256_iv_i[19]),
	.EN(edge_pos_2_sqmuxa_298_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[20].APB_32.edge_pos[20]  (
	.Q(edge_pos[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_269_iv_i[20]),
	.EN(edge_pos_2_sqmuxa_296_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[21].APB_32.edge_pos[21]  (
	.Q(edge_pos[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_282_iv_i[21]),
	.EN(edge_pos_2_sqmuxa_309_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[22].APB_32.edge_pos[22]  (
	.Q(edge_pos[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_295_iv_i[22]),
	.EN(edge_pos_2_sqmuxa_308_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[23].APB_32.edge_pos[23]  (
	.Q(edge_pos[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_308_iv_i[23]),
	.EN(edge_pos_2_sqmuxa_307_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[24].APB_32.edge_pos[24]  (
	.Q(edge_pos[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_321_iv_i[24]),
	.EN(edge_pos_2_sqmuxa_297_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[25].APB_32.edge_pos[25]  (
	.Q(edge_pos[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_334_iv_i[25]),
	.EN(edge_pos_2_sqmuxa_305_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[26].APB_32.edge_pos[26]  (
	.Q(edge_pos[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_347_iv_i[26]),
	.EN(edge_pos_2_sqmuxa_304_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[27].APB_32.edge_pos[27]  (
	.Q(edge_pos[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_360_iv_i[27]),
	.EN(edge_pos_2_sqmuxa_303_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[28].APB_32.edge_pos[28]  (
	.Q(edge_pos[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_373_iv_i[28]),
	.EN(edge_pos_2_sqmuxa_293_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[29].APB_32.edge_pos[29]  (
	.Q(edge_pos[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_386_iv_i[29]),
	.EN(edge_pos_2_sqmuxa_302_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[30].APB_32.edge_pos[30]  (
	.Q(edge_pos[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_399_iv_i[30]),
	.EN(edge_pos_2_sqmuxa_301_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[31].APB_32.edge_pos[31]  (
	.Q(edge_pos[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_412_iv_i[31]),
	.EN(edge_pos_2_sqmuxa_300_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_neg[0]  (
	.Q(edge_neg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_9_iv_i[0]),
	.EN(edge_neg_2_sqmuxa_323_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:436
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_neg[1]  (
	.Q(edge_neg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_neg_22_iv_i[1]),
	.EN(edge_neg_2_sqmuxa_322_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[4].APB_32.edge_pos[4]  (
	.Q(edge_pos[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_61_iv_i[4]),
	.EN(edge_pos_2_sqmuxa_285_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[5].APB_32.edge_pos[5]  (
	.Q(edge_pos[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_74_iv_i[5]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[6].APB_32.edge_pos[6]  (
	.Q(edge_pos[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_87_iv_i[6]),
	.EN(edge_pos_2_sqmuxa_283_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[7].APB_32.edge_pos[7]  (
	.Q(edge_pos[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_100_iv_i[7]),
	.EN(edge_pos_2_sqmuxa_282_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[8].APB_32.edge_pos[8]  (
	.Q(edge_pos[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_113_iv_i[8]),
	.EN(edge_pos_2_sqmuxa_295_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[9].APB_32.edge_pos[9]  (
	.Q(edge_pos[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_126_iv_i[9]),
	.EN(edge_pos_2_sqmuxa_294_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[10].APB_32.edge_pos[10]  (
	.Q(edge_pos[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_139_iv_i[10]),
	.EN(edge_pos_2_sqmuxa_286_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[11].APB_32.edge_pos[11]  (
	.Q(edge_pos[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_152_iv_i[11]),
	.EN(edge_pos_2_sqmuxa_292_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[12].APB_32.edge_pos[12]  (
	.Q(edge_pos[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_165_iv_i[12]),
	.EN(edge_pos_2_sqmuxa_291_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[13].APB_32.edge_pos[13]  (
	.Q(edge_pos[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_178_iv_i[13]),
	.EN(edge_pos_2_sqmuxa_290_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[14].APB_32.edge_pos[14]  (
	.Q(edge_pos[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_191_iv_i[14]),
	.EN(edge_pos_2_sqmuxa_289_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[15].APB_32.edge_pos[15]  (
	.Q(edge_pos[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_204_iv_i[15]),
	.EN(edge_pos_2_sqmuxa_288_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[16].APB_32.edge_pos[16]  (
	.Q(edge_pos[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_217_iv_i[16]),
	.EN(edge_pos_2_sqmuxa_310_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[17].APB_32.edge_pos[17]  (
	.Q(edge_pos[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_230_iv_i[17]),
	.EN(edge_pos_2_sqmuxa_311_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[18].APB_32.edge_pos[18]  (
	.Q(edge_pos[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_243_iv_i[18]),
	.EN(edge_pos_2_sqmuxa_306_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[21].APB_32.GPOUT_reg[21]  (
	.Q(GPOUT_reg[21]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[21]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[22].APB_32.GPOUT_reg[22]  (
	.Q(GPOUT_reg[22]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[22]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[23].APB_32.GPOUT_reg[23]  (
	.Q(GPOUT_reg[23]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[23]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[24].APB_32.GPOUT_reg[24]  (
	.Q(GPOUT_reg[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[24]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[25].APB_32.GPOUT_reg[25]  (
	.Q(GPOUT_reg[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[25]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[26].APB_32.GPOUT_reg[26]  (
	.Q(GPOUT_reg[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[26]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[27].APB_32.GPOUT_reg[27]  (
	.Q(GPOUT_reg[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[27]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[28].APB_32.GPOUT_reg[28]  (
	.Q(GPOUT_reg[28]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[28]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[29].APB_32.GPOUT_reg[29]  (
	.Q(GPOUT_reg[29]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[29]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[30].APB_32.GPOUT_reg[30]  (
	.Q(GPOUT_reg[30]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[30]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[31].APB_32.GPOUT_reg[31]  (
	.Q(GPOUT_reg[31]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[31]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[0].APB_32.edge_pos[0]  (
	.Q(edge_pos[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_9_iv_i[0]),
	.EN(edge_pos_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[1].APB_32.edge_pos[1]  (
	.Q(edge_pos[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_22_iv_i[1]),
	.EN(edge_pos_2_sqmuxa_299_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[2].APB_32.edge_pos[2]  (
	.Q(edge_pos[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_35_iv_i[2]),
	.EN(edge_pos_2_sqmuxa_287_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:416
  SLE \xhdl1.GEN_BITS[3].APB_32.edge_pos[3]  (
	.Q(edge_pos[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(edge_pos_48_iv_i[3]),
	.EN(edge_pos_2_sqmuxa_312_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]  (
	.Q(GPOUT_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[7].APB_32.GPOUT_reg[7]  (
	.Q(GPOUT_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[8].APB_32.GPOUT_reg[8]  (
	.Q(GPOUT_reg[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[8]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[9].APB_32.GPOUT_reg[9]  (
	.Q(GPOUT_reg[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[9]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[10].APB_32.GPOUT_reg[10]  (
	.Q(GPOUT_reg[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[10]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[11].APB_32.GPOUT_reg[11]  (
	.Q(GPOUT_reg[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[11]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[12].APB_32.GPOUT_reg[12]  (
	.Q(GPOUT_reg[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[12]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[13].APB_32.GPOUT_reg[13]  (
	.Q(GPOUT_reg[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[13]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[14].APB_32.GPOUT_reg[14]  (
	.Q(GPOUT_reg[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[14]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[15].APB_32.GPOUT_reg[15]  (
	.Q(GPOUT_reg[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[15]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[16].APB_32.GPOUT_reg[16]  (
	.Q(GPOUT_reg[16]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[16]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[17].APB_32.GPOUT_reg[17]  (
	.Q(GPOUT_reg[17]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[17]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[18].APB_32.GPOUT_reg[18]  (
	.Q(GPOUT_reg[18]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[18]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[19].APB_32.GPOUT_reg[19]  (
	.Q(GPOUT_reg[19]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[19]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[20].APB_32.GPOUT_reg[20]  (
	.Q(GPOUT_reg[20]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[20]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]  (
	.Q(GPOUT_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]  (
	.Q(GPOUT_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]  (
	.Q(GPOUT_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]  (
	.Q(GPOUT_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]  (
	.Q(GPOUT_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:494
  SLE \xhdl1.GEN_BITS[5].APB_32.GPOUT_reg[5]  (
	.Q(GPOUT_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(GPOUT_reg_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][6]  (
	.Q(CONFIG_reg_9_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][5]  (
	.Q(CONFIG_reg_9_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][4]  (
	.Q(CONFIG_reg_9_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][3]  (
	.Q(CONFIG_reg_9_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][2]  (
	.Q(CONFIG_reg_9_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][1]  (
	.Q(CONFIG_reg_9_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][0]  (
	.Q(CONFIG_reg_9_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][7]  (
	.Q(CONFIG_reg_10_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][6]  (
	.Q(CONFIG_reg_10_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][5]  (
	.Q(CONFIG_reg_10_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][4]  (
	.Q(CONFIG_reg_10_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][3]  (
	.Q(CONFIG_reg_10_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][2]  (
	.Q(CONFIG_reg_10_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][1]  (
	.Q(CONFIG_reg_10_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10][0]  (
	.Q(CONFIG_reg_10_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_10_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][5]  (
	.Q(CONFIG_reg_7_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][4]  (
	.Q(CONFIG_reg_7_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][3]  (
	.Q(CONFIG_reg_7_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][2]  (
	.Q(CONFIG_reg_7_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][1]  (
	.Q(CONFIG_reg_7_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][0]  (
	.Q(CONFIG_reg_7_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][7]  (
	.Q(CONFIG_reg_8_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][6]  (
	.Q(CONFIG_reg_8_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][5]  (
	.Q(CONFIG_reg_8_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][4]  (
	.Q(CONFIG_reg_8_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][3]  (
	.Q(CONFIG_reg_8_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][2]  (
	.Q(CONFIG_reg_8_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][1]  (
	.Q(CONFIG_reg_8_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8][0]  (
	.Q(CONFIG_reg_8_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_8_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9][7]  (
	.Q(CONFIG_reg_9_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_9_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][4]  (
	.Q(CONFIG_reg_5_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][3]  (
	.Q(CONFIG_reg_5_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][2]  (
	.Q(CONFIG_reg_5_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][1]  (
	.Q(CONFIG_reg_5_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][0]  (
	.Q(CONFIG_reg_5_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][7]  (
	.Q(CONFIG_reg_6_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][6]  (
	.Q(CONFIG_reg_6_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][5]  (
	.Q(CONFIG_reg_6_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][4]  (
	.Q(CONFIG_reg_6_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][3]  (
	.Q(CONFIG_reg_6_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][2]  (
	.Q(CONFIG_reg_6_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][1]  (
	.Q(CONFIG_reg_6_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6][0]  (
	.Q(CONFIG_reg_6_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_6_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][7]  (
	.Q(CONFIG_reg_7_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7][6]  (
	.Q(CONFIG_reg_7_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_7_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][3]  (
	.Q(CONFIG_reg_3_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][2]  (
	.Q(CONFIG_reg_3_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][1]  (
	.Q(CONFIG_reg_3_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][0]  (
	.Q(CONFIG_reg_3_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][7]  (
	.Q(CONFIG_reg_4_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][6]  (
	.Q(CONFIG_reg_4_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][5]  (
	.Q(CONFIG_reg_4_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][4]  (
	.Q(CONFIG_reg_4_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][3]  (
	.Q(CONFIG_reg_4_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][2]  (
	.Q(CONFIG_reg_4_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][1]  (
	.Q(CONFIG_reg_4_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4][0]  (
	.Q(CONFIG_reg_4_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_4_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][7]  (
	.Q(CONFIG_reg_5_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][6]  (
	.Q(CONFIG_reg_5_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5][5]  (
	.Q(CONFIG_reg_5_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_5_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][2]  (
	.Q(CONFIG_reg_1_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][1]  (
	.Q(CONFIG_reg_1_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][0]  (
	.Q(CONFIG_reg_1_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][7]  (
	.Q(CONFIG_reg_2_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][6]  (
	.Q(CONFIG_reg_2_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][5]  (
	.Q(CONFIG_reg_2_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][4]  (
	.Q(CONFIG_reg_2_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][3]  (
	.Q(CONFIG_reg_2_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][2]  (
	.Q(CONFIG_reg_2_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][1]  (
	.Q(CONFIG_reg_2_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2][0]  (
	.Q(CONFIG_reg_2_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_2_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][7]  (
	.Q(CONFIG_reg_3_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][6]  (
	.Q(CONFIG_reg_3_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][5]  (
	.Q(CONFIG_reg_3_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3][4]  (
	.Q(CONFIG_reg_3_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_3_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][1]  (
	.Q(CONFIG_reg_25_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][0]  (
	.Q(CONFIG_reg_25_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]  (
	.Q(CONFIG_reg_0_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]  (
	.Q(CONFIG_reg_0_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]  (
	.Q(CONFIG_reg_0_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]  (
	.Q(CONFIG_reg_0_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]  (
	.Q(CONFIG_reg_0_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]  (
	.Q(CONFIG_reg_0_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]  (
	.Q(CONFIG_reg_0_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]  (
	.Q(CONFIG_reg_0_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_0_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][7]  (
	.Q(CONFIG_reg_1_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][6]  (
	.Q(CONFIG_reg_1_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][5]  (
	.Q(CONFIG_reg_1_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][4]  (
	.Q(CONFIG_reg_1_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1][3]  (
	.Q(CONFIG_reg_1_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][0]  (
	.Q(CONFIG_reg_23_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][7]  (
	.Q(CONFIG_reg_24_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][6]  (
	.Q(CONFIG_reg_24_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][5]  (
	.Q(CONFIG_reg_24_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][4]  (
	.Q(CONFIG_reg_24_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][3]  (
	.Q(CONFIG_reg_24_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][2]  (
	.Q(CONFIG_reg_24_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][1]  (
	.Q(CONFIG_reg_24_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24][0]  (
	.Q(CONFIG_reg_24_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_24_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][7]  (
	.Q(CONFIG_reg_25_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][6]  (
	.Q(CONFIG_reg_25_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][5]  (
	.Q(CONFIG_reg_25_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][4]  (
	.Q(CONFIG_reg_25_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][3]  (
	.Q(CONFIG_reg_25_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25][2]  (
	.Q(CONFIG_reg_25_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_25_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][7]  (
	.Q(CONFIG_reg_22_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][6]  (
	.Q(CONFIG_reg_22_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][5]  (
	.Q(CONFIG_reg_22_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][4]  (
	.Q(CONFIG_reg_22_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][3]  (
	.Q(CONFIG_reg_22_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][2]  (
	.Q(CONFIG_reg_22_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][1]  (
	.Q(CONFIG_reg_22_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22][0]  (
	.Q(CONFIG_reg_22_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_22_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][7]  (
	.Q(CONFIG_reg_23_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][6]  (
	.Q(CONFIG_reg_23_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][5]  (
	.Q(CONFIG_reg_23_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][4]  (
	.Q(CONFIG_reg_23_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][3]  (
	.Q(CONFIG_reg_23_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][2]  (
	.Q(CONFIG_reg_23_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23][1]  (
	.Q(CONFIG_reg_23_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_23_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][6]  (
	.Q(CONFIG_reg_20_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][5]  (
	.Q(CONFIG_reg_20_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][4]  (
	.Q(CONFIG_reg_20_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][3]  (
	.Q(CONFIG_reg_20_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][2]  (
	.Q(CONFIG_reg_20_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][1]  (
	.Q(CONFIG_reg_20_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][0]  (
	.Q(CONFIG_reg_20_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][7]  (
	.Q(CONFIG_reg_21_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][6]  (
	.Q(CONFIG_reg_21_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][5]  (
	.Q(CONFIG_reg_21_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][4]  (
	.Q(CONFIG_reg_21_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][3]  (
	.Q(CONFIG_reg_21_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][2]  (
	.Q(CONFIG_reg_21_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][1]  (
	.Q(CONFIG_reg_21_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21][0]  (
	.Q(CONFIG_reg_21_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_21_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][5]  (
	.Q(CONFIG_reg_18_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][4]  (
	.Q(CONFIG_reg_18_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][3]  (
	.Q(CONFIG_reg_18_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][2]  (
	.Q(CONFIG_reg_18_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][1]  (
	.Q(CONFIG_reg_18_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][0]  (
	.Q(CONFIG_reg_18_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][7]  (
	.Q(CONFIG_reg_19_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][6]  (
	.Q(CONFIG_reg_19_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][5]  (
	.Q(CONFIG_reg_19_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][4]  (
	.Q(CONFIG_reg_19_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][3]  (
	.Q(CONFIG_reg_19_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][2]  (
	.Q(CONFIG_reg_19_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][1]  (
	.Q(CONFIG_reg_19_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19][0]  (
	.Q(CONFIG_reg_19_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_19_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20][7]  (
	.Q(CONFIG_reg_20_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_20_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][4]  (
	.Q(CONFIG_reg_16_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][3]  (
	.Q(CONFIG_reg_16_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][2]  (
	.Q(CONFIG_reg_16_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][1]  (
	.Q(CONFIG_reg_16_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][0]  (
	.Q(CONFIG_reg_16_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][7]  (
	.Q(CONFIG_reg_17_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][6]  (
	.Q(CONFIG_reg_17_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][5]  (
	.Q(CONFIG_reg_17_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][4]  (
	.Q(CONFIG_reg_17_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][3]  (
	.Q(CONFIG_reg_17_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][2]  (
	.Q(CONFIG_reg_17_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][1]  (
	.Q(CONFIG_reg_17_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17][0]  (
	.Q(CONFIG_reg_17_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_17_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][7]  (
	.Q(CONFIG_reg_18_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18][6]  (
	.Q(CONFIG_reg_18_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_18_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][3]  (
	.Q(CONFIG_reg_14_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][2]  (
	.Q(CONFIG_reg_14_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][1]  (
	.Q(CONFIG_reg_14_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][0]  (
	.Q(CONFIG_reg_14_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][7]  (
	.Q(CONFIG_reg_15_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][6]  (
	.Q(CONFIG_reg_15_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][5]  (
	.Q(CONFIG_reg_15_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][4]  (
	.Q(CONFIG_reg_15_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][3]  (
	.Q(CONFIG_reg_15_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][2]  (
	.Q(CONFIG_reg_15_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][1]  (
	.Q(CONFIG_reg_15_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15][0]  (
	.Q(CONFIG_reg_15_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_15_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][7]  (
	.Q(CONFIG_reg_16_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][6]  (
	.Q(CONFIG_reg_16_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16][5]  (
	.Q(CONFIG_reg_16_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_16_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][2]  (
	.Q(CONFIG_reg_12_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][1]  (
	.Q(CONFIG_reg_12_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][0]  (
	.Q(CONFIG_reg_12_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][7]  (
	.Q(CONFIG_reg_13_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][6]  (
	.Q(CONFIG_reg_13_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][5]  (
	.Q(CONFIG_reg_13_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][4]  (
	.Q(CONFIG_reg_13_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][3]  (
	.Q(CONFIG_reg_13_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][2]  (
	.Q(CONFIG_reg_13_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][1]  (
	.Q(CONFIG_reg_13_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13][0]  (
	.Q(CONFIG_reg_13_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_13_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][7]  (
	.Q(CONFIG_reg_14_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][6]  (
	.Q(CONFIG_reg_14_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][5]  (
	.Q(CONFIG_reg_14_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14][4]  (
	.Q(CONFIG_reg_14_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_14_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][1]  (
	.Q(CONFIG_reg_31_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][0]  (
	.Q(CONFIG_reg_31_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][7]  (
	.Q(CONFIG_reg_11_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][6]  (
	.Q(CONFIG_reg_11_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][5]  (
	.Q(CONFIG_reg_11_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][4]  (
	.Q(CONFIG_reg_11_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][3]  (
	.Q(CONFIG_reg_11_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][2]  (
	.Q(CONFIG_reg_11_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][1]  (
	.Q(CONFIG_reg_11_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11][0]  (
	.Q(CONFIG_reg_11_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_11_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][7]  (
	.Q(CONFIG_reg_12_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][6]  (
	.Q(CONFIG_reg_12_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][5]  (
	.Q(CONFIG_reg_12_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][4]  (
	.Q(CONFIG_reg_12_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12][3]  (
	.Q(CONFIG_reg_12_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_12_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][0]  (
	.Q(CONFIG_reg_29_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][7]  (
	.Q(CONFIG_reg_30_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][6]  (
	.Q(CONFIG_reg_30_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][5]  (
	.Q(CONFIG_reg_30_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][4]  (
	.Q(CONFIG_reg_30_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][3]  (
	.Q(CONFIG_reg_30_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][2]  (
	.Q(CONFIG_reg_30_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][1]  (
	.Q(CONFIG_reg_30_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30][0]  (
	.Q(CONFIG_reg_30_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_30_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][7]  (
	.Q(CONFIG_reg_31_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][6]  (
	.Q(CONFIG_reg_31_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][5]  (
	.Q(CONFIG_reg_31_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][4]  (
	.Q(CONFIG_reg_31_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][3]  (
	.Q(CONFIG_reg_31_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31][2]  (
	.Q(CONFIG_reg_31_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_31_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][7]  (
	.Q(CONFIG_reg_28_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][6]  (
	.Q(CONFIG_reg_28_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][5]  (
	.Q(CONFIG_reg_28_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][4]  (
	.Q(CONFIG_reg_28_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][3]  (
	.Q(CONFIG_reg_28_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][2]  (
	.Q(CONFIG_reg_28_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][1]  (
	.Q(CONFIG_reg_28_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28][0]  (
	.Q(CONFIG_reg_28_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_28_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][7]  (
	.Q(CONFIG_reg_29_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][6]  (
	.Q(CONFIG_reg_29_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][5]  (
	.Q(CONFIG_reg_29_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][4]  (
	.Q(CONFIG_reg_29_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][3]  (
	.Q(CONFIG_reg_29_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][2]  (
	.Q(CONFIG_reg_29_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29][1]  (
	.Q(CONFIG_reg_29_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_29_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][6]  (
	.Q(CONFIG_reg_26_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][5]  (
	.Q(CONFIG_reg_26_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][4]  (
	.Q(CONFIG_reg_26_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][3]  (
	.Q(CONFIG_reg_26_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][2]  (
	.Q(CONFIG_reg_26_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][1]  (
	.Q(CONFIG_reg_26_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][0]  (
	.Q(CONFIG_reg_26_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][7]  (
	.Q(CONFIG_reg_27_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][6]  (
	.Q(CONFIG_reg_27_[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][5]  (
	.Q(CONFIG_reg_27_[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][4]  (
	.Q(CONFIG_reg_27_[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][3]  (
	.Q(CONFIG_reg_27_[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][2]  (
	.Q(CONFIG_reg_27_[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][1]  (
	.Q(CONFIG_reg_27_[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27][0]  (
	.Q(CONFIG_reg_27_[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(CONFIG_reg_27_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:385
  SLE \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26][7]  (
	.Q(CONFIG_reg_26_[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(CONFIG_reg_26_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[5]),
	.Y(CONFIG_reg_o_2[5]),
	.B(CONFIG_reg_o_2_31_1_0_y21[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[5] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[5]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[5]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[5] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[5]),
	.B(CONFIG_reg_o_2_31_1_y3_0[5]),
	.C(CONFIG_reg_o_2_31_1_y1_0[5]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[5] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[5]),
	.B(CONFIG_reg_o_2_31_1_y5_0[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[5]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[5] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[5]),
	.D(CONFIG_reg_31_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_7[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[5]),
	.D(CONFIG_reg_23_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[5]),
	.D(CONFIG_reg_27_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_6[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[5]),
	.D(CONFIG_reg_19_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[5]),
	.D(CONFIG_reg_29_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_5[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[5]),
	.D(CONFIG_reg_21_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[5]),
	.D(CONFIG_reg_25_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_4[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[5]),
	.D(CONFIG_reg_17_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[5]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[5]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[5] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[5]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[5]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[5] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[5]),
	.B(CONFIG_reg_o_2_31_1_0_y3[5]),
	.C(CONFIG_reg_o_2_31_1_0_y1[5]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[5] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[5]),
	.B(CONFIG_reg_o_2_31_1_0_y5[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[5]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[5] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[5]),
	.D(CONFIG_reg_30_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_2[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[5]),
	.D(CONFIG_reg_22_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[5]),
	.D(CONFIG_reg_26_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_1[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[5]),
	.D(CONFIG_reg_18_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[5]),
	.D(CONFIG_reg_28_[5]),
	.A(CONFIG_reg_o_2_31_1_y0_0[5]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[5]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[5]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[5]),
	.D(CONFIG_reg_20_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[5]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[5]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[5]),
	.D(CONFIG_reg_24_[5]),
	.A(CONFIG_reg_o_2_31_1_0_y0[5]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[5])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[5] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[5]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[5]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[5]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[5]),
	.D(CONFIG_reg_16_[5]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[5] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[1]),
	.Y(CONFIG_reg_o_2[1]),
	.B(CONFIG_reg_o_2_31_1_0_y21[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[1] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[1]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[1]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[1] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[1]),
	.B(CONFIG_reg_o_2_31_1_y3_0[1]),
	.C(CONFIG_reg_o_2_31_1_y1_0[1]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[1] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[1]),
	.B(CONFIG_reg_o_2_31_1_y5_0[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[1]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[1] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[1]),
	.D(CONFIG_reg_31_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_7[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[1]),
	.D(CONFIG_reg_23_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[1]),
	.D(CONFIG_reg_27_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_6[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[1]),
	.D(CONFIG_reg_19_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[1]),
	.D(CONFIG_reg_29_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_5[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[1]),
	.D(CONFIG_reg_21_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[1]),
	.D(CONFIG_reg_25_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_4[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[1]),
	.D(CONFIG_reg_17_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[1]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[1]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[1] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[1]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[1]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[1] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[1]),
	.B(CONFIG_reg_o_2_31_1_0_y3[1]),
	.C(CONFIG_reg_o_2_31_1_0_y1[1]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[1] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[1]),
	.B(CONFIG_reg_o_2_31_1_0_y5[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[1]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[1] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[1]),
	.D(CONFIG_reg_30_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_2[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[1]),
	.D(CONFIG_reg_22_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[1]),
	.D(CONFIG_reg_26_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_1[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[1]),
	.D(CONFIG_reg_18_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[1]),
	.D(CONFIG_reg_28_[1]),
	.A(CONFIG_reg_o_2_31_1_y0_0[1]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[1]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[1]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[1]),
	.D(CONFIG_reg_20_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[1]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[1]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[1]),
	.D(CONFIG_reg_24_[1]),
	.A(CONFIG_reg_o_2_31_1_0_y0[1]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[1])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[1] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[1]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[1]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[1]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[1]),
	.D(CONFIG_reg_16_[1]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[1] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[2]),
	.Y(CONFIG_reg_o_2[2]),
	.B(CONFIG_reg_o_2_31_1_0_y21[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[2] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[2]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[2]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[2] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[2]),
	.B(CONFIG_reg_o_2_31_1_y3_0[2]),
	.C(CONFIG_reg_o_2_31_1_y1_0[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[2] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[2]),
	.B(CONFIG_reg_o_2_31_1_y5_0[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[2]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[2] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[2]),
	.D(CONFIG_reg_31_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_7[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[2]),
	.D(CONFIG_reg_23_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[2]),
	.D(CONFIG_reg_27_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_6[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[2]),
	.D(CONFIG_reg_19_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[2]),
	.D(CONFIG_reg_29_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_5[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[2]),
	.D(CONFIG_reg_21_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[2]),
	.D(CONFIG_reg_25_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_4[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[2]),
	.D(CONFIG_reg_17_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[2]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[2]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[2] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[2]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[2]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[2] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[2]),
	.B(CONFIG_reg_o_2_31_1_0_y3[2]),
	.C(CONFIG_reg_o_2_31_1_0_y1[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[2] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[2]),
	.B(CONFIG_reg_o_2_31_1_0_y5[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[2]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[2] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[2]),
	.D(CONFIG_reg_30_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_2[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[2]),
	.D(CONFIG_reg_22_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[2]),
	.D(CONFIG_reg_26_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_1[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[2]),
	.D(CONFIG_reg_18_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[2]),
	.D(CONFIG_reg_28_[2]),
	.A(CONFIG_reg_o_2_31_1_y0_0[2]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[2]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[2]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[2]),
	.D(CONFIG_reg_20_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[2]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[2]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[2]),
	.D(CONFIG_reg_24_[2]),
	.A(CONFIG_reg_o_2_31_1_0_y0[2]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[2])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[2] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[2]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[2]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[2]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[2]),
	.D(CONFIG_reg_16_[2]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[2] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[7]),
	.Y(CONFIG_reg_o_2[7]),
	.B(CONFIG_reg_o_2_31_1_0_y21[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[7] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[7]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[7]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[7] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[7]),
	.B(CONFIG_reg_o_2_31_1_y3_0[7]),
	.C(CONFIG_reg_o_2_31_1_y1_0[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[7] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[7]),
	.B(CONFIG_reg_o_2_31_1_y5_0[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[7]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[7] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[7]),
	.D(CONFIG_reg_31_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_7[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[7]),
	.D(CONFIG_reg_23_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[7]),
	.D(CONFIG_reg_27_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_6[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[7]),
	.D(CONFIG_reg_19_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[7]),
	.D(CONFIG_reg_29_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_5[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[7]),
	.D(CONFIG_reg_21_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[7]),
	.D(CONFIG_reg_25_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_4[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[7]),
	.D(CONFIG_reg_17_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[7]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[7]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[7] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[7]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[7]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[7] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[7]),
	.B(CONFIG_reg_o_2_31_1_0_y3[7]),
	.C(CONFIG_reg_o_2_31_1_0_y1[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[7] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[7]),
	.B(CONFIG_reg_o_2_31_1_0_y5[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[7]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[7] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[7]),
	.D(CONFIG_reg_30_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_2[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[7]),
	.D(CONFIG_reg_22_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[7]),
	.D(CONFIG_reg_26_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_1[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[7]),
	.D(CONFIG_reg_18_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[7]),
	.D(CONFIG_reg_28_[7]),
	.A(CONFIG_reg_o_2_31_1_y0_0[7]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[7]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[7]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[7]),
	.D(CONFIG_reg_20_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[7]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[7]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[7]),
	.D(CONFIG_reg_24_[7]),
	.A(CONFIG_reg_o_2_31_1_0_y0[7]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[7])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[7] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[7]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[7]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[7]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[7]),
	.D(CONFIG_reg_16_[7]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[7] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[4]),
	.Y(CONFIG_reg_o_2[4]),
	.B(CONFIG_reg_o_2_31_1_0_y21[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[4] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[4]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[4]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[4] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[4]),
	.B(CONFIG_reg_o_2_31_1_y3_0[4]),
	.C(CONFIG_reg_o_2_31_1_y1_0[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[4] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[4]),
	.B(CONFIG_reg_o_2_31_1_y5_0[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[4]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[4] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[4]),
	.D(CONFIG_reg_31_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_7[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[4]),
	.D(CONFIG_reg_23_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[4]),
	.D(CONFIG_reg_27_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_6[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[4]),
	.D(CONFIG_reg_19_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[4]),
	.D(CONFIG_reg_29_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_5[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[4]),
	.D(CONFIG_reg_21_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[4]),
	.D(CONFIG_reg_25_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_4[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[4]),
	.D(CONFIG_reg_17_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[4]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[4]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[4] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[4]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[4]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[4] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[4]),
	.B(CONFIG_reg_o_2_31_1_0_y3[4]),
	.C(CONFIG_reg_o_2_31_1_0_y1[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[4] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[4]),
	.B(CONFIG_reg_o_2_31_1_0_y5[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[4]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[4] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[4]),
	.D(CONFIG_reg_30_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_2[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[4]),
	.D(CONFIG_reg_22_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[4]),
	.D(CONFIG_reg_26_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_1[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[4]),
	.D(CONFIG_reg_18_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[4]),
	.D(CONFIG_reg_28_[4]),
	.A(CONFIG_reg_o_2_31_1_y0_0[4]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[4]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[4]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[4]),
	.D(CONFIG_reg_20_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[4]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[4]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[4]),
	.D(CONFIG_reg_24_[4]),
	.A(CONFIG_reg_o_2_31_1_0_y0[4]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[4])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[4] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[4]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[4]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[4]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[4]),
	.D(CONFIG_reg_16_[4]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[4] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[0]),
	.Y(CONFIG_reg_o_2[0]),
	.B(CONFIG_reg_o_2_31_1_0_y21[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[0] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[0]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[0]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[0] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[0]),
	.B(CONFIG_reg_o_2_31_1_y3_0[0]),
	.C(CONFIG_reg_o_2_31_1_y1_0[0]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[0] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[0]),
	.B(CONFIG_reg_o_2_31_1_y5_0[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[0]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[0] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[0]),
	.D(CONFIG_reg_31_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_7[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[0]),
	.D(CONFIG_reg_23_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[0]),
	.D(CONFIG_reg_27_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_6[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[0]),
	.D(CONFIG_reg_19_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[0]),
	.D(CONFIG_reg_29_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_5[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[0]),
	.D(CONFIG_reg_21_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[0]),
	.D(CONFIG_reg_25_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_4[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[0]),
	.D(CONFIG_reg_17_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[0]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[0]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[0] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[0]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[0]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[0] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[0]),
	.B(CONFIG_reg_o_2_31_1_0_y3[0]),
	.C(CONFIG_reg_o_2_31_1_0_y1[0]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[0] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[0]),
	.B(CONFIG_reg_o_2_31_1_0_y5[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[0]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[0] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[0]),
	.D(CONFIG_reg_30_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_2[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[0]),
	.D(CONFIG_reg_22_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[0]),
	.D(CONFIG_reg_26_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_1[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[0]),
	.D(CONFIG_reg_18_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[0]),
	.D(CONFIG_reg_28_[0]),
	.A(CONFIG_reg_o_2_31_1_y0_0[0]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[0]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[0]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[0]),
	.D(CONFIG_reg_20_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[0]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[0]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[0]),
	.D(CONFIG_reg_24_[0]),
	.A(CONFIG_reg_o_2_31_1_0_y0[0]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[0])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[0] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[0]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[0]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[0]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[0]),
	.D(CONFIG_reg_16_[0]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[0] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[3]),
	.Y(CONFIG_reg_o_2[3]),
	.B(CONFIG_reg_o_2_31_1_0_y21[3]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[3] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[3]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[3]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[3] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[3]),
	.B(CONFIG_reg_o_2_31_1_y3_0[3]),
	.C(CONFIG_reg_o_2_31_1_y1_0[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[3] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[3]),
	.B(CONFIG_reg_o_2_31_1_y5_0[3]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[3]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[3] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[3]),
	.D(CONFIG_reg_31_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_7[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[3]),
	.D(CONFIG_reg_23_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[3]),
	.D(CONFIG_reg_27_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_6[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[3]),
	.D(CONFIG_reg_19_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[3]),
	.D(CONFIG_reg_29_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_5[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[3]),
	.D(CONFIG_reg_21_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[3]),
	.D(CONFIG_reg_25_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_4[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[3]),
	.D(CONFIG_reg_17_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[3]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[3]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[3] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[3]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[3]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[3] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[3]),
	.B(CONFIG_reg_o_2_31_1_0_y3[3]),
	.C(CONFIG_reg_o_2_31_1_0_y1[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[3] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[3]),
	.B(CONFIG_reg_o_2_31_1_0_y5[3]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[3]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[3] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[3]),
	.D(CONFIG_reg_30_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_2[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[3]),
	.D(CONFIG_reg_22_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[3]),
	.D(CONFIG_reg_26_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_1[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[3]),
	.D(CONFIG_reg_18_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[3]),
	.D(CONFIG_reg_28_[3]),
	.A(CONFIG_reg_o_2_31_1_y0_0[3]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[3]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[3]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[3]),
	.D(CONFIG_reg_20_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[3]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[3]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[3]),
	.D(CONFIG_reg_24_[3]),
	.A(CONFIG_reg_o_2_31_1_0_y0[3]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[3])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[3] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[3]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[3]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[3]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[3]),
	.D(CONFIG_reg_16_[3]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[3] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_22[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_10[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_22_S[6]),
	.Y(CONFIG_reg_o_2[6]),
	.B(CONFIG_reg_o_2_31_1_0_y21[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(CONFIG_reg_o_2_31_1_0_y9[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_10[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_22[6] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_21[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_10[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_21_S[6]),
	.Y(CONFIG_reg_o_2_31_1_wmux_21_Y[6]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_9[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_21[6] .INIT=20'h0B383;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_20[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_9[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_20_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y21[6]),
	.B(CONFIG_reg_o_2_31_1_y3_0[6]),
	.C(CONFIG_reg_o_2_31_1_y1_0[6]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_8[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_9[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_20[6] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_19[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_9[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_19_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_8[6]),
	.B(CONFIG_reg_o_2_31_1_y5_0[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y7_0[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_8[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_19[6] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_18[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_8[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_18_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y7_0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_15_[6]),
	.D(CONFIG_reg_31_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_7[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_8[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_18[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_17[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_8[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_17_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_7[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_7_[6]),
	.D(CONFIG_reg_23_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_7[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_17[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_16[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_7[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_16_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y5_0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_11_[6]),
	.D(CONFIG_reg_27_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_6[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_7[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_16[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_15[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_7[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_15_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_6[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_3_[6]),
	.D(CONFIG_reg_19_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_6[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_15[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_14[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_6[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_14_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y3_0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_13_[6]),
	.D(CONFIG_reg_29_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_5[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_6[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_14[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_13[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_6[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_13_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_5[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_5_[6]),
	.D(CONFIG_reg_21_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_5[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_13[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_12[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_5[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_12_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y1_0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_9_[6]),
	.D(CONFIG_reg_25_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_4[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_5[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_12[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_11[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_5[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_11_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_4[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_17_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_4[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_11[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_10[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_4[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_10_S[6]),
	.Y(CONFIG_reg_o_2_31_1_wmux_10_Y[6]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co0_4[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_10[6] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_9[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_4[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_9_S[6]),
	.Y(CONFIG_reg_o_2_31_1_wmux_9_Y[6]),
	.B(VCC),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(VCC),
	.A(VCC),
	.FCI(CONFIG_reg_o_2_31_1_co1_3[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_9[6] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_8[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_3[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_8_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y9[6]),
	.B(CONFIG_reg_o_2_31_1_0_y3[6]),
	.C(CONFIG_reg_o_2_31_1_0_y1[6]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_y0_3[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_3[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_8[6] .INIT=20'h0FA0C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_7[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_3[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_7_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_3[6]),
	.B(CONFIG_reg_o_2_31_1_0_y5[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.A(CONFIG_reg_o_2_31_1_0_y7[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_2[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_7[6] .INIT=20'h0EC2C;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_6[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_2[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_6_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y7[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_14_[6]),
	.D(CONFIG_reg_30_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_2[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_2[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_6[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_5[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_2[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_5_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_2[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_6_[6]),
	.D(CONFIG_reg_22_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_1[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_5[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_4[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_1[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_4_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y5[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_10_[6]),
	.D(CONFIG_reg_26_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_1[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_1[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_4[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_3[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_1[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_3_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_1[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_2_[6]),
	.D(CONFIG_reg_18_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_co1_0[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_3[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_2[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co1_0[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_2_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y3[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_12_[6]),
	.D(CONFIG_reg_28_[6]),
	.A(CONFIG_reg_o_2_31_1_y0_0[6]),
	.FCI(CONFIG_reg_o_2_31_1_co0_0[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_2[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_1[6]  (
	.FCO(CONFIG_reg_o_2_31_1_co0_0[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_1_S[6]),
	.Y(CONFIG_reg_o_2_31_1_y0_0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_4_[6]),
	.D(CONFIG_reg_20_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co1[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_1[6] .INIT=20'h0FA44;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_wmux_0[6]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co1[6]),
	.S(CONFIG_reg_o_2_31_1_wmux_0_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y1[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_8_[6]),
	.D(CONFIG_reg_24_[6]),
	.A(CONFIG_reg_o_2_31_1_0_y0[6]),
	.FCI(CONFIG_reg_o_2_31_1_0_co0[6])
);
defparam \CONFIG_reg_o_2_31_1_wmux_0[6] .INIT=20'h0F588;
// @10:748
  ARI1 \CONFIG_reg_o_2_31_1_0_wmux[6]  (
	.FCO(CONFIG_reg_o_2_31_1_0_co0[6]),
	.S(CONFIG_reg_o_2_31_1_0_wmux_S[6]),
	.Y(CONFIG_reg_o_2_31_1_0_y0[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_16_[6]),
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.FCI(VCC)
);
defparam \CONFIG_reg_o_2_31_1_0_wmux[6] .INIT=20'h0FA44;
// @10:391
  CFG4 \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_135),
	.Y(CONFIG_reg_8_2)
);
defparam \xhdl1.GEN_BITS[8].REG_GEN.CONFIG_reg[8]2_0_a3 .INIT=16'h1000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_135),
	.D(N_148),
	.Y(CONFIG_reg_10_2)
);
defparam \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10]2_0_a3 .INIT=16'h1000;
// @10:758
  CFG4 PRDATA_ss0_i_0_a3 (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(N_84),
	.C(CoreAPB3_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_ss0_i)
);
defparam PRDATA_ss0_i_0_a3.INIT=16'h0031;
// @10:482
  CFG4 \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2_1[28]  (
	.A(CONFIG_reg_28_[7]),
	.B(edge_both[28]),
	.C(N_821_2),
	.D(INTR_reg_373_2_1_1[28]),
	.Y(INTR_reg_373_2_1[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2_1[28] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2_1_1[28]  (
	.A(CONFIG_reg_28_[5]),
	.B(gpin3[28]),
	.C(CONFIG_reg_28_[7]),
	.D(CONFIG_reg_28_[6]),
	.Y(INTR_reg_373_2_1_1[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2_1_1[28] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2[28]  (
	.A(CONFIG_reg_28_[3]),
	.B(INTR_reg_373_2_1[28]),
	.C(N_90),
	.Y(INTR_reg_373_2[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373_2[28] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2_1[9]  (
	.A(CONFIG_reg_9_[7]),
	.B(edge_both[9]),
	.C(N_1087_2),
	.D(INTR_reg_126_2_1_1[9]),
	.Y(INTR_reg_126_2_1[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2_1[9] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2_1_1[9]  (
	.A(CONFIG_reg_9_[5]),
	.B(gpin3[9]),
	.C(CONFIG_reg_9_[7]),
	.D(CONFIG_reg_9_[6]),
	.Y(INTR_reg_126_2_1_1[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2_1_1[9] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2[9]  (
	.A(CONFIG_reg_9_[3]),
	.B(INTR_reg_126_2_1[9]),
	.C(N_90),
	.Y(INTR_reg_126_2[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126_2[9] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2_1[6]  (
	.A(CONFIG_reg_6_[7]),
	.B(edge_both[6]),
	.C(N_1129_2),
	.D(INTR_reg_87_2_1_1[6]),
	.Y(INTR_reg_87_2_1[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2_1[6] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2_1_1[6]  (
	.A(CONFIG_reg_6_[5]),
	.B(gpin3[6]),
	.C(CONFIG_reg_6_[7]),
	.D(CONFIG_reg_6_[6]),
	.Y(INTR_reg_87_2_1_1[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2_1_1[6] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2[6]  (
	.A(CONFIG_reg_6_[3]),
	.B(INTR_reg_87_2_1[6]),
	.C(N_90),
	.Y(INTR_reg_87_2[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87_2[6] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2_1[21]  (
	.A(CONFIG_reg_21_[7]),
	.B(edge_both[21]),
	.C(N_919_2),
	.D(INTR_reg_282_2_1_1[21]),
	.Y(INTR_reg_282_2_1[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2_1[21] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2_1_1[21]  (
	.A(CONFIG_reg_21_[5]),
	.B(gpin3[21]),
	.C(CONFIG_reg_21_[7]),
	.D(CONFIG_reg_21_[6]),
	.Y(INTR_reg_282_2_1_1[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2_1_1[21] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2[21]  (
	.A(CONFIG_reg_21_[3]),
	.B(INTR_reg_282_2_1[21]),
	.C(N_90),
	.Y(INTR_reg_282_2[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282_2[21] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2_1[31]  (
	.A(CONFIG_reg_31_[7]),
	.B(edge_both[31]),
	.C(N_779_2),
	.D(INTR_reg_412_2_1_1[31]),
	.Y(INTR_reg_412_2_1[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2_1[31] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2_1_1[31]  (
	.A(CONFIG_reg_31_[5]),
	.B(gpin3[31]),
	.C(CONFIG_reg_31_[7]),
	.D(CONFIG_reg_31_[6]),
	.Y(INTR_reg_412_2_1_1[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2_1_1[31] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2[31]  (
	.A(CONFIG_reg_31_[3]),
	.B(INTR_reg_412_2_1[31]),
	.C(N_90),
	.Y(INTR_reg_412_2[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412_2[31] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2_1[4]  (
	.A(CONFIG_reg_4_[7]),
	.B(edge_both[4]),
	.C(N_1157_2),
	.D(INTR_reg_61_2_1_1[4]),
	.Y(INTR_reg_61_2_1[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2_1[4] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2_1_1[4]  (
	.A(CONFIG_reg_4_[5]),
	.B(gpin3[4]),
	.C(CONFIG_reg_4_[7]),
	.D(CONFIG_reg_4_[6]),
	.Y(INTR_reg_61_2_1_1[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2_1_1[4] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2[4]  (
	.A(CONFIG_reg_4_[3]),
	.B(INTR_reg_61_2_1[4]),
	.C(N_90),
	.Y(INTR_reg_61_2[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61_2[4] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2_1[30]  (
	.A(CONFIG_reg_30_[7]),
	.B(edge_both[30]),
	.C(N_793_2),
	.D(INTR_reg_399_2_1_1[30]),
	.Y(INTR_reg_399_2_1[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2_1[30] .INIT=16'h22AF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2_1_1[30]  (
	.A(CONFIG_reg_30_[5]),
	.B(gpin3[30]),
	.C(CONFIG_reg_30_[7]),
	.D(CONFIG_reg_30_[6]),
	.Y(INTR_reg_399_2_1_1[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2_1_1[30] .INIT=16'h0056;
// @10:482
  CFG3 \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2[30]  (
	.A(CONFIG_reg_30_[3]),
	.B(INTR_reg_399_2_1[30]),
	.C(N_90),
	.Y(INTR_reg_399_2[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399_2[30] .INIT=8'h20;
// @10:482
  CFG4 \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386[29]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[29]),
	.B(INTR_reg[29]),
	.C(INTR_reg_386_2[29]),
	.D(N_90),
	.Y(INTR_reg_386[29])
);
defparam \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386[29] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373[28]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[28]),
	.B(INTR_reg[28]),
	.C(INTR_reg_373_2[28]),
	.D(N_90),
	.Y(INTR_reg_373[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.INTR_reg_373[28] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48[3]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.B(INTR_reg[3]),
	.C(INTR_reg_48_2[3]),
	.D(N_90),
	.Y(INTR_reg_48[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48[3] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204[15]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[15]),
	.B(INTR_reg[15]),
	.C(INTR_reg_204_2[15]),
	.D(N_90),
	.Y(INTR_reg_204[15])
);
defparam \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204[15] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347[26]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[26]),
	.B(INTR_reg[26]),
	.C(INTR_reg_347_2[26]),
	.D(N_90),
	.Y(INTR_reg_347[26])
);
defparam \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347[26] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35[2]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.B(INTR_reg[2]),
	.C(INTR_reg_35_2[2]),
	.D(N_90),
	.Y(INTR_reg_35[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35[2] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295[22]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[22]),
	.B(INTR_reg[22]),
	.C(INTR_reg_295_2[22]),
	.D(N_90),
	.Y(INTR_reg_295[22])
);
defparam \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295[22] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100[7]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.B(INTR_reg[7]),
	.C(INTR_reg_100_2[7]),
	.D(N_90),
	.Y(INTR_reg_100[7])
);
defparam \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100[7] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178[13]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[13]),
	.B(INTR_reg[13]),
	.C(INTR_reg_178_2[13]),
	.D(N_90),
	.Y(INTR_reg_178[13])
);
defparam \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178[13] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308[23]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[23]),
	.B(INTR_reg[23]),
	.C(INTR_reg_308_2[23]),
	.D(N_90),
	.Y(INTR_reg_308[23])
);
defparam \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308[23] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126[9]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[9]),
	.B(INTR_reg[9]),
	.C(INTR_reg_126_2[9]),
	.D(N_90),
	.Y(INTR_reg_126[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.INTR_reg_126[9] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243[18]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[18]),
	.B(INTR_reg[18]),
	.C(INTR_reg_243_2[18]),
	.D(N_90),
	.Y(INTR_reg_243[18])
);
defparam \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243[18] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87[6]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.B(INTR_reg[6]),
	.C(INTR_reg_87_2[6]),
	.D(N_90),
	.Y(INTR_reg_87[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.INTR_reg_87[6] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360[27]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[27]),
	.B(INTR_reg[27]),
	.C(INTR_reg_360_2[27]),
	.D(N_90),
	.Y(INTR_reg_360[27])
);
defparam \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360[27] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152[11]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[11]),
	.B(INTR_reg[11]),
	.C(INTR_reg_152_2[11]),
	.D(N_90),
	.Y(INTR_reg_152[11])
);
defparam \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152[11] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269[20]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[20]),
	.B(INTR_reg[20]),
	.C(INTR_reg_269_2[20]),
	.D(N_90),
	.Y(INTR_reg_269[20])
);
defparam \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269[20] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9[0]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.B(INTR_reg[0]),
	.C(INTR_reg_9_2[0]),
	.D(N_90),
	.Y(INTR_reg_9[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9[0] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256[19]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[19]),
	.B(INTR_reg[19]),
	.C(INTR_reg_256_2[19]),
	.D(N_90),
	.Y(INTR_reg_256[19])
);
defparam \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256[19] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139[10]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[10]),
	.B(INTR_reg[10]),
	.C(INTR_reg_139_2[10]),
	.D(N_90),
	.Y(INTR_reg_139[10])
);
defparam \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139[10] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282[21]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[21]),
	.B(INTR_reg[21]),
	.C(INTR_reg_282_2[21]),
	.D(N_90),
	.Y(INTR_reg_282[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.INTR_reg_282[21] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334[25]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[25]),
	.B(INTR_reg[25]),
	.C(INTR_reg_334_2[25]),
	.D(N_90),
	.Y(INTR_reg_334[25])
);
defparam \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334[25] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412[31]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[31]),
	.B(INTR_reg[31]),
	.C(INTR_reg_412_2[31]),
	.D(N_90),
	.Y(INTR_reg_412[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.INTR_reg_412[31] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165[12]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[12]),
	.B(INTR_reg[12]),
	.C(INTR_reg_165_2[12]),
	.D(N_90),
	.Y(INTR_reg_165[12])
);
defparam \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165[12] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22[1]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.B(INTR_reg[1]),
	.C(INTR_reg_22_2[1]),
	.D(N_90),
	.Y(INTR_reg_22[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22[1] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217[16]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[16]),
	.B(INTR_reg[16]),
	.C(INTR_reg_217_2[16]),
	.D(N_90),
	.Y(INTR_reg_217[16])
);
defparam \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217[16] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191[14]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[14]),
	.B(INTR_reg[14]),
	.C(INTR_reg_191_2[14]),
	.D(N_90),
	.Y(INTR_reg_191[14])
);
defparam \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191[14] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61[4]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.B(INTR_reg[4]),
	.C(INTR_reg_61_2[4]),
	.D(N_90),
	.Y(INTR_reg_61[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.INTR_reg_61[4] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399[30]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[30]),
	.B(INTR_reg[30]),
	.C(INTR_reg_399_2[30]),
	.D(N_90),
	.Y(INTR_reg_399[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.INTR_reg_399[30] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321[24]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[24]),
	.B(INTR_reg[24]),
	.C(INTR_reg_321_2[24]),
	.D(N_90),
	.Y(INTR_reg_321[24])
);
defparam \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321[24] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113[8]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[8]),
	.B(INTR_reg[8]),
	.C(INTR_reg_113_2[8]),
	.D(N_90),
	.Y(INTR_reg_113[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113[8] .INIT=16'hF0F4;
// @10:482
  CFG4 \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230[17]  (
	.A(CoreAPB3_0_APBmslave0_PWDATA[17]),
	.B(INTR_reg[17]),
	.C(INTR_reg_230_2[17]),
	.D(N_90),
	.Y(INTR_reg_230[17])
);
defparam \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230[17] .INIT=16'hF0F4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1  (
	.A(CONFIG_reg_1_[5]),
	.B(CONFIG_reg_1_[7]),
	.Y(un20_intr_2_1)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[8].REG_INT.un104_intr_2_1  (
	.A(CONFIG_reg_8_[5]),
	.B(CONFIG_reg_8_[7]),
	.Y(un104_intr_2_1)
);
defparam \xhdl1.GEN_BITS[8].REG_INT.un104_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[2].REG_INT.un32_intr_2_1  (
	.A(CONFIG_reg_2_[5]),
	.B(CONFIG_reg_2_[7]),
	.Y(un32_intr_2_1)
);
defparam \xhdl1.GEN_BITS[2].REG_INT.un32_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[17].REG_INT.un212_intr_2_1  (
	.A(CONFIG_reg_17_[5]),
	.B(CONFIG_reg_17_[7]),
	.Y(un212_intr_2_1)
);
defparam \xhdl1.GEN_BITS[17].REG_INT.un212_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[15].REG_INT.un188_intr_2_1  (
	.A(CONFIG_reg_15_[5]),
	.B(CONFIG_reg_15_[7]),
	.Y(un188_intr_2_1)
);
defparam \xhdl1.GEN_BITS[15].REG_INT.un188_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[25].REG_INT.un308_intr_2_1  (
	.A(CONFIG_reg_25_[5]),
	.B(CONFIG_reg_25_[7]),
	.Y(un308_intr_2_1)
);
defparam \xhdl1.GEN_BITS[25].REG_INT.un308_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[10].REG_INT.un128_intr_2_1  (
	.A(CONFIG_reg_10_[5]),
	.B(CONFIG_reg_10_[7]),
	.Y(un128_intr_2_1)
);
defparam \xhdl1.GEN_BITS[10].REG_INT.un128_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[20].REG_INT.un248_intr_2_1  (
	.A(CONFIG_reg_20_[5]),
	.B(CONFIG_reg_20_[7]),
	.Y(un248_intr_2_1)
);
defparam \xhdl1.GEN_BITS[20].REG_INT.un248_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[16].REG_INT.un200_intr_2_1  (
	.A(CONFIG_reg_16_[5]),
	.B(CONFIG_reg_16_[7]),
	.Y(un200_intr_2_1)
);
defparam \xhdl1.GEN_BITS[16].REG_INT.un200_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[7].REG_INT.un92_intr_2_1  (
	.A(CONFIG_reg_7_[5]),
	.B(CONFIG_reg_7_[7]),
	.Y(un92_intr_2_1)
);
defparam \xhdl1.GEN_BITS[7].REG_INT.un92_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[29].REG_INT.un356_intr_2_1  (
	.A(CONFIG_reg_29_[5]),
	.B(CONFIG_reg_29_[7]),
	.Y(un356_intr_2_1)
);
defparam \xhdl1.GEN_BITS[29].REG_INT.un356_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[12].REG_INT.un152_intr_2_1  (
	.A(CONFIG_reg_12_[5]),
	.B(CONFIG_reg_12_[7]),
	.Y(un152_intr_2_1)
);
defparam \xhdl1.GEN_BITS[12].REG_INT.un152_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[24].REG_INT.un296_intr_2_1  (
	.A(CONFIG_reg_24_[5]),
	.B(CONFIG_reg_24_[7]),
	.Y(un296_intr_2_1)
);
defparam \xhdl1.GEN_BITS[24].REG_INT.un296_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[26].REG_INT.un320_intr_2_1  (
	.A(CONFIG_reg_26_[5]),
	.B(CONFIG_reg_26_[7]),
	.Y(un320_intr_2_1)
);
defparam \xhdl1.GEN_BITS[26].REG_INT.un320_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[23].REG_INT.un284_intr_2_1  (
	.A(CONFIG_reg_23_[5]),
	.B(CONFIG_reg_23_[7]),
	.Y(un284_intr_2_1)
);
defparam \xhdl1.GEN_BITS[23].REG_INT.un284_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[14].REG_INT.un176_intr_2_1  (
	.A(CONFIG_reg_14_[5]),
	.B(CONFIG_reg_14_[7]),
	.Y(un176_intr_2_1)
);
defparam \xhdl1.GEN_BITS[14].REG_INT.un176_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[18].REG_INT.un224_intr_2_1  (
	.A(CONFIG_reg_18_[5]),
	.B(CONFIG_reg_18_[7]),
	.Y(un224_intr_2_1)
);
defparam \xhdl1.GEN_BITS[18].REG_INT.un224_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[3].REG_INT.un44_intr_2_1  (
	.A(CONFIG_reg_3_[5]),
	.B(CONFIG_reg_3_[7]),
	.Y(un44_intr_2_1)
);
defparam \xhdl1.GEN_BITS[3].REG_INT.un44_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[22].REG_INT.un272_intr_2_1  (
	.A(CONFIG_reg_22_[5]),
	.B(CONFIG_reg_22_[7]),
	.Y(un272_intr_2_1)
);
defparam \xhdl1.GEN_BITS[22].REG_INT.un272_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[19].REG_INT.un236_intr_2_1  (
	.A(CONFIG_reg_19_[5]),
	.B(CONFIG_reg_19_[7]),
	.Y(un236_intr_2_1)
);
defparam \xhdl1.GEN_BITS[19].REG_INT.un236_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[13].REG_INT.un164_intr_2_1  (
	.A(CONFIG_reg_13_[5]),
	.B(CONFIG_reg_13_[7]),
	.Y(un164_intr_2_1)
);
defparam \xhdl1.GEN_BITS[13].REG_INT.un164_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[27].REG_INT.un332_intr_2_1  (
	.A(CONFIG_reg_27_[5]),
	.B(CONFIG_reg_27_[7]),
	.Y(un332_intr_2_1)
);
defparam \xhdl1.GEN_BITS[27].REG_INT.un332_intr_2_1 .INIT=4'h4;
// @10:325
  CFG2 \xhdl1.GEN_BITS[11].REG_INT.un140_intr_2_1  (
	.A(CONFIG_reg_11_[5]),
	.B(CONFIG_reg_11_[7]),
	.Y(un140_intr_2_1)
);
defparam \xhdl1.GEN_BITS[11].REG_INT.un140_intr_2_1 .INIT=4'h4;
// @10:391
  CFG2 \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_0_a2_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.Y(N_1872)
);
defparam \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_0_a2_0 .INIT=4'h1;
// @10:391
  CFG2 \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.Y(N_1871)
);
defparam \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2_0 .INIT=4'h8;
// @10:391
  CFG2 \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.Y(N_93)
);
defparam \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2_1 .INIT=4'h4;
// @10:391
  CFG2 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1_i_o3_i_a2  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.Y(N_1858)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_1_i_o3_i_a2 .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[30].REG_GPIN.un368_GPIN_reg  (
	.A(gpin3[30]),
	.B(CONFIG_reg_30_[1]),
	.Y(un368_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[30].REG_GPIN.un368_GPIN_reg .INIT=4'h8;
// @10:391
  CFG2 \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12]2_4_0_o2_i_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(N_57)
);
defparam \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12]2_4_0_o2_i_a2 .INIT=4'h1;
// @10:423
  CFG2 \xhdl1.GEN_BITS[30].APB_32.edge_pos823  (
	.A(gpin3[30]),
	.B(gpin2[30]),
	.Y(edge_pos823)
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_pos823 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[30].APB_32.edge_neg763  (
	.A(gpin3[30]),
	.B(gpin2[30]),
	.Y(edge_neg763)
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_neg763 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[30].APB_32.edge_both763  (
	.A(gpin3[30]),
	.B(gpin2[30]),
	.Y(edge_both763)
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_both763 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[14].APB_32.edge_pos391  (
	.A(gpin3[14]),
	.B(gpin2[14]),
	.Y(edge_pos391)
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_pos391 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[14].APB_32.edge_neg363  (
	.A(gpin3[14]),
	.B(gpin2[14]),
	.Y(edge_neg363)
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_neg363 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191_2_RNO[14]  (
	.A(CONFIG_reg_14_[3]),
	.B(CONFIG_reg_14_[7]),
	.Y(un176_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191_2_RNO[14] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[14].APB_32.edge_both363  (
	.A(gpin3[14]),
	.B(gpin2[14]),
	.Y(edge_both363)
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_both363 .INIT=4'h6;
// @10:463
  CFG2 \xhdl1.GEN_BITS[6].APB_32.edge_both163  (
	.A(gpin3[6]),
	.B(gpin2[6]),
	.Y(edge_both163)
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_both163 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[6].APB_32.edge_neg163  (
	.A(gpin3[6]),
	.B(gpin2[6]),
	.Y(edge_neg163)
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_neg163 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[6].APB_32.edge_pos175  (
	.A(gpin3[6]),
	.B(gpin2[6]),
	.Y(edge_pos175)
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_pos175 .INIT=4'h4;
// @10:343
  CFG2 \xhdl1.GEN_BITS[14].REG_GPIN.un176_GPIN_reg  (
	.A(gpin3[14]),
	.B(CONFIG_reg_14_[1]),
	.Y(un176_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[14].REG_GPIN.un176_GPIN_reg .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[29].REG_GPIN.un356_GPIN_reg  (
	.A(gpin3[29]),
	.B(CONFIG_reg_29_[1]),
	.Y(un356_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[29].REG_GPIN.un356_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[29].REG_GPOUT.un356_GPIO_OUT_i  (
	.A(GPOUT_reg[29]),
	.B(CONFIG_reg_29_[0]),
	.Y(GPIO_OUT_c[29])
);
defparam \xhdl1.GEN_BITS[29].REG_GPOUT.un356_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[29].APB_32.edge_pos796  (
	.A(gpin3[29]),
	.B(gpin2[29]),
	.Y(edge_pos796)
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_pos796 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[29].APB_32.edge_neg738  (
	.A(gpin3[29]),
	.B(gpin2[29]),
	.Y(edge_neg738)
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_neg738 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386_2_RNO[29]  (
	.A(CONFIG_reg_29_[3]),
	.B(CONFIG_reg_29_[7]),
	.Y(un356_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386_2_RNO[29] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[29].APB_32.edge_both738  (
	.A(gpin3[29]),
	.B(gpin2[29]),
	.Y(edge_both738)
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_both738 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[13].REG_GPIN.un164_GPIN_reg  (
	.A(gpin3[13]),
	.B(CONFIG_reg_13_[1]),
	.Y(un164_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[13].REG_GPIN.un164_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[13].REG_GPOUT.un164_GPIO_OUT_i  (
	.A(GPOUT_reg[13]),
	.B(CONFIG_reg_13_[0]),
	.Y(GPIO_OUT_c[13])
);
defparam \xhdl1.GEN_BITS[13].REG_GPOUT.un164_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[13].APB_32.edge_pos364  (
	.A(gpin3[13]),
	.B(gpin2[13]),
	.Y(edge_pos364)
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_pos364 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[13].APB_32.edge_neg338  (
	.A(gpin3[13]),
	.B(gpin2[13]),
	.Y(edge_neg338)
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_neg338 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178_2_RNO[13]  (
	.A(CONFIG_reg_13_[3]),
	.B(CONFIG_reg_13_[7]),
	.Y(un164_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178_2_RNO[13] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[13].APB_32.edge_both338  (
	.A(gpin3[13]),
	.B(gpin2[13]),
	.Y(edge_both338)
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_both338 .INIT=4'h6;
// @10:463
  CFG2 \xhdl1.GEN_BITS[5].APB_32.edge_both138_0_x2  (
	.A(gpin3[5]),
	.B(gpin2[5]),
	.Y(N_91_i)
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_both138_0_x2 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[5].APB_32.edge_pos148_0_a3  (
	.A(gpin3[5]),
	.B(gpin2[5]),
	.Y(edge_pos148)
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_pos148_0_a3 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[5].APB_32.edge_neg138_0_a3  (
	.A(gpin3[5]),
	.B(gpin2[5]),
	.Y(edge_neg138)
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_neg138_0_a3 .INIT=4'h2;
// @10:343
  CFG2 \xhdl1.GEN_BITS[15].REG_GPIN.un188_GPIN_reg  (
	.A(gpin3[15]),
	.B(CONFIG_reg_15_[1]),
	.Y(un188_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[15].REG_GPIN.un188_GPIN_reg .INIT=4'h8;
// @10:385
  CFG2 \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204_2_RNO[15]  (
	.A(CONFIG_reg_15_[3]),
	.B(CONFIG_reg_15_[7]),
	.Y(un188_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204_2_RNO[15] .INIT=4'h2;
// @10:355
  CFG2 \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i  (
	.A(GPOUT_reg[0]),
	.B(CONFIG_reg_0_[0]),
	.Y(GPIO_OUT_c[0])
);
defparam \xhdl1.GEN_BITS[0].REG_GPOUT.un9_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[16].REG_GPIN.un200_GPIN_reg  (
	.A(gpin3[16]),
	.B(CONFIG_reg_16_[1]),
	.Y(un200_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[16].REG_GPIN.un200_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[16].REG_GPOUT.un200_GPIO_OUT_i  (
	.A(GPOUT_reg[16]),
	.B(CONFIG_reg_16_[0]),
	.Y(GPIO_OUT_c[16])
);
defparam \xhdl1.GEN_BITS[16].REG_GPOUT.un200_GPIO_OUT_i .INIT=4'h8;
// @10:385
  CFG2 \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217_2_RNO[16]  (
	.A(CONFIG_reg_16_[3]),
	.B(CONFIG_reg_16_[7]),
	.Y(un200_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217_2_RNO[16] .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_pos13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_pos13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_pos13 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_neg13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_neg13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_neg13 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[0].APB_32.edge_both13  (
	.A(gpin3[0]),
	.B(gpin2[0]),
	.Y(edge_both13)
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_both13 .INIT=4'h6;
// @10:385
  CFG2 \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230_2_RNO[17]  (
	.A(CONFIG_reg_17_[3]),
	.B(CONFIG_reg_17_[7]),
	.Y(un212_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230_2_RNO[17] .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22_2_RNO[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(CONFIG_reg_1_[7]),
	.Y(un20_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22_2_RNO[1] .INIT=4'h2;
// @10:343
  CFG2 \xhdl1.GEN_BITS[18].REG_GPIN.un224_GPIN_reg  (
	.A(gpin3[18]),
	.B(CONFIG_reg_18_[1]),
	.Y(un224_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[18].REG_GPIN.un224_GPIN_reg .INIT=4'h8;
// @10:443
  CFG2 \xhdl1.GEN_BITS[18].APB_32.edge_neg463  (
	.A(gpin3[18]),
	.B(gpin2[18]),
	.Y(edge_neg463)
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_neg463 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243_2_RNO[18]  (
	.A(CONFIG_reg_18_[3]),
	.B(CONFIG_reg_18_[7]),
	.Y(un224_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243_2_RNO[18] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[18].APB_32.edge_both463  (
	.A(gpin3[18]),
	.B(gpin2[18]),
	.Y(edge_both463)
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_both463 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[19].REG_GPIN.un236_GPIN_reg  (
	.A(gpin3[19]),
	.B(CONFIG_reg_19_[1]),
	.Y(un236_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[19].REG_GPIN.un236_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[19].REG_GPOUT.un236_GPIO_OUT_i  (
	.A(GPOUT_reg[19]),
	.B(CONFIG_reg_19_[0]),
	.Y(GPIO_OUT_c[19])
);
defparam \xhdl1.GEN_BITS[19].REG_GPOUT.un236_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[19].APB_32.edge_pos526  (
	.A(gpin3[19]),
	.B(gpin2[19]),
	.Y(edge_pos526)
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_pos526 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[19].APB_32.edge_neg488  (
	.A(gpin3[19]),
	.B(gpin2[19]),
	.Y(edge_neg488)
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_neg488 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256_2_RNO[19]  (
	.A(CONFIG_reg_19_[3]),
	.B(CONFIG_reg_19_[7]),
	.Y(un236_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256_2_RNO[19] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[19].APB_32.edge_both488  (
	.A(gpin3[19]),
	.B(gpin2[19]),
	.Y(edge_both488)
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_both488 .INIT=4'h6;
// @10:385
  CFG2 \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48_2_RNO[3]  (
	.A(CONFIG_reg_3_[3]),
	.B(CONFIG_reg_3_[7]),
	.Y(un44_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48_2_RNO[3] .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269_2_RNO[20]  (
	.A(CONFIG_reg_20_[3]),
	.B(CONFIG_reg_20_[7]),
	.Y(un248_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269_2_RNO[20] .INIT=4'h2;
// @10:391
  CFG2 \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a2_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(N_148)
);
defparam \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a2_0 .INIT=4'h2;
// @10:343
  CFG2 \xhdl1.GEN_BITS[22].REG_GPIN.un272_GPIN_reg  (
	.A(gpin3[22]),
	.B(CONFIG_reg_22_[1]),
	.Y(un272_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[22].REG_GPIN.un272_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[22].REG_GPOUT.un272_GPIO_OUT_i  (
	.A(GPOUT_reg[22]),
	.B(CONFIG_reg_22_[0]),
	.Y(GPIO_OUT_c[22])
);
defparam \xhdl1.GEN_BITS[22].REG_GPOUT.un272_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[22].APB_32.edge_pos607  (
	.A(gpin3[22]),
	.B(gpin2[22]),
	.Y(edge_pos607)
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_pos607 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[22].APB_32.edge_neg563  (
	.A(gpin3[22]),
	.B(gpin2[22]),
	.Y(edge_neg563)
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_neg563 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295_2_RNO[22]  (
	.A(CONFIG_reg_22_[3]),
	.B(CONFIG_reg_22_[7]),
	.Y(un272_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295_2_RNO[22] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[22].APB_32.edge_both563  (
	.A(gpin3[22]),
	.B(gpin2[22]),
	.Y(edge_both563)
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_both563 .INIT=4'h6;
// @10:385
  CFG2 \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308_2_RNO[23]  (
	.A(CONFIG_reg_23_[3]),
	.B(CONFIG_reg_23_[7]),
	.Y(un284_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308_2_RNO[23] .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[7].APB_32.edge_pos202  (
	.A(gpin3[7]),
	.B(gpin2[7]),
	.Y(edge_pos202)
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_pos202 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[7].APB_32.edge_neg188  (
	.A(gpin3[7]),
	.B(gpin2[7]),
	.Y(edge_neg188)
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_neg188 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[7].APB_32.edge_both188  (
	.A(gpin3[7]),
	.B(gpin2[7]),
	.Y(edge_both188)
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_both188 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[16].APB_32.edge_pos445  (
	.A(gpin3[16]),
	.B(gpin2[16]),
	.Y(edge_pos445)
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_pos445 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[16].APB_32.edge_neg413  (
	.A(gpin3[16]),
	.B(gpin2[16]),
	.Y(edge_neg413)
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_neg413 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[16].APB_32.edge_both413  (
	.A(gpin3[16]),
	.B(gpin2[16]),
	.Y(edge_both413)
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_both413 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[26].APB_32.edge_pos715  (
	.A(gpin3[26]),
	.B(gpin2[26]),
	.Y(edge_pos715)
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_pos715 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[26].APB_32.edge_neg663  (
	.A(gpin3[26]),
	.B(gpin2[26]),
	.Y(edge_neg663)
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_neg663 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[26].APB_32.edge_both663  (
	.A(gpin3[26]),
	.B(gpin2[26]),
	.Y(edge_both663)
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_both663 .INIT=4'h6;
// @10:385
  CFG2 \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35_2_RNO[2]  (
	.A(CONFIG_reg_2_[3]),
	.B(CONFIG_reg_2_[7]),
	.Y(un32_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35_2_RNO[2] .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[10].APB_32.edge_pos283  (
	.A(gpin3[10]),
	.B(gpin2[10]),
	.Y(edge_pos283)
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_pos283 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[10].APB_32.edge_neg263  (
	.A(gpin3[10]),
	.B(gpin2[10]),
	.Y(edge_neg263)
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_neg263 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[10].APB_32.edge_both263  (
	.A(gpin3[10]),
	.B(gpin2[10]),
	.Y(edge_both263)
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_both263 .INIT=4'h6;
// @10:355
  CFG2 \xhdl1.GEN_BITS[3].REG_GPOUT.un44_GPIO_OUT_i  (
	.A(GPOUT_reg[3]),
	.B(CONFIG_reg_3_[0]),
	.Y(GPIO_OUT_c[3])
);
defparam \xhdl1.GEN_BITS[3].REG_GPOUT.un44_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[3].APB_32.edge_pos94  (
	.A(gpin3[3]),
	.B(gpin2[3]),
	.Y(edge_pos94)
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_pos94 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[3].APB_32.edge_neg88  (
	.A(gpin3[3]),
	.B(gpin2[3]),
	.Y(edge_neg88)
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_neg88 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[3].APB_32.edge_both88  (
	.A(gpin3[3]),
	.B(gpin2[3]),
	.Y(edge_both88)
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_both88 .INIT=4'h6;
// @10:385
  CFG2 \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334_2_RNO[25]  (
	.A(CONFIG_reg_25_[3]),
	.B(CONFIG_reg_25_[7]),
	.Y(un308_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334_2_RNO[25] .INIT=4'h2;
// @10:343
  CFG2 \xhdl1.GEN_BITS[8].REG_GPIN.un104_GPIN_reg  (
	.A(gpin3[8]),
	.B(CONFIG_reg_8_[1]),
	.Y(un104_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[8].REG_GPIN.un104_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[8].REG_GPOUT.un104_GPIO_OUT_i  (
	.A(GPOUT_reg[8]),
	.B(CONFIG_reg_8_[0]),
	.Y(GPIO_OUT_c[8])
);
defparam \xhdl1.GEN_BITS[8].REG_GPOUT.un104_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[24].REG_GPIN.un296_GPIN_reg  (
	.A(gpin3[24]),
	.B(CONFIG_reg_24_[1]),
	.Y(un296_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[24].REG_GPIN.un296_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[24].REG_GPOUT.un296_GPIO_OUT_i  (
	.A(GPOUT_reg[24]),
	.B(CONFIG_reg_24_[0]),
	.Y(GPIO_OUT_c[24])
);
defparam \xhdl1.GEN_BITS[24].REG_GPOUT.un296_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[24].APB_32.edge_pos661  (
	.A(gpin3[24]),
	.B(gpin2[24]),
	.Y(edge_pos661)
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_pos661 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[24].APB_32.edge_neg613  (
	.A(gpin3[24]),
	.B(gpin2[24]),
	.Y(edge_neg613)
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_neg613 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321_2_RNO[24]  (
	.A(CONFIG_reg_24_[3]),
	.B(CONFIG_reg_24_[7]),
	.Y(un296_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321_2_RNO[24] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[24].APB_32.edge_both613  (
	.A(gpin3[24]),
	.B(gpin2[24]),
	.Y(edge_both613)
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_both613 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[8].APB_32.edge_pos229  (
	.A(gpin3[8]),
	.B(gpin2[8]),
	.Y(edge_pos229)
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_pos229 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[8].APB_32.edge_neg213  (
	.A(gpin3[8]),
	.B(gpin2[8]),
	.Y(edge_neg213)
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_neg213 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113_2_RNO[8]  (
	.A(CONFIG_reg_8_[3]),
	.B(CONFIG_reg_8_[7]),
	.Y(un104_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113_2_RNO[8] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[8].APB_32.edge_both213  (
	.A(gpin3[8]),
	.B(gpin2[8]),
	.Y(edge_both213)
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_both213 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[10].REG_GPIN.un128_GPIN_reg  (
	.A(gpin3[10]),
	.B(CONFIG_reg_10_[1]),
	.Y(un128_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[10].REG_GPIN.un128_GPIN_reg .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[26].REG_GPIN.un320_GPIN_reg  (
	.A(gpin3[26]),
	.B(CONFIG_reg_26_[1]),
	.Y(un320_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[26].REG_GPIN.un320_GPIN_reg .INIT=4'h8;
// @10:385
  CFG2 \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347_2_RNO[26]  (
	.A(CONFIG_reg_26_[3]),
	.B(CONFIG_reg_26_[7]),
	.Y(un320_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347_2_RNO[26] .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139_2_RNO[10]  (
	.A(CONFIG_reg_10_[3]),
	.B(CONFIG_reg_10_[7]),
	.Y(un128_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139_2_RNO[10] .INIT=4'h2;
// @10:343
  CFG2 \xhdl1.GEN_BITS[11].REG_GPIN.un140_GPIN_reg  (
	.A(gpin3[11]),
	.B(CONFIG_reg_11_[1]),
	.Y(un140_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[11].REG_GPIN.un140_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[11].REG_GPOUT.un140_GPIO_OUT_i  (
	.A(GPOUT_reg[11]),
	.B(CONFIG_reg_11_[0]),
	.Y(GPIO_OUT_c[11])
);
defparam \xhdl1.GEN_BITS[11].REG_GPOUT.un140_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[27].REG_GPOUT.un332_GPIO_OUT_i  (
	.A(GPOUT_reg[27]),
	.B(CONFIG_reg_27_[0]),
	.Y(GPIO_OUT_c[27])
);
defparam \xhdl1.GEN_BITS[27].REG_GPOUT.un332_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[28].REG_GPIN.un344_GPIN_reg  (
	.A(gpin3[28]),
	.B(CONFIG_reg_28_[1]),
	.Y(un344_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[28].REG_GPIN.un344_GPIN_reg .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[27].APB_32.edge_pos742  (
	.A(gpin3[27]),
	.B(gpin2[27]),
	.Y(edge_pos742)
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_pos742 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[27].APB_32.edge_neg688  (
	.A(gpin3[27]),
	.B(gpin2[27]),
	.Y(edge_neg688)
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_neg688 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360_2_RNO[27]  (
	.A(CONFIG_reg_27_[3]),
	.B(CONFIG_reg_27_[7]),
	.Y(un332_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360_2_RNO[27] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[27].APB_32.edge_both688  (
	.A(gpin3[27]),
	.B(gpin2[27]),
	.Y(edge_both688)
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_both688 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[11].APB_32.edge_pos310  (
	.A(gpin3[11]),
	.B(gpin2[11]),
	.Y(edge_pos310)
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_pos310 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[11].APB_32.edge_neg288  (
	.A(gpin3[11]),
	.B(gpin2[11]),
	.Y(edge_neg288)
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_neg288 .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152_2_RNO[11]  (
	.A(CONFIG_reg_11_[3]),
	.B(CONFIG_reg_11_[7]),
	.Y(un140_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152_2_RNO[11] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[11].APB_32.edge_both288  (
	.A(gpin3[11]),
	.B(gpin2[11]),
	.Y(edge_both288)
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_both288 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[12].REG_GPIN.un152_GPIN_reg  (
	.A(gpin3[12]),
	.B(CONFIG_reg_12_[1]),
	.Y(un152_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[12].REG_GPIN.un152_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[12].REG_GPOUT.un152_GPIO_OUT_i  (
	.A(GPOUT_reg[12]),
	.B(CONFIG_reg_12_[0]),
	.Y(GPIO_OUT_c[12])
);
defparam \xhdl1.GEN_BITS[12].REG_GPOUT.un152_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[28].REG_GPOUT.un344_GPIO_OUT_i  (
	.A(GPOUT_reg[28]),
	.B(CONFIG_reg_28_[0]),
	.Y(GPIO_OUT_c[28])
);
defparam \xhdl1.GEN_BITS[28].REG_GPOUT.un344_GPIO_OUT_i .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[28].APB_32.edge_pos769  (
	.A(gpin3[28]),
	.B(gpin2[28]),
	.Y(edge_pos769)
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_pos769 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[28].APB_32.edge_neg713  (
	.A(gpin3[28]),
	.B(gpin2[28]),
	.Y(edge_neg713)
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_neg713 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[12].APB_32.edge_pos337  (
	.A(gpin3[12]),
	.B(gpin2[12]),
	.Y(edge_pos337)
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_pos337 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[12].APB_32.edge_neg313  (
	.A(gpin3[12]),
	.B(gpin2[12]),
	.Y(edge_neg313)
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_neg313 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[12].APB_32.edge_both313  (
	.A(gpin3[12]),
	.B(gpin2[12]),
	.Y(edge_both313)
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_both313 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[1].REG_GPIN.un20_GPIN_reg  (
	.A(gpin3[1]),
	.B(CONFIG_reg_1_[1]),
	.Y(un20_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[1].REG_GPIN.un20_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i  (
	.A(GPOUT_reg[1]),
	.B(CONFIG_reg_1_[0]),
	.Y(GPIO_OUT_c[1])
);
defparam \xhdl1.GEN_BITS[1].REG_GPOUT.un20_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[17].REG_GPIN.un212_GPIN_reg  (
	.A(gpin3[17]),
	.B(CONFIG_reg_17_[1]),
	.Y(un212_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[17].REG_GPIN.un212_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[17].REG_GPOUT.un212_GPIO_OUT_i  (
	.A(GPOUT_reg[17]),
	.B(CONFIG_reg_17_[0]),
	.Y(GPIO_OUT_c[17])
);
defparam \xhdl1.GEN_BITS[17].REG_GPOUT.un212_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[27].REG_GPIN.un332_GPIN_reg  (
	.A(gpin3[27]),
	.B(CONFIG_reg_27_[1]),
	.Y(un332_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[27].REG_GPIN.un332_GPIN_reg .INIT=4'h8;
// @10:423
  CFG2 \xhdl1.GEN_BITS[17].APB_32.edge_pos472  (
	.A(gpin3[17]),
	.B(gpin2[17]),
	.Y(edge_pos472)
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_pos472 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[17].APB_32.edge_neg438  (
	.A(gpin3[17]),
	.B(gpin2[17]),
	.Y(edge_neg438)
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_neg438 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[17].APB_32.edge_both438  (
	.A(gpin3[17]),
	.B(gpin2[17]),
	.Y(edge_both438)
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_both438 .INIT=4'h6;
// @10:423
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_pos40  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_pos40)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_pos40 .INIT=4'h4;
// @10:443
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_neg38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_neg38)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_neg38 .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[1].APB_32.edge_both38  (
	.A(gpin3[1]),
	.B(gpin2[1]),
	.Y(edge_both38)
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_both38 .INIT=4'h6;
// @10:343
  CFG2 \xhdl1.GEN_BITS[6].REG_GPIN.un80_GPIN_reg  (
	.A(gpin3[6]),
	.B(CONFIG_reg_6_[1]),
	.Y(un80_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[6].REG_GPIN.un80_GPIN_reg .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[7].REG_GPIN.un92_GPIN_reg  (
	.A(gpin3[7]),
	.B(CONFIG_reg_7_[1]),
	.Y(un92_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[7].REG_GPIN.un92_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[7].REG_GPOUT.un92_GPIO_OUT_i  (
	.A(GPOUT_reg[7]),
	.B(CONFIG_reg_7_[0]),
	.Y(GPIO_OUT_c[7])
);
defparam \xhdl1.GEN_BITS[7].REG_GPOUT.un92_GPIO_OUT_i .INIT=4'h8;
// @10:385
  CFG2 \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100_2_RNO[7]  (
	.A(CONFIG_reg_7_[3]),
	.B(CONFIG_reg_7_[7]),
	.Y(un92_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100_2_RNO[7] .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9_2_RNO[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(CONFIG_reg_0_[7]),
	.Y(un9_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9_2_RNO[0] .INIT=4'h2;
// @10:385
  CFG2 \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165_2_RNO[12]  (
	.A(CONFIG_reg_12_[3]),
	.B(CONFIG_reg_12_[7]),
	.Y(un152_intr_sn_N_8_mux)
);
defparam \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165_2_RNO[12] .INIT=4'h2;
// @10:463
  CFG2 \xhdl1.GEN_BITS[9].APB_32.edge_both238  (
	.A(gpin3[9]),
	.B(gpin2[9]),
	.Y(edge_both238)
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_both238 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[9].APB_32.edge_neg238  (
	.A(gpin3[9]),
	.B(gpin2[9]),
	.Y(edge_neg238)
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_neg238 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[9].APB_32.edge_pos256  (
	.A(gpin3[9]),
	.B(gpin2[9]),
	.Y(edge_pos256)
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_pos256 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[4].APB_32.edge_both113  (
	.A(gpin3[4]),
	.B(gpin2[4]),
	.Y(edge_both113)
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_both113 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[4].APB_32.edge_neg113  (
	.A(gpin3[4]),
	.B(gpin2[4]),
	.Y(edge_neg113)
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_neg113 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[4].APB_32.edge_pos121  (
	.A(gpin3[4]),
	.B(gpin2[4]),
	.Y(edge_pos121)
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_pos121 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[2].APB_32.edge_both63  (
	.A(gpin3[2]),
	.B(gpin2[2]),
	.Y(edge_both63)
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_both63 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[2].APB_32.edge_neg63  (
	.A(gpin3[2]),
	.B(gpin2[2]),
	.Y(edge_neg63)
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_neg63 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[2].APB_32.edge_pos67  (
	.A(gpin3[2]),
	.B(gpin2[2]),
	.Y(edge_pos67)
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_pos67 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[25].APB_32.edge_both638  (
	.A(gpin3[25]),
	.B(gpin2[25]),
	.Y(edge_both638)
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_both638 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[25].APB_32.edge_neg638  (
	.A(gpin3[25]),
	.B(gpin2[25]),
	.Y(edge_neg638)
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_neg638 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[25].APB_32.edge_pos688  (
	.A(gpin3[25]),
	.B(gpin2[25]),
	.Y(edge_pos688)
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_pos688 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[23].APB_32.edge_both588  (
	.A(gpin3[23]),
	.B(gpin2[23]),
	.Y(edge_both588)
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_both588 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[23].APB_32.edge_neg588  (
	.A(gpin3[23]),
	.B(gpin2[23]),
	.Y(edge_neg588)
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_neg588 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[23].APB_32.edge_pos634  (
	.A(gpin3[23]),
	.B(gpin2[23]),
	.Y(edge_pos634)
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_pos634 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[21].APB_32.edge_both538  (
	.A(gpin3[21]),
	.B(gpin2[21]),
	.Y(edge_both538)
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_both538 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[21].APB_32.edge_neg538  (
	.A(gpin3[21]),
	.B(gpin2[21]),
	.Y(edge_neg538)
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_neg538 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[21].APB_32.edge_pos580  (
	.A(gpin3[21]),
	.B(gpin2[21]),
	.Y(edge_pos580)
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_pos580 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[20].APB_32.edge_both513  (
	.A(gpin3[20]),
	.B(gpin2[20]),
	.Y(edge_both513)
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_both513 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[20].APB_32.edge_neg513  (
	.A(gpin3[20]),
	.B(gpin2[20]),
	.Y(edge_neg513)
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_neg513 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[20].APB_32.edge_pos553  (
	.A(gpin3[20]),
	.B(gpin2[20]),
	.Y(edge_pos553)
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_pos553 .INIT=4'h4;
// @10:423
  CFG2 \xhdl1.GEN_BITS[18].APB_32.edge_pos499  (
	.A(gpin3[18]),
	.B(gpin2[18]),
	.Y(edge_pos499)
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_pos499 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[15].APB_32.edge_both388  (
	.A(gpin3[15]),
	.B(gpin2[15]),
	.Y(edge_both388)
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_both388 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[15].APB_32.edge_neg388  (
	.A(gpin3[15]),
	.B(gpin2[15]),
	.Y(edge_neg388)
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_neg388 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[15].APB_32.edge_pos418  (
	.A(gpin3[15]),
	.B(gpin2[15]),
	.Y(edge_pos418)
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_pos418 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[31].APB_32.edge_both788  (
	.A(gpin3[31]),
	.B(gpin2[31]),
	.Y(edge_both788)
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_both788 .INIT=4'h6;
// @10:443
  CFG2 \xhdl1.GEN_BITS[31].APB_32.edge_neg788  (
	.A(gpin3[31]),
	.B(gpin2[31]),
	.Y(edge_neg788)
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_neg788 .INIT=4'h2;
// @10:423
  CFG2 \xhdl1.GEN_BITS[31].APB_32.edge_pos850  (
	.A(gpin3[31]),
	.B(gpin2[31]),
	.Y(edge_pos850)
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_pos850 .INIT=4'h4;
// @10:463
  CFG2 \xhdl1.GEN_BITS[28].APB_32.edge_both713  (
	.A(gpin3[28]),
	.B(gpin2[28]),
	.Y(edge_both713)
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_both713 .INIT=4'h6;
// @10:355
  CFG2 \xhdl1.GEN_BITS[31].REG_GPOUT.un380_GPIO_OUT_i  (
	.A(GPOUT_reg[31]),
	.B(CONFIG_reg_31_[0]),
	.Y(GPIO_OUT_c[31])
);
defparam \xhdl1.GEN_BITS[31].REG_GPOUT.un380_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[31].REG_GPIN.un380_GPIN_reg  (
	.A(gpin3[31]),
	.B(CONFIG_reg_31_[1]),
	.Y(un380_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[31].REG_GPIN.un380_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[30].REG_GPOUT.un368_GPIO_OUT_i  (
	.A(GPOUT_reg[30]),
	.B(CONFIG_reg_30_[0]),
	.Y(GPIO_OUT_c[30])
);
defparam \xhdl1.GEN_BITS[30].REG_GPOUT.un368_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[26].REG_GPOUT.un320_GPIO_OUT_i  (
	.A(GPOUT_reg[26]),
	.B(CONFIG_reg_26_[0]),
	.Y(GPIO_OUT_c[26])
);
defparam \xhdl1.GEN_BITS[26].REG_GPOUT.un320_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[25].REG_GPOUT.un308_GPIO_OUT_i  (
	.A(GPOUT_reg[25]),
	.B(CONFIG_reg_25_[0]),
	.Y(GPIO_OUT_c[25])
);
defparam \xhdl1.GEN_BITS[25].REG_GPOUT.un308_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[25].REG_GPIN.un308_GPIN_reg  (
	.A(gpin3[25]),
	.B(CONFIG_reg_25_[1]),
	.Y(un308_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[25].REG_GPIN.un308_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[23].REG_GPOUT.un284_GPIO_OUT_i  (
	.A(GPOUT_reg[23]),
	.B(CONFIG_reg_23_[0]),
	.Y(GPIO_OUT_c[23])
);
defparam \xhdl1.GEN_BITS[23].REG_GPOUT.un284_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[23].REG_GPIN.un284_GPIN_reg  (
	.A(gpin3[23]),
	.B(CONFIG_reg_23_[1]),
	.Y(un284_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[23].REG_GPIN.un284_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[21].REG_GPOUT.un260_GPIO_OUT_i  (
	.A(GPOUT_reg[21]),
	.B(CONFIG_reg_21_[0]),
	.Y(GPIO_OUT_c[21])
);
defparam \xhdl1.GEN_BITS[21].REG_GPOUT.un260_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[21].REG_GPIN.un260_GPIN_reg  (
	.A(gpin3[21]),
	.B(CONFIG_reg_21_[1]),
	.Y(un260_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[21].REG_GPIN.un260_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[20].REG_GPOUT.un248_GPIO_OUT_i  (
	.A(GPOUT_reg[20]),
	.B(CONFIG_reg_20_[0]),
	.Y(GPIO_OUT_c[20])
);
defparam \xhdl1.GEN_BITS[20].REG_GPOUT.un248_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[20].REG_GPIN.un248_GPIN_reg  (
	.A(gpin3[20]),
	.B(CONFIG_reg_20_[1]),
	.Y(un248_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[20].REG_GPIN.un248_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[18].REG_GPOUT.un224_GPIO_OUT_i  (
	.A(GPOUT_reg[18]),
	.B(CONFIG_reg_18_[0]),
	.Y(GPIO_OUT_c[18])
);
defparam \xhdl1.GEN_BITS[18].REG_GPOUT.un224_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[15].REG_GPOUT.un188_GPIO_OUT_i  (
	.A(GPOUT_reg[15]),
	.B(CONFIG_reg_15_[0]),
	.Y(GPIO_OUT_c[15])
);
defparam \xhdl1.GEN_BITS[15].REG_GPOUT.un188_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[14].REG_GPOUT.un176_GPIO_OUT_i  (
	.A(GPOUT_reg[14]),
	.B(CONFIG_reg_14_[0]),
	.Y(GPIO_OUT_c[14])
);
defparam \xhdl1.GEN_BITS[14].REG_GPOUT.un176_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[10].REG_GPOUT.un128_GPIO_OUT_i  (
	.A(GPOUT_reg[10]),
	.B(CONFIG_reg_10_[0]),
	.Y(GPIO_OUT_c[10])
);
defparam \xhdl1.GEN_BITS[10].REG_GPOUT.un128_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[9].REG_GPOUT.un116_GPIO_OUT_i  (
	.A(GPOUT_reg[9]),
	.B(CONFIG_reg_9_[0]),
	.Y(GPIO_OUT_c[9])
);
defparam \xhdl1.GEN_BITS[9].REG_GPOUT.un116_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[9].REG_GPIN.un116_GPIN_reg  (
	.A(gpin3[9]),
	.B(CONFIG_reg_9_[1]),
	.Y(un116_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[9].REG_GPIN.un116_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[6].REG_GPOUT.un80_GPIO_OUT_i  (
	.A(GPOUT_reg[6]),
	.B(CONFIG_reg_6_[0]),
	.Y(GPIO_OUT_c[6])
);
defparam \xhdl1.GEN_BITS[6].REG_GPOUT.un80_GPIO_OUT_i .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[5].REG_GPOUT.un68_GPIO_OUT_i  (
	.A(GPOUT_reg[5]),
	.B(CONFIG_reg_5_[0]),
	.Y(GPIO_OUT_c[5])
);
defparam \xhdl1.GEN_BITS[5].REG_GPOUT.un68_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[5].REG_GPIN.un68_GPIN_reg  (
	.A(gpin3[5]),
	.B(CONFIG_reg_5_[1]),
	.Y(un68_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[5].REG_GPIN.un68_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[4].REG_GPOUT.un56_GPIO_OUT_i  (
	.A(GPOUT_reg[4]),
	.B(CONFIG_reg_4_[0]),
	.Y(GPIO_OUT_c[4])
);
defparam \xhdl1.GEN_BITS[4].REG_GPOUT.un56_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[4].REG_GPIN.un56_GPIN_reg  (
	.A(gpin3[4]),
	.B(CONFIG_reg_4_[1]),
	.Y(un56_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[4].REG_GPIN.un56_GPIN_reg .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[3].REG_GPIN.un44_GPIN_reg  (
	.A(gpin3[3]),
	.B(CONFIG_reg_3_[1]),
	.Y(un44_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[3].REG_GPIN.un44_GPIN_reg .INIT=4'h8;
// @10:355
  CFG2 \xhdl1.GEN_BITS[2].REG_GPOUT.un32_GPIO_OUT_i  (
	.A(GPOUT_reg[2]),
	.B(CONFIG_reg_2_[0]),
	.Y(GPIO_OUT_c[2])
);
defparam \xhdl1.GEN_BITS[2].REG_GPOUT.un32_GPIO_OUT_i .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[2].REG_GPIN.un32_GPIN_reg  (
	.A(gpin3[2]),
	.B(CONFIG_reg_2_[1]),
	.Y(un32_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[2].REG_GPIN.un32_GPIN_reg .INIT=4'h8;
// @10:343
  CFG2 \xhdl1.GEN_BITS[0].REG_GPIN.un9_GPIN_reg  (
	.A(gpin3[0]),
	.B(CONFIG_reg_0_[1]),
	.Y(un9_GPIN_reg)
);
defparam \xhdl1.GEN_BITS[0].REG_GPIN.un9_GPIN_reg .INIT=4'h8;
// @10:391
  CFG4 \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_0_a2_2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PENABLE),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(CONFIG_reg_2_2_0_a2_2)
);
defparam \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_0_a2_2 .INIT=16'h0010;
// @10:325
  CFG3 \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_a2_0_2  (
	.A(CONFIG_reg_5_[3]),
	.B(edge_both[5]),
	.C(CONFIG_reg_5_[7]),
	.Y(un68_intr_u_0_a2_0_2)
);
defparam \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_a2_0_2 .INIT=8'h80;
// @10:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3  (
	.A(CONFIG_reg_0_[5]),
	.B(CONFIG_reg_0_[3]),
	.C(edge_both[0]),
	.D(CONFIG_reg_0_[6]),
	.Y(N_1210_3)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_2_3 .INIT=16'h0040;
// @10:325
  CFG4 \xhdl1.GEN_BITS[18].REG_INT.un224_intr_3_2_0  (
	.A(edge_pos[18]),
	.B(edge_neg[18]),
	.C(CONFIG_reg_18_[6]),
	.D(CONFIG_reg_18_[5]),
	.Y(N_961_2)
);
defparam \xhdl1.GEN_BITS[18].REG_INT.un224_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[30].REG_INT.un368_intr_3_2_0  (
	.A(edge_pos[30]),
	.B(edge_neg[30]),
	.C(CONFIG_reg_30_[6]),
	.D(CONFIG_reg_30_[5]),
	.Y(N_793_2)
);
defparam \xhdl1.GEN_BITS[30].REG_INT.un368_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[24].REG_INT.un296_intr_3_2_0  (
	.A(edge_pos[24]),
	.B(edge_neg[24]),
	.C(CONFIG_reg_24_[6]),
	.D(CONFIG_reg_24_[5]),
	.Y(N_877_2)
);
defparam \xhdl1.GEN_BITS[24].REG_INT.un296_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[9].REG_INT.un116_intr_3_2_0  (
	.A(edge_pos[9]),
	.B(edge_neg[9]),
	.C(CONFIG_reg_9_[6]),
	.D(CONFIG_reg_9_[5]),
	.Y(N_1087_2)
);
defparam \xhdl1.GEN_BITS[9].REG_INT.un116_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[20].REG_INT.un248_intr_3_2_0  (
	.A(edge_pos[20]),
	.B(edge_neg[20]),
	.C(CONFIG_reg_20_[6]),
	.D(CONFIG_reg_20_[5]),
	.Y(N_933_2)
);
defparam \xhdl1.GEN_BITS[20].REG_INT.un248_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[23].REG_INT.un284_intr_3_2_0  (
	.A(edge_pos[23]),
	.B(edge_neg[23]),
	.C(CONFIG_reg_23_[6]),
	.D(CONFIG_reg_23_[5]),
	.Y(N_891_2)
);
defparam \xhdl1.GEN_BITS[23].REG_INT.un284_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0  (
	.A(edge_pos[1]),
	.B(edge_neg[1]),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_1199_2)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[17].REG_INT.un212_intr_3_2_0  (
	.A(edge_pos[17]),
	.B(edge_neg[17]),
	.C(CONFIG_reg_17_[6]),
	.D(CONFIG_reg_17_[5]),
	.Y(N_975_2)
);
defparam \xhdl1.GEN_BITS[17].REG_INT.un212_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[13].REG_INT.un164_intr_3_2_0  (
	.A(edge_pos[13]),
	.B(edge_neg[13]),
	.C(CONFIG_reg_13_[6]),
	.D(CONFIG_reg_13_[5]),
	.Y(N_1031_2)
);
defparam \xhdl1.GEN_BITS[13].REG_INT.un164_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[3].REG_INT.un44_intr_3_2_0  (
	.A(edge_pos[3]),
	.B(edge_neg[3]),
	.C(CONFIG_reg_3_[6]),
	.D(CONFIG_reg_3_[5]),
	.Y(N_1171_2)
);
defparam \xhdl1.GEN_BITS[3].REG_INT.un44_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[14].REG_INT.un176_intr_3_2_0  (
	.A(edge_pos[14]),
	.B(edge_neg[14]),
	.C(CONFIG_reg_14_[6]),
	.D(CONFIG_reg_14_[5]),
	.Y(N_1017_2)
);
defparam \xhdl1.GEN_BITS[14].REG_INT.un176_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[6].REG_INT.un80_intr_3_2_0  (
	.A(edge_pos[6]),
	.B(edge_neg[6]),
	.C(CONFIG_reg_6_[6]),
	.D(CONFIG_reg_6_[5]),
	.Y(N_1129_2)
);
defparam \xhdl1.GEN_BITS[6].REG_INT.un80_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[7].REG_INT.un92_intr_3_2_0  (
	.A(edge_pos[7]),
	.B(edge_neg[7]),
	.C(CONFIG_reg_7_[6]),
	.D(CONFIG_reg_7_[5]),
	.Y(N_1115_2)
);
defparam \xhdl1.GEN_BITS[7].REG_INT.un92_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[27].REG_INT.un332_intr_3_2_0  (
	.A(edge_pos[27]),
	.B(edge_neg[27]),
	.C(CONFIG_reg_27_[6]),
	.D(CONFIG_reg_27_[5]),
	.Y(N_835_2)
);
defparam \xhdl1.GEN_BITS[27].REG_INT.un332_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[26].REG_INT.un320_intr_3_2_0  (
	.A(edge_pos[26]),
	.B(edge_neg[26]),
	.C(CONFIG_reg_26_[6]),
	.D(CONFIG_reg_26_[5]),
	.Y(N_849_2)
);
defparam \xhdl1.GEN_BITS[26].REG_INT.un320_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[10].REG_INT.un128_intr_3_2_0  (
	.A(edge_pos[10]),
	.B(edge_neg[10]),
	.C(CONFIG_reg_10_[6]),
	.D(CONFIG_reg_10_[5]),
	.Y(N_1073_2)
);
defparam \xhdl1.GEN_BITS[10].REG_INT.un128_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[4].REG_INT.un56_intr_3_2_0  (
	.A(edge_pos[4]),
	.B(edge_neg[4]),
	.C(CONFIG_reg_4_[6]),
	.D(CONFIG_reg_4_[5]),
	.Y(N_1157_2)
);
defparam \xhdl1.GEN_BITS[4].REG_INT.un56_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[16].REG_INT.un200_intr_3_2_0  (
	.A(edge_pos[16]),
	.B(edge_neg[16]),
	.C(CONFIG_reg_16_[6]),
	.D(CONFIG_reg_16_[5]),
	.Y(N_989_2)
);
defparam \xhdl1.GEN_BITS[16].REG_INT.un200_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[11].REG_INT.un140_intr_3_2_0  (
	.A(edge_pos[11]),
	.B(edge_neg[11]),
	.C(CONFIG_reg_11_[6]),
	.D(CONFIG_reg_11_[5]),
	.Y(N_1059_2)
);
defparam \xhdl1.GEN_BITS[11].REG_INT.un140_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0  (
	.A(edge_pos[0]),
	.B(edge_neg[0]),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_1213_2)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[28].REG_INT.un344_intr_3_2_0  (
	.A(edge_pos[28]),
	.B(edge_neg[28]),
	.C(CONFIG_reg_28_[6]),
	.D(CONFIG_reg_28_[5]),
	.Y(N_821_2)
);
defparam \xhdl1.GEN_BITS[28].REG_INT.un344_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[19].REG_INT.un236_intr_3_2_0  (
	.A(edge_pos[19]),
	.B(edge_neg[19]),
	.C(CONFIG_reg_19_[6]),
	.D(CONFIG_reg_19_[5]),
	.Y(N_947_2)
);
defparam \xhdl1.GEN_BITS[19].REG_INT.un236_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[22].REG_INT.un272_intr_3_2_0  (
	.A(edge_pos[22]),
	.B(edge_neg[22]),
	.C(CONFIG_reg_22_[6]),
	.D(CONFIG_reg_22_[5]),
	.Y(N_905_2)
);
defparam \xhdl1.GEN_BITS[22].REG_INT.un272_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[29].REG_INT.un356_intr_3_2_0  (
	.A(edge_pos[29]),
	.B(edge_neg[29]),
	.C(CONFIG_reg_29_[6]),
	.D(CONFIG_reg_29_[5]),
	.Y(N_807_2)
);
defparam \xhdl1.GEN_BITS[29].REG_INT.un356_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_m2_2_0  (
	.A(edge_pos[5]),
	.B(edge_neg[5]),
	.C(CONFIG_reg_5_[6]),
	.D(CONFIG_reg_5_[5]),
	.Y(N_92_2)
);
defparam \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_m2_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[8].REG_INT.un104_intr_3_2_0  (
	.A(edge_pos[8]),
	.B(edge_neg[8]),
	.C(CONFIG_reg_8_[6]),
	.D(CONFIG_reg_8_[5]),
	.Y(N_1101_2)
);
defparam \xhdl1.GEN_BITS[8].REG_INT.un104_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[12].REG_INT.un152_intr_3_2_0  (
	.A(edge_pos[12]),
	.B(edge_neg[12]),
	.C(CONFIG_reg_12_[6]),
	.D(CONFIG_reg_12_[5]),
	.Y(N_1045_2)
);
defparam \xhdl1.GEN_BITS[12].REG_INT.un152_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[21].REG_INT.un260_intr_3_2_0  (
	.A(edge_pos[21]),
	.B(edge_neg[21]),
	.C(CONFIG_reg_21_[6]),
	.D(CONFIG_reg_21_[5]),
	.Y(N_919_2)
);
defparam \xhdl1.GEN_BITS[21].REG_INT.un260_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[25].REG_INT.un308_intr_3_2_0  (
	.A(edge_pos[25]),
	.B(edge_neg[25]),
	.C(CONFIG_reg_25_[6]),
	.D(CONFIG_reg_25_[5]),
	.Y(N_863_2)
);
defparam \xhdl1.GEN_BITS[25].REG_INT.un308_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[2].REG_INT.un32_intr_3_2_0  (
	.A(edge_pos[2]),
	.B(edge_neg[2]),
	.C(CONFIG_reg_2_[6]),
	.D(CONFIG_reg_2_[5]),
	.Y(N_1185_2)
);
defparam \xhdl1.GEN_BITS[2].REG_INT.un32_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[31].REG_INT.un380_intr_3_2_0  (
	.A(edge_pos[31]),
	.B(edge_neg[31]),
	.C(CONFIG_reg_31_[6]),
	.D(CONFIG_reg_31_[5]),
	.Y(N_779_2)
);
defparam \xhdl1.GEN_BITS[31].REG_INT.un380_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[15].REG_INT.un188_intr_3_2_0  (
	.A(edge_pos[15]),
	.B(edge_neg[15]),
	.C(CONFIG_reg_15_[6]),
	.D(CONFIG_reg_15_[5]),
	.Y(N_1003_2)
);
defparam \xhdl1.GEN_BITS[15].REG_INT.un188_intr_3_2_0 .INIT=16'hC0A0;
// @10:325
  CFG4 \xhdl1.GEN_BITS[12].REG_INT.un152_intr_2  (
	.A(edge_both[12]),
	.B(CONFIG_reg_12_[6]),
	.C(CONFIG_reg_12_[3]),
	.D(un152_intr_2_1),
	.Y(N_1042)
);
defparam \xhdl1.GEN_BITS[12].REG_INT.un152_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[7].REG_INT.un92_intr_2  (
	.A(edge_both[7]),
	.B(CONFIG_reg_7_[6]),
	.C(CONFIG_reg_7_[3]),
	.D(un92_intr_2_1),
	.Y(N_1112)
);
defparam \xhdl1.GEN_BITS[7].REG_INT.un92_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[11].REG_INT.un140_intr_2  (
	.A(edge_both[11]),
	.B(CONFIG_reg_11_[6]),
	.C(CONFIG_reg_11_[3]),
	.D(un140_intr_2_1),
	.Y(N_1056)
);
defparam \xhdl1.GEN_BITS[11].REG_INT.un140_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[27].REG_INT.un332_intr_2  (
	.A(edge_both[27]),
	.B(CONFIG_reg_27_[6]),
	.C(CONFIG_reg_27_[3]),
	.D(un332_intr_2_1),
	.Y(N_832)
);
defparam \xhdl1.GEN_BITS[27].REG_INT.un332_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[10].REG_INT.un128_intr_2  (
	.A(edge_both[10]),
	.B(CONFIG_reg_10_[6]),
	.C(CONFIG_reg_10_[3]),
	.D(un128_intr_2_1),
	.Y(N_1070)
);
defparam \xhdl1.GEN_BITS[10].REG_INT.un128_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[26].REG_INT.un320_intr_2  (
	.A(edge_both[26]),
	.B(CONFIG_reg_26_[6]),
	.C(CONFIG_reg_26_[3]),
	.D(un320_intr_2_1),
	.Y(N_846)
);
defparam \xhdl1.GEN_BITS[26].REG_INT.un320_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[8].REG_INT.un104_intr_2  (
	.A(edge_both[8]),
	.B(CONFIG_reg_8_[6]),
	.C(CONFIG_reg_8_[3]),
	.D(un104_intr_2_1),
	.Y(N_1098)
);
defparam \xhdl1.GEN_BITS[8].REG_INT.un104_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[24].REG_INT.un296_intr_2  (
	.A(edge_both[24]),
	.B(CONFIG_reg_24_[6]),
	.C(CONFIG_reg_24_[3]),
	.D(un296_intr_2_1),
	.Y(N_874)
);
defparam \xhdl1.GEN_BITS[24].REG_INT.un296_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[25].REG_INT.un308_intr_2  (
	.A(edge_both[25]),
	.B(CONFIG_reg_25_[6]),
	.C(CONFIG_reg_25_[3]),
	.D(un308_intr_2_1),
	.Y(N_860)
);
defparam \xhdl1.GEN_BITS[25].REG_INT.un308_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[2].REG_INT.un32_intr_2  (
	.A(edge_both[2]),
	.B(CONFIG_reg_2_[6]),
	.C(CONFIG_reg_2_[3]),
	.D(un32_intr_2_1),
	.Y(N_1182)
);
defparam \xhdl1.GEN_BITS[2].REG_INT.un32_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[23].REG_INT.un284_intr_2  (
	.A(edge_both[23]),
	.B(CONFIG_reg_23_[6]),
	.C(CONFIG_reg_23_[3]),
	.D(un284_intr_2_1),
	.Y(N_888)
);
defparam \xhdl1.GEN_BITS[23].REG_INT.un284_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[22].REG_INT.un272_intr_2  (
	.A(edge_both[22]),
	.B(CONFIG_reg_22_[6]),
	.C(CONFIG_reg_22_[3]),
	.D(un272_intr_2_1),
	.Y(N_902)
);
defparam \xhdl1.GEN_BITS[22].REG_INT.un272_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[20].REG_INT.un248_intr_2  (
	.A(edge_both[20]),
	.B(CONFIG_reg_20_[6]),
	.C(CONFIG_reg_20_[3]),
	.D(un248_intr_2_1),
	.Y(N_930)
);
defparam \xhdl1.GEN_BITS[20].REG_INT.un248_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[3].REG_INT.un44_intr_2  (
	.A(edge_both[3]),
	.B(CONFIG_reg_3_[6]),
	.C(CONFIG_reg_3_[3]),
	.D(un44_intr_2_1),
	.Y(N_1168)
);
defparam \xhdl1.GEN_BITS[3].REG_INT.un44_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[19].REG_INT.un236_intr_2  (
	.A(edge_both[19]),
	.B(CONFIG_reg_19_[6]),
	.C(CONFIG_reg_19_[3]),
	.D(un236_intr_2_1),
	.Y(N_944)
);
defparam \xhdl1.GEN_BITS[19].REG_INT.un236_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[18].REG_INT.un224_intr_2  (
	.A(edge_both[18]),
	.B(CONFIG_reg_18_[6]),
	.C(CONFIG_reg_18_[3]),
	.D(un224_intr_2_1),
	.Y(N_958)
);
defparam \xhdl1.GEN_BITS[18].REG_INT.un224_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2  (
	.A(edge_both[1]),
	.B(CONFIG_reg_1_[6]),
	.C(CONFIG_reg_1_[3]),
	.D(un20_intr_2_1),
	.Y(N_1196)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[17].REG_INT.un212_intr_2  (
	.A(edge_both[17]),
	.B(CONFIG_reg_17_[6]),
	.C(CONFIG_reg_17_[3]),
	.D(un212_intr_2_1),
	.Y(N_972)
);
defparam \xhdl1.GEN_BITS[17].REG_INT.un212_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[16].REG_INT.un200_intr_2  (
	.A(edge_both[16]),
	.B(CONFIG_reg_16_[6]),
	.C(CONFIG_reg_16_[3]),
	.D(un200_intr_2_1),
	.Y(N_986)
);
defparam \xhdl1.GEN_BITS[16].REG_INT.un200_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[15].REG_INT.un188_intr_2  (
	.A(edge_both[15]),
	.B(CONFIG_reg_15_[6]),
	.C(CONFIG_reg_15_[3]),
	.D(un188_intr_2_1),
	.Y(N_1000)
);
defparam \xhdl1.GEN_BITS[15].REG_INT.un188_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[13].REG_INT.un164_intr_2  (
	.A(edge_both[13]),
	.B(CONFIG_reg_13_[6]),
	.C(CONFIG_reg_13_[3]),
	.D(un164_intr_2_1),
	.Y(N_1028)
);
defparam \xhdl1.GEN_BITS[13].REG_INT.un164_intr_2 .INIT=16'h2000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[29].REG_INT.un356_intr_2  (
	.A(edge_both[29]),
	.B(CONFIG_reg_29_[6]),
	.C(CONFIG_reg_29_[3]),
	.D(un356_intr_2_1),
	.Y(N_804)
);
defparam \xhdl1.GEN_BITS[29].REG_INT.un356_intr_2 .INIT=16'h2000;
// @10:758
  CFG4 PRDATA_ss0_i_0_o2_0 (
	.A(CoreAPB3_0_APBmslave0_PADDR[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[0]),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(N_57),
	.Y(N_84)
);
defparam PRDATA_ss0_i_0_o2_0.INIT=16'hFEFF;
// @10:325
  CFG4 \xhdl1.GEN_BITS[14].REG_INT.un176_intr_2  (
	.A(edge_both[14]),
	.B(CONFIG_reg_14_[6]),
	.C(CONFIG_reg_14_[3]),
	.D(un176_intr_2_1),
	.Y(N_1014)
);
defparam \xhdl1.GEN_BITS[14].REG_INT.un176_intr_2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[5]),
	.D(N_1858),
	.Y(N_135)
);
defparam \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a2 .INIT=16'h2000;
// @10:325
  CFG3 \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_m2_1_0  (
	.A(CONFIG_reg_5_[5]),
	.B(gpin3[5]),
	.C(CONFIG_reg_5_[6]),
	.Y(N_92_1)
);
defparam \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_m2_1_0 .INIT=8'h06;
// @10:391
  CFG4 \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_135),
	.D(N_148),
	.Y(CONFIG_reg_30_2)
);
defparam \xhdl1.GEN_BITS[30].REG_GEN.CONFIG_reg[30]2_0_a3 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_135),
	.Y(CONFIG_reg_12_2)
);
defparam \xhdl1.GEN_BITS[12].REG_GEN.CONFIG_reg[12]2_0_a3 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_0_a2  (
	.A(N_1871),
	.B(N_1872),
	.C(CONFIG_reg_2_2_0_a2_2),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(CONFIG_reg_2_2)
);
defparam \xhdl1.GEN_BITS[2].REG_GEN.CONFIG_reg[2]2_0_a2 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(N_1858),
	.Y(N_94)
);
defparam \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2_1 .INIT=16'h0100;
// @10:391
  CFG4 \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2_0  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(N_1858),
	.Y(N_1867)
);
defparam \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2_0 .INIT=16'h1000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19]2_0_a2_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(N_1858),
	.Y(N_87)
);
defparam \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19]2_0_a2_1 .INIT=16'h0200;
// @10:391
  CFG4 \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21]2_0_a2_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.D(N_1858),
	.Y(N_1863)
);
defparam \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21]2_0_a2_1 .INIT=16'h2000;
// @10:391
  CFG2 \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10]2_0_a2  (
	.A(N_135),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(N_143)
);
defparam \xhdl1.GEN_BITS[10].REG_GEN.CONFIG_reg[10]2_0_a2 .INIT=4'h2;
// @10:758
  CFG3 \PRDATA_m1_0_a3_2[5]  (
	.A(N_84),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(PRDATA_m1_2[5])
);
defparam \PRDATA_m1_0_a3_2[5] .INIT=8'h45;
// @10:758
  CFG4 PRDATA_m2s2_i_a3 (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(N_84),
	.D(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(N_125)
);
defparam PRDATA_m2s2_i_a3.INIT=16'h040B;
// @10:391
  CFG4 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[5]),
	.D(N_1858),
	.Y(N_142)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0_a2 .INIT=16'h0200;
// @10:501
  CFG3 GPOUT_reg_0_sqmuxa_0_o2_0 (
	.A(N_84),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(N_88)
);
defparam GPOUT_reg_0_sqmuxa_0_o2_0.INIT=8'hFB;
// @10:456
  CFG4 \xhdl1.GEN_BITS[30].APB_32.edge_both_399_iv_i[30]  (
	.A(CONFIG_reg_30_[3]),
	.B(edge_both[30]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[30]),
	.D(edge_both763),
	.Y(edge_both_399_iv_i[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_both_399_iv_i[30] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[31].APB_32.edge_both_412_iv_i[31]  (
	.A(CONFIG_reg_31_[3]),
	.B(edge_both[31]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[31]),
	.D(edge_both788),
	.Y(edge_both_412_iv_i[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_both_412_iv_i[31] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[15].APB_32.edge_both_204_iv_i[15]  (
	.A(CONFIG_reg_15_[3]),
	.B(edge_both[15]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[15]),
	.D(edge_both388),
	.Y(edge_both_204_iv_i[15])
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_both_204_iv_i[15] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[16].APB_32.edge_both_217_iv_i[16]  (
	.A(CONFIG_reg_16_[3]),
	.B(edge_both[16]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[16]),
	.D(edge_both413),
	.Y(edge_both_217_iv_i[16])
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_both_217_iv_i[16] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[17].APB_32.edge_both_230_iv_i[17]  (
	.A(CONFIG_reg_17_[3]),
	.B(edge_both[17]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[17]),
	.D(edge_both438),
	.Y(edge_both_230_iv_i[17])
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_both_230_iv_i[17] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[18].APB_32.edge_both_243_iv_i[18]  (
	.A(CONFIG_reg_18_[3]),
	.B(edge_both[18]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[18]),
	.D(edge_both463),
	.Y(edge_both_243_iv_i[18])
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_both_243_iv_i[18] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[19].APB_32.edge_both_256_iv_i[19]  (
	.A(CONFIG_reg_19_[3]),
	.B(edge_both[19]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[19]),
	.D(edge_both488),
	.Y(edge_both_256_iv_i[19])
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_both_256_iv_i[19] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[20].APB_32.edge_both_269_iv_i[20]  (
	.A(CONFIG_reg_20_[3]),
	.B(edge_both[20]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[20]),
	.D(edge_both513),
	.Y(edge_both_269_iv_i[20])
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_both_269_iv_i[20] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[21].APB_32.edge_both_282_iv_i[21]  (
	.A(CONFIG_reg_21_[3]),
	.B(edge_both[21]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[21]),
	.D(edge_both538),
	.Y(edge_both_282_iv_i[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_both_282_iv_i[21] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[22].APB_32.edge_both_295_iv_i[22]  (
	.A(CONFIG_reg_22_[3]),
	.B(edge_both[22]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[22]),
	.D(edge_both563),
	.Y(edge_both_295_iv_i[22])
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_both_295_iv_i[22] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[23].APB_32.edge_both_308_iv_i[23]  (
	.A(CONFIG_reg_23_[3]),
	.B(edge_both[23]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[23]),
	.D(edge_both588),
	.Y(edge_both_308_iv_i[23])
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_both_308_iv_i[23] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[24].APB_32.edge_both_321_iv_i[24]  (
	.A(CONFIG_reg_24_[3]),
	.B(edge_both[24]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[24]),
	.D(edge_both613),
	.Y(edge_both_321_iv_i[24])
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_both_321_iv_i[24] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[25].APB_32.edge_both_334_iv_i[25]  (
	.A(CONFIG_reg_25_[3]),
	.B(edge_both[25]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[25]),
	.D(edge_both638),
	.Y(edge_both_334_iv_i[25])
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_both_334_iv_i[25] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[26].APB_32.edge_both_347_iv_i[26]  (
	.A(CONFIG_reg_26_[3]),
	.B(edge_both[26]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[26]),
	.D(edge_both663),
	.Y(edge_both_347_iv_i[26])
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_both_347_iv_i[26] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[27].APB_32.edge_both_360_iv_i[27]  (
	.A(CONFIG_reg_27_[3]),
	.B(edge_both[27]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[27]),
	.D(edge_both688),
	.Y(edge_both_360_iv_i[27])
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_both_360_iv_i[27] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[28].APB_32.edge_both_373_iv_i[28]  (
	.A(CONFIG_reg_28_[3]),
	.B(edge_both[28]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[28]),
	.D(edge_both713),
	.Y(edge_both_373_iv_i[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_both_373_iv_i[28] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[29].APB_32.edge_both_386_iv_i[29]  (
	.A(CONFIG_reg_29_[3]),
	.B(edge_both[29]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[29]),
	.D(edge_both738),
	.Y(edge_both_386_iv_i[29])
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_both_386_iv_i[29] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_both_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_both13),
	.Y(edge_both_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_both_9_iv_i[0] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_both_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_both38),
	.Y(edge_both_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_both_22_iv_i[1] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[2].APB_32.edge_both_35_iv_i[2]  (
	.A(CONFIG_reg_2_[3]),
	.B(edge_both[2]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.D(edge_both63),
	.Y(edge_both_35_iv_i[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_both_35_iv_i[2] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[3].APB_32.edge_both_48_iv_i[3]  (
	.A(CONFIG_reg_3_[3]),
	.B(edge_both[3]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.D(edge_both88),
	.Y(edge_both_48_iv_i[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_both_48_iv_i[3] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[4].APB_32.edge_both_61_iv_i[4]  (
	.A(CONFIG_reg_4_[3]),
	.B(edge_both[4]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.D(edge_both113),
	.Y(edge_both_61_iv_i[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_both_61_iv_i[4] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[5].APB_32.edge_both_74_iv_i[5]  (
	.A(CONFIG_reg_5_[3]),
	.B(edge_both[5]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.D(N_91_i),
	.Y(edge_both_74_iv_i[5])
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_both_74_iv_i[5] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[6].APB_32.edge_both_87_iv_i[6]  (
	.A(CONFIG_reg_6_[3]),
	.B(edge_both[6]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.D(edge_both163),
	.Y(edge_both_87_iv_i[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_both_87_iv_i[6] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[7].APB_32.edge_both_100_iv_i[7]  (
	.A(CONFIG_reg_7_[3]),
	.B(edge_both[7]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.D(edge_both188),
	.Y(edge_both_100_iv_i[7])
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_both_100_iv_i[7] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[8].APB_32.edge_both_113_iv_i[8]  (
	.A(CONFIG_reg_8_[3]),
	.B(edge_both[8]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[8]),
	.D(edge_both213),
	.Y(edge_both_113_iv_i[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_both_113_iv_i[8] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[9].APB_32.edge_both_126_iv_i[9]  (
	.A(CONFIG_reg_9_[3]),
	.B(edge_both[9]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[9]),
	.D(edge_both238),
	.Y(edge_both_126_iv_i[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_both_126_iv_i[9] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[10].APB_32.edge_both_139_iv_i[10]  (
	.A(CONFIG_reg_10_[3]),
	.B(edge_both[10]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[10]),
	.D(edge_both263),
	.Y(edge_both_139_iv_i[10])
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_both_139_iv_i[10] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[11].APB_32.edge_both_152_iv_i[11]  (
	.A(CONFIG_reg_11_[3]),
	.B(edge_both[11]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[11]),
	.D(edge_both288),
	.Y(edge_both_152_iv_i[11])
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_both_152_iv_i[11] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[12].APB_32.edge_both_165_iv_i[12]  (
	.A(CONFIG_reg_12_[3]),
	.B(edge_both[12]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[12]),
	.D(edge_both313),
	.Y(edge_both_165_iv_i[12])
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_both_165_iv_i[12] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[13].APB_32.edge_both_178_iv_i[13]  (
	.A(CONFIG_reg_13_[3]),
	.B(edge_both[13]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[13]),
	.D(edge_both338),
	.Y(edge_both_178_iv_i[13])
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_both_178_iv_i[13] .INIT=16'hAA08;
// @10:456
  CFG4 \xhdl1.GEN_BITS[14].APB_32.edge_both_191_iv_i[14]  (
	.A(CONFIG_reg_14_[3]),
	.B(edge_both[14]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[14]),
	.D(edge_both363),
	.Y(edge_both_191_iv_i[14])
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_both_191_iv_i[14] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[17].APB_32.edge_neg_230_iv_i[17]  (
	.A(CONFIG_reg_17_[3]),
	.B(edge_neg[17]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[17]),
	.D(edge_neg438),
	.Y(edge_neg_230_iv_i[17])
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_neg_230_iv_i[17] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[18].APB_32.edge_neg_243_iv_i[18]  (
	.A(CONFIG_reg_18_[3]),
	.B(edge_neg[18]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[18]),
	.D(edge_neg463),
	.Y(edge_neg_243_iv_i[18])
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_neg_243_iv_i[18] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[19].APB_32.edge_neg_256_iv_i[19]  (
	.A(CONFIG_reg_19_[3]),
	.B(edge_neg[19]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[19]),
	.D(edge_neg488),
	.Y(edge_neg_256_iv_i[19])
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_neg_256_iv_i[19] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[20].APB_32.edge_neg_269_iv_i[20]  (
	.A(CONFIG_reg_20_[3]),
	.B(edge_neg[20]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[20]),
	.D(edge_neg513),
	.Y(edge_neg_269_iv_i[20])
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_neg_269_iv_i[20] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[21].APB_32.edge_neg_282_iv_i[21]  (
	.A(CONFIG_reg_21_[3]),
	.B(edge_neg[21]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[21]),
	.D(edge_neg538),
	.Y(edge_neg_282_iv_i[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_neg_282_iv_i[21] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[22].APB_32.edge_neg_295_iv_i[22]  (
	.A(CONFIG_reg_22_[3]),
	.B(edge_neg[22]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[22]),
	.D(edge_neg563),
	.Y(edge_neg_295_iv_i[22])
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_neg_295_iv_i[22] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[23].APB_32.edge_neg_308_iv_i[23]  (
	.A(CONFIG_reg_23_[3]),
	.B(edge_neg[23]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[23]),
	.D(edge_neg588),
	.Y(edge_neg_308_iv_i[23])
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_neg_308_iv_i[23] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[24].APB_32.edge_neg_321_iv_i[24]  (
	.A(CONFIG_reg_24_[3]),
	.B(edge_neg[24]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[24]),
	.D(edge_neg613),
	.Y(edge_neg_321_iv_i[24])
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_neg_321_iv_i[24] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[25].APB_32.edge_neg_334_iv_i[25]  (
	.A(CONFIG_reg_25_[3]),
	.B(edge_neg[25]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[25]),
	.D(edge_neg638),
	.Y(edge_neg_334_iv_i[25])
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_neg_334_iv_i[25] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[26].APB_32.edge_neg_347_iv_i[26]  (
	.A(CONFIG_reg_26_[3]),
	.B(edge_neg[26]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[26]),
	.D(edge_neg663),
	.Y(edge_neg_347_iv_i[26])
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_neg_347_iv_i[26] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[27].APB_32.edge_neg_360_iv_i[27]  (
	.A(CONFIG_reg_27_[3]),
	.B(edge_neg[27]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[27]),
	.D(edge_neg688),
	.Y(edge_neg_360_iv_i[27])
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_neg_360_iv_i[27] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[28].APB_32.edge_neg_373_iv_i[28]  (
	.A(CONFIG_reg_28_[3]),
	.B(edge_neg[28]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[28]),
	.D(edge_neg713),
	.Y(edge_neg_373_iv_i[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_neg_373_iv_i[28] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[29].APB_32.edge_neg_386_iv_i[29]  (
	.A(CONFIG_reg_29_[3]),
	.B(edge_neg[29]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[29]),
	.D(edge_neg738),
	.Y(edge_neg_386_iv_i[29])
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_neg_386_iv_i[29] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[30].APB_32.edge_neg_399_iv_i[30]  (
	.A(CONFIG_reg_30_[3]),
	.B(edge_neg[30]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[30]),
	.D(edge_neg763),
	.Y(edge_neg_399_iv_i[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_neg_399_iv_i[30] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[31].APB_32.edge_neg_412_iv_i[31]  (
	.A(CONFIG_reg_31_[3]),
	.B(edge_neg[31]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[31]),
	.D(edge_neg788),
	.Y(edge_neg_412_iv_i[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_neg_412_iv_i[31] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[2].APB_32.edge_neg_35_iv_i[2]  (
	.A(CONFIG_reg_2_[3]),
	.B(edge_neg[2]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.D(edge_neg63),
	.Y(edge_neg_35_iv_i[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_neg_35_iv_i[2] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[3].APB_32.edge_neg_48_iv_i[3]  (
	.A(CONFIG_reg_3_[3]),
	.B(edge_neg[3]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.D(edge_neg88),
	.Y(edge_neg_48_iv_i[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_neg_48_iv_i[3] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[4].APB_32.edge_neg_61_iv_i[4]  (
	.A(CONFIG_reg_4_[3]),
	.B(edge_neg[4]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.D(edge_neg113),
	.Y(edge_neg_61_iv_i[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_neg_61_iv_i[4] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[5].APB_32.edge_neg_74_iv_i[5]  (
	.A(CONFIG_reg_5_[3]),
	.B(edge_neg[5]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.D(edge_neg138),
	.Y(edge_neg_74_iv_i[5])
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_neg_74_iv_i[5] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[6].APB_32.edge_neg_87_iv_i[6]  (
	.A(CONFIG_reg_6_[3]),
	.B(edge_neg[6]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.D(edge_neg163),
	.Y(edge_neg_87_iv_i[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_neg_87_iv_i[6] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[7].APB_32.edge_neg_100_iv_i[7]  (
	.A(CONFIG_reg_7_[3]),
	.B(edge_neg[7]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.D(edge_neg188),
	.Y(edge_neg_100_iv_i[7])
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_neg_100_iv_i[7] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[8].APB_32.edge_neg_113_iv_i[8]  (
	.A(CONFIG_reg_8_[3]),
	.B(edge_neg[8]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[8]),
	.D(edge_neg213),
	.Y(edge_neg_113_iv_i[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_neg_113_iv_i[8] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[9].APB_32.edge_neg_126_iv_i[9]  (
	.A(CONFIG_reg_9_[3]),
	.B(edge_neg[9]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[9]),
	.D(edge_neg238),
	.Y(edge_neg_126_iv_i[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_neg_126_iv_i[9] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[10].APB_32.edge_neg_139_iv_i[10]  (
	.A(CONFIG_reg_10_[3]),
	.B(edge_neg[10]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[10]),
	.D(edge_neg263),
	.Y(edge_neg_139_iv_i[10])
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_neg_139_iv_i[10] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[11].APB_32.edge_neg_152_iv_i[11]  (
	.A(CONFIG_reg_11_[3]),
	.B(edge_neg[11]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[11]),
	.D(edge_neg288),
	.Y(edge_neg_152_iv_i[11])
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_neg_152_iv_i[11] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[12].APB_32.edge_neg_165_iv_i[12]  (
	.A(CONFIG_reg_12_[3]),
	.B(edge_neg[12]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[12]),
	.D(edge_neg313),
	.Y(edge_neg_165_iv_i[12])
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_neg_165_iv_i[12] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[13].APB_32.edge_neg_178_iv_i[13]  (
	.A(CONFIG_reg_13_[3]),
	.B(edge_neg[13]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[13]),
	.D(edge_neg338),
	.Y(edge_neg_178_iv_i[13])
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_neg_178_iv_i[13] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[14].APB_32.edge_neg_191_iv_i[14]  (
	.A(CONFIG_reg_14_[3]),
	.B(edge_neg[14]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[14]),
	.D(edge_neg363),
	.Y(edge_neg_191_iv_i[14])
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_neg_191_iv_i[14] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[15].APB_32.edge_neg_204_iv_i[15]  (
	.A(CONFIG_reg_15_[3]),
	.B(edge_neg[15]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[15]),
	.D(edge_neg388),
	.Y(edge_neg_204_iv_i[15])
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_neg_204_iv_i[15] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[16].APB_32.edge_neg_217_iv_i[16]  (
	.A(CONFIG_reg_16_[3]),
	.B(edge_neg[16]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[16]),
	.D(edge_neg413),
	.Y(edge_neg_217_iv_i[16])
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_neg_217_iv_i[16] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[19].APB_32.edge_pos_256_iv_i[19]  (
	.A(CONFIG_reg_19_[3]),
	.B(edge_pos[19]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[19]),
	.D(edge_pos526),
	.Y(edge_pos_256_iv_i[19])
);
defparam \xhdl1.GEN_BITS[19].APB_32.edge_pos_256_iv_i[19] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[20].APB_32.edge_pos_269_iv_i[20]  (
	.A(CONFIG_reg_20_[3]),
	.B(edge_pos[20]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[20]),
	.D(edge_pos553),
	.Y(edge_pos_269_iv_i[20])
);
defparam \xhdl1.GEN_BITS[20].APB_32.edge_pos_269_iv_i[20] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[21].APB_32.edge_pos_282_iv_i[21]  (
	.A(CONFIG_reg_21_[3]),
	.B(edge_pos[21]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[21]),
	.D(edge_pos580),
	.Y(edge_pos_282_iv_i[21])
);
defparam \xhdl1.GEN_BITS[21].APB_32.edge_pos_282_iv_i[21] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[22].APB_32.edge_pos_295_iv_i[22]  (
	.A(CONFIG_reg_22_[3]),
	.B(edge_pos[22]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[22]),
	.D(edge_pos607),
	.Y(edge_pos_295_iv_i[22])
);
defparam \xhdl1.GEN_BITS[22].APB_32.edge_pos_295_iv_i[22] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[23].APB_32.edge_pos_308_iv_i[23]  (
	.A(CONFIG_reg_23_[3]),
	.B(edge_pos[23]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[23]),
	.D(edge_pos634),
	.Y(edge_pos_308_iv_i[23])
);
defparam \xhdl1.GEN_BITS[23].APB_32.edge_pos_308_iv_i[23] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[24].APB_32.edge_pos_321_iv_i[24]  (
	.A(CONFIG_reg_24_[3]),
	.B(edge_pos[24]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[24]),
	.D(edge_pos661),
	.Y(edge_pos_321_iv_i[24])
);
defparam \xhdl1.GEN_BITS[24].APB_32.edge_pos_321_iv_i[24] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[25].APB_32.edge_pos_334_iv_i[25]  (
	.A(CONFIG_reg_25_[3]),
	.B(edge_pos[25]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[25]),
	.D(edge_pos688),
	.Y(edge_pos_334_iv_i[25])
);
defparam \xhdl1.GEN_BITS[25].APB_32.edge_pos_334_iv_i[25] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[26].APB_32.edge_pos_347_iv_i[26]  (
	.A(CONFIG_reg_26_[3]),
	.B(edge_pos[26]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[26]),
	.D(edge_pos715),
	.Y(edge_pos_347_iv_i[26])
);
defparam \xhdl1.GEN_BITS[26].APB_32.edge_pos_347_iv_i[26] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[27].APB_32.edge_pos_360_iv_i[27]  (
	.A(CONFIG_reg_27_[3]),
	.B(edge_pos[27]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[27]),
	.D(edge_pos742),
	.Y(edge_pos_360_iv_i[27])
);
defparam \xhdl1.GEN_BITS[27].APB_32.edge_pos_360_iv_i[27] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[28].APB_32.edge_pos_373_iv_i[28]  (
	.A(CONFIG_reg_28_[3]),
	.B(edge_pos[28]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[28]),
	.D(edge_pos769),
	.Y(edge_pos_373_iv_i[28])
);
defparam \xhdl1.GEN_BITS[28].APB_32.edge_pos_373_iv_i[28] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[29].APB_32.edge_pos_386_iv_i[29]  (
	.A(CONFIG_reg_29_[3]),
	.B(edge_pos[29]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[29]),
	.D(edge_pos796),
	.Y(edge_pos_386_iv_i[29])
);
defparam \xhdl1.GEN_BITS[29].APB_32.edge_pos_386_iv_i[29] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[30].APB_32.edge_pos_399_iv_i[30]  (
	.A(CONFIG_reg_30_[3]),
	.B(edge_pos[30]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[30]),
	.D(edge_pos823),
	.Y(edge_pos_399_iv_i[30])
);
defparam \xhdl1.GEN_BITS[30].APB_32.edge_pos_399_iv_i[30] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[31].APB_32.edge_pos_412_iv_i[31]  (
	.A(CONFIG_reg_31_[3]),
	.B(edge_pos[31]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[31]),
	.D(edge_pos850),
	.Y(edge_pos_412_iv_i[31])
);
defparam \xhdl1.GEN_BITS[31].APB_32.edge_pos_412_iv_i[31] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_neg_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_neg13),
	.Y(edge_neg_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_neg_9_iv_i[0] .INIT=16'hAA08;
// @10:436
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_neg_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_neg38),
	.Y(edge_neg_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_neg_22_iv_i[1] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[4].APB_32.edge_pos_61_iv_i[4]  (
	.A(CONFIG_reg_4_[3]),
	.B(edge_pos[4]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.D(edge_pos121),
	.Y(edge_pos_61_iv_i[4])
);
defparam \xhdl1.GEN_BITS[4].APB_32.edge_pos_61_iv_i[4] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[5].APB_32.edge_pos_74_iv_i[5]  (
	.A(CONFIG_reg_5_[3]),
	.B(edge_pos[5]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.D(edge_pos148),
	.Y(edge_pos_74_iv_i[5])
);
defparam \xhdl1.GEN_BITS[5].APB_32.edge_pos_74_iv_i[5] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[6].APB_32.edge_pos_87_iv_i[6]  (
	.A(CONFIG_reg_6_[3]),
	.B(edge_pos[6]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.D(edge_pos175),
	.Y(edge_pos_87_iv_i[6])
);
defparam \xhdl1.GEN_BITS[6].APB_32.edge_pos_87_iv_i[6] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[7].APB_32.edge_pos_100_iv_i[7]  (
	.A(CONFIG_reg_7_[3]),
	.B(edge_pos[7]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.D(edge_pos202),
	.Y(edge_pos_100_iv_i[7])
);
defparam \xhdl1.GEN_BITS[7].APB_32.edge_pos_100_iv_i[7] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[8].APB_32.edge_pos_113_iv_i[8]  (
	.A(CONFIG_reg_8_[3]),
	.B(edge_pos[8]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[8]),
	.D(edge_pos229),
	.Y(edge_pos_113_iv_i[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.edge_pos_113_iv_i[8] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[9].APB_32.edge_pos_126_iv_i[9]  (
	.A(CONFIG_reg_9_[3]),
	.B(edge_pos[9]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[9]),
	.D(edge_pos256),
	.Y(edge_pos_126_iv_i[9])
);
defparam \xhdl1.GEN_BITS[9].APB_32.edge_pos_126_iv_i[9] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[10].APB_32.edge_pos_139_iv_i[10]  (
	.A(CONFIG_reg_10_[3]),
	.B(edge_pos[10]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[10]),
	.D(edge_pos283),
	.Y(edge_pos_139_iv_i[10])
);
defparam \xhdl1.GEN_BITS[10].APB_32.edge_pos_139_iv_i[10] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[11].APB_32.edge_pos_152_iv_i[11]  (
	.A(CONFIG_reg_11_[3]),
	.B(edge_pos[11]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[11]),
	.D(edge_pos310),
	.Y(edge_pos_152_iv_i[11])
);
defparam \xhdl1.GEN_BITS[11].APB_32.edge_pos_152_iv_i[11] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[12].APB_32.edge_pos_165_iv_i[12]  (
	.A(CONFIG_reg_12_[3]),
	.B(edge_pos[12]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[12]),
	.D(edge_pos337),
	.Y(edge_pos_165_iv_i[12])
);
defparam \xhdl1.GEN_BITS[12].APB_32.edge_pos_165_iv_i[12] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[13].APB_32.edge_pos_178_iv_i[13]  (
	.A(CONFIG_reg_13_[3]),
	.B(edge_pos[13]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[13]),
	.D(edge_pos364),
	.Y(edge_pos_178_iv_i[13])
);
defparam \xhdl1.GEN_BITS[13].APB_32.edge_pos_178_iv_i[13] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[14].APB_32.edge_pos_191_iv_i[14]  (
	.A(CONFIG_reg_14_[3]),
	.B(edge_pos[14]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[14]),
	.D(edge_pos391),
	.Y(edge_pos_191_iv_i[14])
);
defparam \xhdl1.GEN_BITS[14].APB_32.edge_pos_191_iv_i[14] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[15].APB_32.edge_pos_204_iv_i[15]  (
	.A(CONFIG_reg_15_[3]),
	.B(edge_pos[15]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[15]),
	.D(edge_pos418),
	.Y(edge_pos_204_iv_i[15])
);
defparam \xhdl1.GEN_BITS[15].APB_32.edge_pos_204_iv_i[15] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[16].APB_32.edge_pos_217_iv_i[16]  (
	.A(CONFIG_reg_16_[3]),
	.B(edge_pos[16]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[16]),
	.D(edge_pos445),
	.Y(edge_pos_217_iv_i[16])
);
defparam \xhdl1.GEN_BITS[16].APB_32.edge_pos_217_iv_i[16] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[17].APB_32.edge_pos_230_iv_i[17]  (
	.A(CONFIG_reg_17_[3]),
	.B(edge_pos[17]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[17]),
	.D(edge_pos472),
	.Y(edge_pos_230_iv_i[17])
);
defparam \xhdl1.GEN_BITS[17].APB_32.edge_pos_230_iv_i[17] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[18].APB_32.edge_pos_243_iv_i[18]  (
	.A(CONFIG_reg_18_[3]),
	.B(edge_pos[18]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[18]),
	.D(edge_pos499),
	.Y(edge_pos_243_iv_i[18])
);
defparam \xhdl1.GEN_BITS[18].APB_32.edge_pos_243_iv_i[18] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[0].APB_32.edge_pos_9_iv_i[0]  (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos[0]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.D(edge_pos13),
	.Y(edge_pos_9_iv_i[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.edge_pos_9_iv_i[0] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[1].APB_32.edge_pos_22_iv_i[1]  (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos[1]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.D(edge_pos40),
	.Y(edge_pos_22_iv_i[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.edge_pos_22_iv_i[1] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[2].APB_32.edge_pos_35_iv_i[2]  (
	.A(CONFIG_reg_2_[3]),
	.B(edge_pos[2]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.D(edge_pos67),
	.Y(edge_pos_35_iv_i[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.edge_pos_35_iv_i[2] .INIT=16'hAA08;
// @10:416
  CFG4 \xhdl1.GEN_BITS[3].APB_32.edge_pos_48_iv_i[3]  (
	.A(CONFIG_reg_3_[3]),
	.B(edge_pos[3]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.D(edge_pos94),
	.Y(edge_pos_48_iv_i[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.edge_pos_48_iv_i[3] .INIT=16'hAA08;
// @10:325
  CFG4 \xhdl1.GEN_BITS[18].REG_INT.un224_intr_3  (
	.A(gpin3[18]),
	.B(N_961_2),
	.C(CONFIG_reg_18_[6]),
	.D(CONFIG_reg_18_[5]),
	.Y(N_961)
);
defparam \xhdl1.GEN_BITS[18].REG_INT.un224_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[24].REG_INT.un296_intr_3  (
	.A(gpin3[24]),
	.B(N_877_2),
	.C(CONFIG_reg_24_[6]),
	.D(CONFIG_reg_24_[5]),
	.Y(N_877)
);
defparam \xhdl1.GEN_BITS[24].REG_INT.un296_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[20].REG_INT.un248_intr_3  (
	.A(gpin3[20]),
	.B(N_933_2),
	.C(CONFIG_reg_20_[6]),
	.D(CONFIG_reg_20_[5]),
	.Y(N_933)
);
defparam \xhdl1.GEN_BITS[20].REG_INT.un248_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[23].REG_INT.un284_intr_3  (
	.A(gpin3[23]),
	.B(N_891_2),
	.C(CONFIG_reg_23_[6]),
	.D(CONFIG_reg_23_[5]),
	.Y(N_891)
);
defparam \xhdl1.GEN_BITS[23].REG_INT.un284_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3  (
	.A(gpin3[1]),
	.B(N_1199_2),
	.C(CONFIG_reg_1_[6]),
	.D(CONFIG_reg_1_[5]),
	.Y(N_1199)
);
defparam \xhdl1.GEN_BITS[1].REG_INT.un20_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[17].REG_INT.un212_intr_3  (
	.A(gpin3[17]),
	.B(N_975_2),
	.C(CONFIG_reg_17_[6]),
	.D(CONFIG_reg_17_[5]),
	.Y(N_975)
);
defparam \xhdl1.GEN_BITS[17].REG_INT.un212_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[13].REG_INT.un164_intr_3  (
	.A(gpin3[13]),
	.B(N_1031_2),
	.C(CONFIG_reg_13_[6]),
	.D(CONFIG_reg_13_[5]),
	.Y(N_1031)
);
defparam \xhdl1.GEN_BITS[13].REG_INT.un164_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[3].REG_INT.un44_intr_3  (
	.A(gpin3[3]),
	.B(N_1171_2),
	.C(CONFIG_reg_3_[6]),
	.D(CONFIG_reg_3_[5]),
	.Y(N_1171)
);
defparam \xhdl1.GEN_BITS[3].REG_INT.un44_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[14].REG_INT.un176_intr_3  (
	.A(gpin3[14]),
	.B(N_1017_2),
	.C(CONFIG_reg_14_[6]),
	.D(CONFIG_reg_14_[5]),
	.Y(N_1017)
);
defparam \xhdl1.GEN_BITS[14].REG_INT.un176_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[7].REG_INT.un92_intr_3  (
	.A(gpin3[7]),
	.B(N_1115_2),
	.C(CONFIG_reg_7_[6]),
	.D(CONFIG_reg_7_[5]),
	.Y(N_1115)
);
defparam \xhdl1.GEN_BITS[7].REG_INT.un92_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[27].REG_INT.un332_intr_3  (
	.A(gpin3[27]),
	.B(N_835_2),
	.C(CONFIG_reg_27_[6]),
	.D(CONFIG_reg_27_[5]),
	.Y(N_835)
);
defparam \xhdl1.GEN_BITS[27].REG_INT.un332_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[26].REG_INT.un320_intr_3  (
	.A(gpin3[26]),
	.B(N_849_2),
	.C(CONFIG_reg_26_[6]),
	.D(CONFIG_reg_26_[5]),
	.Y(N_849)
);
defparam \xhdl1.GEN_BITS[26].REG_INT.un320_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[10].REG_INT.un128_intr_3  (
	.A(gpin3[10]),
	.B(N_1073_2),
	.C(CONFIG_reg_10_[6]),
	.D(CONFIG_reg_10_[5]),
	.Y(N_1073)
);
defparam \xhdl1.GEN_BITS[10].REG_INT.un128_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[16].REG_INT.un200_intr_3  (
	.A(gpin3[16]),
	.B(N_989_2),
	.C(CONFIG_reg_16_[6]),
	.D(CONFIG_reg_16_[5]),
	.Y(N_989)
);
defparam \xhdl1.GEN_BITS[16].REG_INT.un200_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[11].REG_INT.un140_intr_3  (
	.A(gpin3[11]),
	.B(N_1059_2),
	.C(CONFIG_reg_11_[6]),
	.D(CONFIG_reg_11_[5]),
	.Y(N_1059)
);
defparam \xhdl1.GEN_BITS[11].REG_INT.un140_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3  (
	.A(gpin3[0]),
	.B(N_1213_2),
	.C(CONFIG_reg_0_[6]),
	.D(CONFIG_reg_0_[5]),
	.Y(N_1213)
);
defparam \xhdl1.GEN_BITS[0].REG_INT.un9_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[19].REG_INT.un236_intr_3  (
	.A(gpin3[19]),
	.B(N_947_2),
	.C(CONFIG_reg_19_[6]),
	.D(CONFIG_reg_19_[5]),
	.Y(N_947)
);
defparam \xhdl1.GEN_BITS[19].REG_INT.un236_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[22].REG_INT.un272_intr_3  (
	.A(gpin3[22]),
	.B(N_905_2),
	.C(CONFIG_reg_22_[6]),
	.D(CONFIG_reg_22_[5]),
	.Y(N_905)
);
defparam \xhdl1.GEN_BITS[22].REG_INT.un272_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[29].REG_INT.un356_intr_3  (
	.A(gpin3[29]),
	.B(N_807_2),
	.C(CONFIG_reg_29_[6]),
	.D(CONFIG_reg_29_[5]),
	.Y(N_807)
);
defparam \xhdl1.GEN_BITS[29].REG_INT.un356_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[8].REG_INT.un104_intr_3  (
	.A(gpin3[8]),
	.B(N_1101_2),
	.C(CONFIG_reg_8_[6]),
	.D(CONFIG_reg_8_[5]),
	.Y(N_1101)
);
defparam \xhdl1.GEN_BITS[8].REG_INT.un104_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[12].REG_INT.un152_intr_3  (
	.A(gpin3[12]),
	.B(N_1045_2),
	.C(CONFIG_reg_12_[6]),
	.D(CONFIG_reg_12_[5]),
	.Y(N_1045)
);
defparam \xhdl1.GEN_BITS[12].REG_INT.un152_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[25].REG_INT.un308_intr_3  (
	.A(gpin3[25]),
	.B(N_863_2),
	.C(CONFIG_reg_25_[6]),
	.D(CONFIG_reg_25_[5]),
	.Y(N_863)
);
defparam \xhdl1.GEN_BITS[25].REG_INT.un308_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[2].REG_INT.un32_intr_3  (
	.A(gpin3[2]),
	.B(N_1185_2),
	.C(CONFIG_reg_2_[6]),
	.D(CONFIG_reg_2_[5]),
	.Y(N_1185)
);
defparam \xhdl1.GEN_BITS[2].REG_INT.un32_intr_3 .INIT=16'hCDCE;
// @10:325
  CFG4 \xhdl1.GEN_BITS[15].REG_INT.un188_intr_3  (
	.A(gpin3[15]),
	.B(N_1003_2),
	.C(CONFIG_reg_15_[6]),
	.D(CONFIG_reg_15_[5]),
	.Y(N_1003)
);
defparam \xhdl1.GEN_BITS[15].REG_INT.un188_intr_3 .INIT=16'hCDCE;
// @10:501
  CFG4 GPOUT_reg_0_sqmuxa_0_a3 (
	.A(N_1858),
	.B(N_88),
	.C(CoreAPB3_0_APBmslave0_PWRITE),
	.D(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(GPOUT_reg_0_sqmuxa)
);
defparam GPOUT_reg_0_sqmuxa_0_a3.INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_1867),
	.D(N_93),
	.Y(CONFIG_reg_28_2)
);
defparam \xhdl1.GEN_BITS[28].REG_GEN.CONFIG_reg[28]2_0_a2 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_142),
	.Y(CONFIG_reg_0_2)
);
defparam \xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3 .INIT=16'h1000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_142),
	.Y(CONFIG_reg_1_2)
);
defparam \xhdl1.GEN_BITS[1].REG_GEN.CONFIG_reg[1]2_0_a3 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_87),
	.Y(CONFIG_reg_19_2)
);
defparam \xhdl1.GEN_BITS[19].REG_GEN.CONFIG_reg[19]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG3 \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_0_a2  (
	.A(N_1872),
	.B(N_87),
	.C(N_1871),
	.Y(CONFIG_reg_3_2)
);
defparam \xhdl1.GEN_BITS[3].REG_GEN.CONFIG_reg[3]2_0_a2 .INIT=8'h80;
// @10:391
  CFG3 \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7]2_0_a2  (
	.A(N_1872),
	.B(N_1863),
	.C(N_1871),
	.Y(CONFIG_reg_7_2)
);
defparam \xhdl1.GEN_BITS[7].REG_GEN.CONFIG_reg[7]2_0_a2 .INIT=8'h80;
// @10:391
  CFG4 \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_1867),
	.Y(CONFIG_reg_22_2)
);
defparam \xhdl1.GEN_BITS[22].REG_GEN.CONFIG_reg[22]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_94),
	.Y(CONFIG_reg_18_2)
);
defparam \xhdl1.GEN_BITS[18].REG_GEN.CONFIG_reg[18]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_1863),
	.Y(CONFIG_reg_23_2)
);
defparam \xhdl1.GEN_BITS[23].REG_GEN.CONFIG_reg[23]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_1867),
	.Y(CONFIG_reg_14_2)
);
defparam \xhdl1.GEN_BITS[14].REG_GEN.CONFIG_reg[14]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_1863),
	.Y(CONFIG_reg_15_2)
);
defparam \xhdl1.GEN_BITS[15].REG_GEN.CONFIG_reg[15]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_94),
	.Y(CONFIG_reg_26_2)
);
defparam \xhdl1.GEN_BITS[26].REG_GEN.CONFIG_reg[26]2_0_a2 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_94),
	.D(N_93),
	.Y(CONFIG_reg_16_2)
);
defparam \xhdl1.GEN_BITS[16].REG_GEN.CONFIG_reg[16]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_87),
	.Y(CONFIG_reg_11_2)
);
defparam \xhdl1.GEN_BITS[11].REG_GEN.CONFIG_reg[11]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_1871),
	.D(N_1863),
	.Y(CONFIG_reg_31_2)
);
defparam \xhdl1.GEN_BITS[31].REG_GEN.CONFIG_reg[31]2_0_a2 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_1867),
	.D(N_93),
	.Y(CONFIG_reg_20_2)
);
defparam \xhdl1.GEN_BITS[20].REG_GEN.CONFIG_reg[20]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_1863),
	.D(N_93),
	.Y(CONFIG_reg_21_2)
);
defparam \xhdl1.GEN_BITS[21].REG_GEN.CONFIG_reg[21]2_0_a2 .INIT=16'h4000;
// @10:423
  CFG4 GPOUT_reg_0_sqmuxa_0_o2_0_RNIS6O4B (
	.A(N_1858),
	.B(N_88),
	.C(CoreAPB3_0_APBmslave0_PWRITE),
	.D(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(N_90)
);
defparam GPOUT_reg_0_sqmuxa_0_o2_0_RNIS6O4B.INIT=16'hFFDF;
// @10:423
  CFG3 edge_pos_2_sqmuxa_284_i_0 (
	.A(CONFIG_reg_5_[3]),
	.B(edge_pos148),
	.C(N_90),
	.Y(N_60)
);
defparam edge_pos_2_sqmuxa_284_i_0.INIT=8'hDF;
// @10:443
  CFG3 edge_neg_2_sqmuxa_314_i_0 (
	.A(CONFIG_reg_5_[3]),
	.B(edge_neg138),
	.C(N_90),
	.Y(N_62)
);
defparam edge_neg_2_sqmuxa_314_i_0.INIT=8'hDF;
// @10:463
  CFG3 edge_both_2_sqmuxa_365_i_0 (
	.A(CONFIG_reg_5_[3]),
	.B(N_91_i),
	.C(N_90),
	.Y(N_64)
);
defparam edge_both_2_sqmuxa_365_i_0.INIT=8'hDF;
// @10:391
  CFG4 \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(N_143),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(CONFIG_reg_24_2)
);
defparam \xhdl1.GEN_BITS[24].REG_GEN.CONFIG_reg[24]2_0_a3 .INIT=16'h0008;
// @10:325
  CFG4 \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_a2  (
	.A(CONFIG_reg_5_[3]),
	.B(CONFIG_reg_5_[7]),
	.C(N_92_2),
	.D(N_92_1),
	.Y(N_131)
);
defparam \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_a2 .INIT=16'h2220;
// @10:391
  CFG4 \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_142),
	.Y(CONFIG_reg_5_2)
);
defparam \xhdl1.GEN_BITS[5].REG_GEN.CONFIG_reg[5]2_0_a3 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_142),
	.D(N_148),
	.Y(CONFIG_reg_6_2)
);
defparam \xhdl1.GEN_BITS[6].REG_GEN.CONFIG_reg[6]2_0_a3 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_93),
	.D(N_87),
	.Y(CONFIG_reg_9_2)
);
defparam \xhdl1.GEN_BITS[9].REG_GEN.CONFIG_reg[9]2_0_a2 .INIT=16'h4000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[5]),
	.C(N_93),
	.D(N_87),
	.Y(CONFIG_reg_17_2)
);
defparam \xhdl1.GEN_BITS[17].REG_GEN.CONFIG_reg[17]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_1863),
	.D(N_93),
	.Y(CONFIG_reg_29_2)
);
defparam \xhdl1.GEN_BITS[29].REG_GEN.CONFIG_reg[29]2_0_a2 .INIT=16'h8000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13]2_0_a2  (
	.A(CoreAPB3_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[6]),
	.C(N_1863),
	.D(N_93),
	.Y(CONFIG_reg_13_2)
);
defparam \xhdl1.GEN_BITS[13].REG_GEN.CONFIG_reg[13]2_0_a2 .INIT=16'h2000;
// @10:391
  CFG4 \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(N_57),
	.D(N_142),
	.Y(CONFIG_reg_4_2)
);
defparam \xhdl1.GEN_BITS[4].REG_GEN.CONFIG_reg[4]2_0_a3 .INIT=16'h4000;
// @10:325
  CFG4 \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_o3  (
	.A(un68_intr_u_0_a2_0_2),
	.B(N_131),
	.C(CONFIG_reg_5_[6]),
	.D(CONFIG_reg_5_[5]),
	.Y(un1_LIU_GPIO_SB_1_sb_0_1[5])
);
defparam \xhdl1.GEN_BITS[5].REG_INT.un68_intr_u_0_o3 .INIT=16'hCCCE;
// @10:391
  CFG4 \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(N_143),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(CONFIG_reg_25_2)
);
defparam \xhdl1.GEN_BITS[25].REG_GEN.CONFIG_reg[25]2_0_a3 .INIT=16'h0080;
// @10:391
  CFG4 \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27]2_0_a3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[6]),
	.B(N_143),
	.C(CoreAPB3_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(CONFIG_reg_27_2)
);
defparam \xhdl1.GEN_BITS[27].REG_GEN.CONFIG_reg[27]2_0_a3 .INIT=16'h8000;
// @10:456
  CFG3 edge_both_2_sqmuxa_367_i (
	.A(CONFIG_reg_30_[3]),
	.B(edge_both763),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_367_i_Z)
);
defparam edge_both_2_sqmuxa_367_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_366_i (
	.A(CONFIG_reg_31_[3]),
	.B(edge_both788),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_366_i_Z)
);
defparam edge_both_2_sqmuxa_366_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_346_i (
	.A(CONFIG_reg_15_[3]),
	.B(edge_both388),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_346_i_Z)
);
defparam edge_both_2_sqmuxa_346_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_361_i (
	.A(CONFIG_reg_16_[3]),
	.B(edge_both413),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_361_i_Z)
);
defparam edge_both_2_sqmuxa_361_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_368_i (
	.A(CONFIG_reg_17_[3]),
	.B(edge_both438),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_368_i_Z)
);
defparam edge_both_2_sqmuxa_368_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_352_i (
	.A(CONFIG_reg_18_[3]),
	.B(edge_both463),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_352_i_Z)
);
defparam edge_both_2_sqmuxa_352_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_351_i (
	.A(CONFIG_reg_19_[3]),
	.B(edge_both488),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_351_i_Z)
);
defparam edge_both_2_sqmuxa_351_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_350_i (
	.A(CONFIG_reg_20_[3]),
	.B(edge_both513),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_350_i_Z)
);
defparam edge_both_2_sqmuxa_350_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_i (
	.A(CONFIG_reg_21_[3]),
	.B(edge_both538),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_i_Z)
);
defparam edge_both_2_sqmuxa_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_373_i (
	.A(CONFIG_reg_22_[3]),
	.B(edge_both563),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_373_i_Z)
);
defparam edge_both_2_sqmuxa_373_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_358_i (
	.A(CONFIG_reg_23_[3]),
	.B(edge_both588),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_358_i_Z)
);
defparam edge_both_2_sqmuxa_358_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_369_i (
	.A(CONFIG_reg_24_[3]),
	.B(edge_both613),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_369_i_Z)
);
defparam edge_both_2_sqmuxa_369_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_372_i (
	.A(CONFIG_reg_25_[3]),
	.B(edge_both638),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_372_i_Z)
);
defparam edge_both_2_sqmuxa_372_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_371_i (
	.A(CONFIG_reg_26_[3]),
	.B(edge_both663),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_371_i_Z)
);
defparam edge_both_2_sqmuxa_371_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_370_i (
	.A(CONFIG_reg_27_[3]),
	.B(edge_both688),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_370_i_Z)
);
defparam edge_both_2_sqmuxa_370_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_355_i (
	.A(CONFIG_reg_28_[3]),
	.B(edge_both713),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_355_i_Z)
);
defparam edge_both_2_sqmuxa_355_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_344_i (
	.A(CONFIG_reg_29_[3]),
	.B(edge_both738),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_344_i_Z)
);
defparam edge_both_2_sqmuxa_344_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_357_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_both13),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_357_i_Z)
);
defparam edge_both_2_sqmuxa_357_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_356_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_both38),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_356_i_Z)
);
defparam edge_both_2_sqmuxa_356_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_348_i (
	.A(CONFIG_reg_2_[3]),
	.B(edge_both63),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_348_i_Z)
);
defparam edge_both_2_sqmuxa_348_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_354_i (
	.A(CONFIG_reg_3_[3]),
	.B(edge_both88),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_354_i_Z)
);
defparam edge_both_2_sqmuxa_354_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_353_i (
	.A(CONFIG_reg_4_[3]),
	.B(edge_both113),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_353_i_Z)
);
defparam edge_both_2_sqmuxa_353_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_364_i (
	.A(CONFIG_reg_6_[3]),
	.B(edge_both163),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_364_i_Z)
);
defparam edge_both_2_sqmuxa_364_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_363_i (
	.A(CONFIG_reg_7_[3]),
	.B(edge_both188),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_363_i_Z)
);
defparam edge_both_2_sqmuxa_363_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_349_i (
	.A(CONFIG_reg_8_[3]),
	.B(edge_both213),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_349_i_Z)
);
defparam edge_both_2_sqmuxa_349_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_362_i (
	.A(CONFIG_reg_9_[3]),
	.B(edge_both238),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_362_i_Z)
);
defparam edge_both_2_sqmuxa_362_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_360_i (
	.A(CONFIG_reg_10_[3]),
	.B(edge_both263),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_360_i_Z)
);
defparam edge_both_2_sqmuxa_360_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_359_i (
	.A(CONFIG_reg_11_[3]),
	.B(edge_both288),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_359_i_Z)
);
defparam edge_both_2_sqmuxa_359_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_345_i (
	.A(CONFIG_reg_12_[3]),
	.B(edge_both313),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_345_i_Z)
);
defparam edge_both_2_sqmuxa_345_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_374_i (
	.A(CONFIG_reg_13_[3]),
	.B(edge_both338),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_374_i_Z)
);
defparam edge_both_2_sqmuxa_374_i.INIT=8'hDF;
// @10:456
  CFG3 edge_both_2_sqmuxa_347_i (
	.A(CONFIG_reg_14_[3]),
	.B(edge_both363),
	.C(N_90),
	.Y(edge_both_2_sqmuxa_347_i_Z)
);
defparam edge_both_2_sqmuxa_347_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_333_i (
	.A(CONFIG_reg_17_[3]),
	.B(edge_neg438),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_333_i_Z)
);
defparam edge_neg_2_sqmuxa_333_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_332_i (
	.A(CONFIG_reg_18_[3]),
	.B(edge_neg463),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_332_i_Z)
);
defparam edge_neg_2_sqmuxa_332_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_318_i (
	.A(CONFIG_reg_19_[3]),
	.B(edge_neg488),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_318_i_Z)
);
defparam edge_neg_2_sqmuxa_318_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_337_i (
	.A(CONFIG_reg_20_[3]),
	.B(edge_neg513),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_337_i_Z)
);
defparam edge_neg_2_sqmuxa_337_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_329_i (
	.A(CONFIG_reg_21_[3]),
	.B(edge_neg538),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_329_i_Z)
);
defparam edge_neg_2_sqmuxa_329_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_328_i (
	.A(CONFIG_reg_22_[3]),
	.B(edge_neg563),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_328_i_Z)
);
defparam edge_neg_2_sqmuxa_328_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_327_i (
	.A(CONFIG_reg_23_[3]),
	.B(edge_neg588),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_327_i_Z)
);
defparam edge_neg_2_sqmuxa_327_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_340_i (
	.A(CONFIG_reg_24_[3]),
	.B(edge_neg613),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_340_i_Z)
);
defparam edge_neg_2_sqmuxa_340_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_339_i (
	.A(CONFIG_reg_25_[3]),
	.B(edge_neg638),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_339_i_Z)
);
defparam edge_neg_2_sqmuxa_339_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_338_i (
	.A(CONFIG_reg_26_[3]),
	.B(edge_neg663),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_338_i_Z)
);
defparam edge_neg_2_sqmuxa_338_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_317_i (
	.A(CONFIG_reg_27_[3]),
	.B(edge_neg688),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_317_i_Z)
);
defparam edge_neg_2_sqmuxa_317_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_335_i (
	.A(CONFIG_reg_28_[3]),
	.B(edge_neg713),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_335_i_Z)
);
defparam edge_neg_2_sqmuxa_335_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_336_i (
	.A(CONFIG_reg_29_[3]),
	.B(edge_neg738),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_336_i_Z)
);
defparam edge_neg_2_sqmuxa_336_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_324_i (
	.A(CONFIG_reg_30_[3]),
	.B(edge_neg763),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_324_i_Z)
);
defparam edge_neg_2_sqmuxa_324_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_331_i (
	.A(CONFIG_reg_31_[3]),
	.B(edge_neg788),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_331_i_Z)
);
defparam edge_neg_2_sqmuxa_331_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_321_i (
	.A(CONFIG_reg_2_[3]),
	.B(edge_neg63),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_321_i_Z)
);
defparam edge_neg_2_sqmuxa_321_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_320_i (
	.A(CONFIG_reg_3_[3]),
	.B(edge_neg88),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_320_i_Z)
);
defparam edge_neg_2_sqmuxa_320_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_319_i (
	.A(CONFIG_reg_4_[3]),
	.B(edge_neg113),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_319_i_Z)
);
defparam edge_neg_2_sqmuxa_319_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_i (
	.A(CONFIG_reg_6_[3]),
	.B(edge_neg163),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_i_Z)
);
defparam edge_neg_2_sqmuxa_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_316_i (
	.A(CONFIG_reg_7_[3]),
	.B(edge_neg188),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_316_i_Z)
);
defparam edge_neg_2_sqmuxa_316_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_315_i (
	.A(CONFIG_reg_8_[3]),
	.B(edge_neg213),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_315_i_Z)
);
defparam edge_neg_2_sqmuxa_315_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_313_i (
	.A(CONFIG_reg_9_[3]),
	.B(edge_neg238),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_313_i_Z)
);
defparam edge_neg_2_sqmuxa_313_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_326_i (
	.A(CONFIG_reg_10_[3]),
	.B(edge_neg263),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_326_i_Z)
);
defparam edge_neg_2_sqmuxa_326_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_325_i (
	.A(CONFIG_reg_11_[3]),
	.B(edge_neg288),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_325_i_Z)
);
defparam edge_neg_2_sqmuxa_325_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_342_i (
	.A(CONFIG_reg_12_[3]),
	.B(edge_neg313),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_342_i_Z)
);
defparam edge_neg_2_sqmuxa_342_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_343_i (
	.A(CONFIG_reg_13_[3]),
	.B(edge_neg338),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_343_i_Z)
);
defparam edge_neg_2_sqmuxa_343_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_341_i (
	.A(CONFIG_reg_14_[3]),
	.B(edge_neg363),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_341_i_Z)
);
defparam edge_neg_2_sqmuxa_341_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_330_i (
	.A(CONFIG_reg_15_[3]),
	.B(edge_neg388),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_330_i_Z)
);
defparam edge_neg_2_sqmuxa_330_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_334_i (
	.A(CONFIG_reg_16_[3]),
	.B(edge_neg413),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_334_i_Z)
);
defparam edge_neg_2_sqmuxa_334_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_298_i (
	.A(CONFIG_reg_19_[3]),
	.B(edge_pos526),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_298_i_Z)
);
defparam edge_pos_2_sqmuxa_298_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_296_i (
	.A(CONFIG_reg_20_[3]),
	.B(edge_pos553),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_296_i_Z)
);
defparam edge_pos_2_sqmuxa_296_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_309_i (
	.A(CONFIG_reg_21_[3]),
	.B(edge_pos580),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_309_i_Z)
);
defparam edge_pos_2_sqmuxa_309_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_308_i (
	.A(CONFIG_reg_22_[3]),
	.B(edge_pos607),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_308_i_Z)
);
defparam edge_pos_2_sqmuxa_308_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_307_i (
	.A(CONFIG_reg_23_[3]),
	.B(edge_pos634),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_307_i_Z)
);
defparam edge_pos_2_sqmuxa_307_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_297_i (
	.A(CONFIG_reg_24_[3]),
	.B(edge_pos661),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_297_i_Z)
);
defparam edge_pos_2_sqmuxa_297_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_305_i (
	.A(CONFIG_reg_25_[3]),
	.B(edge_pos688),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_305_i_Z)
);
defparam edge_pos_2_sqmuxa_305_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_304_i (
	.A(CONFIG_reg_26_[3]),
	.B(edge_pos715),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_304_i_Z)
);
defparam edge_pos_2_sqmuxa_304_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_303_i (
	.A(CONFIG_reg_27_[3]),
	.B(edge_pos742),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_303_i_Z)
);
defparam edge_pos_2_sqmuxa_303_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_293_i (
	.A(CONFIG_reg_28_[3]),
	.B(edge_pos769),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_293_i_Z)
);
defparam edge_pos_2_sqmuxa_293_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_302_i (
	.A(CONFIG_reg_29_[3]),
	.B(edge_pos796),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_302_i_Z)
);
defparam edge_pos_2_sqmuxa_302_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_301_i (
	.A(CONFIG_reg_30_[3]),
	.B(edge_pos823),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_301_i_Z)
);
defparam edge_pos_2_sqmuxa_301_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_300_i (
	.A(CONFIG_reg_31_[3]),
	.B(edge_pos850),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_300_i_Z)
);
defparam edge_pos_2_sqmuxa_300_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_323_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_neg13),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_323_i_Z)
);
defparam edge_neg_2_sqmuxa_323_i.INIT=8'hDF;
// @10:436
  CFG3 edge_neg_2_sqmuxa_322_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_neg38),
	.C(N_90),
	.Y(edge_neg_2_sqmuxa_322_i_Z)
);
defparam edge_neg_2_sqmuxa_322_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_285_i (
	.A(CONFIG_reg_4_[3]),
	.B(edge_pos121),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_285_i_Z)
);
defparam edge_pos_2_sqmuxa_285_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_283_i (
	.A(CONFIG_reg_6_[3]),
	.B(edge_pos175),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_283_i_Z)
);
defparam edge_pos_2_sqmuxa_283_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_282_i (
	.A(CONFIG_reg_7_[3]),
	.B(edge_pos202),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_282_i_Z)
);
defparam edge_pos_2_sqmuxa_282_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_295_i (
	.A(CONFIG_reg_8_[3]),
	.B(edge_pos229),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_295_i_Z)
);
defparam edge_pos_2_sqmuxa_295_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_294_i (
	.A(CONFIG_reg_9_[3]),
	.B(edge_pos256),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_294_i_Z)
);
defparam edge_pos_2_sqmuxa_294_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_286_i (
	.A(CONFIG_reg_10_[3]),
	.B(edge_pos283),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_286_i_Z)
);
defparam edge_pos_2_sqmuxa_286_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_292_i (
	.A(CONFIG_reg_11_[3]),
	.B(edge_pos310),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_292_i_Z)
);
defparam edge_pos_2_sqmuxa_292_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_291_i (
	.A(CONFIG_reg_12_[3]),
	.B(edge_pos337),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_291_i_Z)
);
defparam edge_pos_2_sqmuxa_291_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_290_i (
	.A(CONFIG_reg_13_[3]),
	.B(edge_pos364),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_290_i_Z)
);
defparam edge_pos_2_sqmuxa_290_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_289_i (
	.A(CONFIG_reg_14_[3]),
	.B(edge_pos391),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_289_i_Z)
);
defparam edge_pos_2_sqmuxa_289_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_288_i (
	.A(CONFIG_reg_15_[3]),
	.B(edge_pos418),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_288_i_Z)
);
defparam edge_pos_2_sqmuxa_288_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_310_i (
	.A(CONFIG_reg_16_[3]),
	.B(edge_pos445),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_310_i_Z)
);
defparam edge_pos_2_sqmuxa_310_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_311_i (
	.A(CONFIG_reg_17_[3]),
	.B(edge_pos472),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_311_i_Z)
);
defparam edge_pos_2_sqmuxa_311_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_306_i (
	.A(CONFIG_reg_18_[3]),
	.B(edge_pos499),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_306_i_Z)
);
defparam edge_pos_2_sqmuxa_306_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_i (
	.A(CONFIG_reg_0_[3]),
	.B(edge_pos13),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_i_Z)
);
defparam edge_pos_2_sqmuxa_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_299_i (
	.A(CONFIG_reg_1_[3]),
	.B(edge_pos40),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_299_i_Z)
);
defparam edge_pos_2_sqmuxa_299_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_287_i (
	.A(CONFIG_reg_2_[3]),
	.B(edge_pos67),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_287_i_Z)
);
defparam edge_pos_2_sqmuxa_287_i.INIT=8'hDF;
// @10:416
  CFG3 edge_pos_2_sqmuxa_312_i (
	.A(CONFIG_reg_3_[3]),
	.B(edge_pos94),
	.C(N_90),
	.Y(edge_pos_2_sqmuxa_312_i_Z)
);
defparam edge_pos_2_sqmuxa_312_i.INIT=8'hDF;
// @10:482
  CFG4 \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230_2[17]  (
	.A(un212_intr_sn_N_8_mux),
	.B(N_972),
	.C(N_975),
	.D(N_90),
	.Y(INTR_reg_230_2[17])
);
defparam \xhdl1.GEN_BITS[17].APB_32.INTR_reg_230_2[17] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113_2[8]  (
	.A(un104_intr_sn_N_8_mux),
	.B(N_1098),
	.C(N_1101),
	.D(N_90),
	.Y(INTR_reg_113_2[8])
);
defparam \xhdl1.GEN_BITS[8].APB_32.INTR_reg_113_2[8] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321_2[24]  (
	.A(un296_intr_sn_N_8_mux),
	.B(N_874),
	.C(N_877),
	.D(N_90),
	.Y(INTR_reg_321_2[24])
);
defparam \xhdl1.GEN_BITS[24].APB_32.INTR_reg_321_2[24] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191_2[14]  (
	.A(un176_intr_sn_N_8_mux),
	.B(N_1014),
	.C(N_1017),
	.D(N_90),
	.Y(INTR_reg_191_2[14])
);
defparam \xhdl1.GEN_BITS[14].APB_32.INTR_reg_191_2[14] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217_2[16]  (
	.A(un200_intr_sn_N_8_mux),
	.B(N_986),
	.C(N_989),
	.D(N_90),
	.Y(INTR_reg_217_2[16])
);
defparam \xhdl1.GEN_BITS[16].APB_32.INTR_reg_217_2[16] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22_2[1]  (
	.A(un20_intr_sn_N_8_mux),
	.B(N_1196),
	.C(N_1199),
	.D(N_90),
	.Y(INTR_reg_22_2[1])
);
defparam \xhdl1.GEN_BITS[1].APB_32.INTR_reg_22_2[1] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165_2[12]  (
	.A(un152_intr_sn_N_8_mux),
	.B(N_1042),
	.C(N_1045),
	.D(N_90),
	.Y(INTR_reg_165_2[12])
);
defparam \xhdl1.GEN_BITS[12].APB_32.INTR_reg_165_2[12] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334_2[25]  (
	.A(un308_intr_sn_N_8_mux),
	.B(N_860),
	.C(N_863),
	.D(N_90),
	.Y(INTR_reg_334_2[25])
);
defparam \xhdl1.GEN_BITS[25].APB_32.INTR_reg_334_2[25] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139_2[10]  (
	.A(un128_intr_sn_N_8_mux),
	.B(N_1070),
	.C(N_1073),
	.D(N_90),
	.Y(INTR_reg_139_2[10])
);
defparam \xhdl1.GEN_BITS[10].APB_32.INTR_reg_139_2[10] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256_2[19]  (
	.A(un236_intr_sn_N_8_mux),
	.B(N_944),
	.C(N_947),
	.D(N_90),
	.Y(INTR_reg_256_2[19])
);
defparam \xhdl1.GEN_BITS[19].APB_32.INTR_reg_256_2[19] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9_2[0]  (
	.A(un9_intr_sn_N_8_mux),
	.B(N_1210_3),
	.C(N_1213),
	.D(N_90),
	.Y(INTR_reg_9_2[0])
);
defparam \xhdl1.GEN_BITS[0].APB_32.INTR_reg_9_2[0] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269_2[20]  (
	.A(un248_intr_sn_N_8_mux),
	.B(N_930),
	.C(N_933),
	.D(N_90),
	.Y(INTR_reg_269_2[20])
);
defparam \xhdl1.GEN_BITS[20].APB_32.INTR_reg_269_2[20] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152_2[11]  (
	.A(un140_intr_sn_N_8_mux),
	.B(N_1056),
	.C(N_1059),
	.D(N_90),
	.Y(INTR_reg_152_2[11])
);
defparam \xhdl1.GEN_BITS[11].APB_32.INTR_reg_152_2[11] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360_2[27]  (
	.A(un332_intr_sn_N_8_mux),
	.B(N_832),
	.C(N_835),
	.D(N_90),
	.Y(INTR_reg_360_2[27])
);
defparam \xhdl1.GEN_BITS[27].APB_32.INTR_reg_360_2[27] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243_2[18]  (
	.A(un224_intr_sn_N_8_mux),
	.B(N_958),
	.C(N_961),
	.D(N_90),
	.Y(INTR_reg_243_2[18])
);
defparam \xhdl1.GEN_BITS[18].APB_32.INTR_reg_243_2[18] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308_2[23]  (
	.A(un284_intr_sn_N_8_mux),
	.B(N_888),
	.C(N_891),
	.D(N_90),
	.Y(INTR_reg_308_2[23])
);
defparam \xhdl1.GEN_BITS[23].APB_32.INTR_reg_308_2[23] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178_2[13]  (
	.A(un164_intr_sn_N_8_mux),
	.B(N_1028),
	.C(N_1031),
	.D(N_90),
	.Y(INTR_reg_178_2[13])
);
defparam \xhdl1.GEN_BITS[13].APB_32.INTR_reg_178_2[13] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100_2[7]  (
	.A(un92_intr_sn_N_8_mux),
	.B(N_1112),
	.C(N_1115),
	.D(N_90),
	.Y(INTR_reg_100_2[7])
);
defparam \xhdl1.GEN_BITS[7].APB_32.INTR_reg_100_2[7] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295_2[22]  (
	.A(un272_intr_sn_N_8_mux),
	.B(N_902),
	.C(N_905),
	.D(N_90),
	.Y(INTR_reg_295_2[22])
);
defparam \xhdl1.GEN_BITS[22].APB_32.INTR_reg_295_2[22] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35_2[2]  (
	.A(un32_intr_sn_N_8_mux),
	.B(N_1182),
	.C(N_1185),
	.D(N_90),
	.Y(INTR_reg_35_2[2])
);
defparam \xhdl1.GEN_BITS[2].APB_32.INTR_reg_35_2[2] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347_2[26]  (
	.A(un320_intr_sn_N_8_mux),
	.B(N_846),
	.C(N_849),
	.D(N_90),
	.Y(INTR_reg_347_2[26])
);
defparam \xhdl1.GEN_BITS[26].APB_32.INTR_reg_347_2[26] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204_2[15]  (
	.A(un188_intr_sn_N_8_mux),
	.B(N_1000),
	.C(N_1003),
	.D(N_90),
	.Y(INTR_reg_204_2[15])
);
defparam \xhdl1.GEN_BITS[15].APB_32.INTR_reg_204_2[15] .INIT=16'hE400;
// @10:482
  CFG4 \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48_2[3]  (
	.A(un44_intr_sn_N_8_mux),
	.B(N_1168),
	.C(N_1171),
	.D(N_90),
	.Y(INTR_reg_48_2[3])
);
defparam \xhdl1.GEN_BITS[3].APB_32.INTR_reg_48_2[3] .INIT=16'hE400;
// @10:758
  CFG4 \PRDATA_m2_2[20]  (
	.A(un248_GPIN_reg),
	.B(GPOUT_reg[20]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[20])
);
defparam \PRDATA_m2_2[20] .INIT=16'hC0A0;
// @10:482
  CFG4 \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386_2[29]  (
	.A(un356_intr_sn_N_8_mux),
	.B(N_804),
	.C(N_807),
	.D(N_90),
	.Y(INTR_reg_386_2[29])
);
defparam \xhdl1.GEN_BITS[29].APB_32.INTR_reg_386_2[29] .INIT=16'hE400;
// @10:758
  CFG4 \PRDATA_m2_2[8]  (
	.A(un104_GPIN_reg),
	.B(GPOUT_reg[8]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[8])
);
defparam \PRDATA_m2_2[8] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[7]  (
	.A(un92_GPIN_reg),
	.B(GPOUT_reg[7]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[7])
);
defparam \PRDATA_m2_2[7] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[2]  (
	.A(un32_GPIN_reg),
	.B(GPOUT_reg[2]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[2])
);
defparam \PRDATA_m2_2[2] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[25]  (
	.A(un308_GPIN_reg),
	.B(GPOUT_reg[25]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[25])
);
defparam \PRDATA_m2_2[25] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[3]  (
	.A(un44_GPIN_reg),
	.B(GPOUT_reg[3]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[3])
);
defparam \PRDATA_m2_2[3] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[23]  (
	.A(un284_GPIN_reg),
	.B(GPOUT_reg[23]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[23])
);
defparam \PRDATA_m2_2[23] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[4]  (
	.A(un56_GPIN_reg),
	.B(GPOUT_reg[4]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[4])
);
defparam \PRDATA_m2_2[4] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[31]  (
	.A(un380_GPIN_reg),
	.B(GPOUT_reg[31]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[31])
);
defparam \PRDATA_m2_2[31] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[16]  (
	.A(un200_GPIN_reg),
	.B(GPOUT_reg[16]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[16])
);
defparam \PRDATA_m2_2[16] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[11]  (
	.A(un140_GPIN_reg),
	.B(GPOUT_reg[11]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[11])
);
defparam \PRDATA_m2_2[11] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[5]  (
	.A(un68_GPIN_reg),
	.B(GPOUT_reg[5]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[5])
);
defparam \PRDATA_m2_2[5] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_1[5]  (
	.A(INTR_reg[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(PRDATA_m1_2[5]),
	.D(N_125),
	.Y(PRDATA_m2_1_Z[5])
);
defparam \PRDATA_m2_1[5] .INIT=16'h0020;
// @10:758
  CFG4 \PRDATA_m2_2[14]  (
	.A(un176_GPIN_reg),
	.B(GPOUT_reg[14]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[14])
);
defparam \PRDATA_m2_2[14] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[19]  (
	.A(un236_GPIN_reg),
	.B(GPOUT_reg[19]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[19])
);
defparam \PRDATA_m2_2[19] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[13]  (
	.A(un164_GPIN_reg),
	.B(GPOUT_reg[13]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[13])
);
defparam \PRDATA_m2_2[13] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[10]  (
	.A(un128_GPIN_reg),
	.B(GPOUT_reg[10]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[10])
);
defparam \PRDATA_m2_2[10] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[28]  (
	.A(un344_GPIN_reg),
	.B(GPOUT_reg[28]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[28])
);
defparam \PRDATA_m2_2[28] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[0]  (
	.A(un9_GPIN_reg),
	.B(GPOUT_reg[0]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[0])
);
defparam \PRDATA_m2_2[0] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[21]  (
	.A(un260_GPIN_reg),
	.B(GPOUT_reg[21]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[21])
);
defparam \PRDATA_m2_2[21] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[6]  (
	.A(un80_GPIN_reg),
	.B(GPOUT_reg[6]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[6])
);
defparam \PRDATA_m2_2[6] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[17]  (
	.A(un212_GPIN_reg),
	.B(GPOUT_reg[17]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[17])
);
defparam \PRDATA_m2_2[17] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[27]  (
	.A(un332_GPIN_reg),
	.B(GPOUT_reg[27]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[27])
);
defparam \PRDATA_m2_2[27] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[24]  (
	.A(un296_GPIN_reg),
	.B(GPOUT_reg[24]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[24])
);
defparam \PRDATA_m2_2[24] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[12]  (
	.A(un152_GPIN_reg),
	.B(GPOUT_reg[12]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[12])
);
defparam \PRDATA_m2_2[12] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[9]  (
	.A(un116_GPIN_reg),
	.B(GPOUT_reg[9]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[9])
);
defparam \PRDATA_m2_2[9] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[22]  (
	.A(un272_GPIN_reg),
	.B(GPOUT_reg[22]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[22])
);
defparam \PRDATA_m2_2[22] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[18]  (
	.A(un224_GPIN_reg),
	.B(GPOUT_reg[18]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[18])
);
defparam \PRDATA_m2_2[18] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[1]  (
	.A(un20_GPIN_reg),
	.B(GPOUT_reg[1]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[1])
);
defparam \PRDATA_m2_2[1] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[29]  (
	.A(un356_GPIN_reg),
	.B(GPOUT_reg[29]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[29])
);
defparam \PRDATA_m2_2[29] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[15]  (
	.A(un188_GPIN_reg),
	.B(GPOUT_reg[15]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[15])
);
defparam \PRDATA_m2_2[15] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[26]  (
	.A(un320_GPIN_reg),
	.B(GPOUT_reg[26]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[26])
);
defparam \PRDATA_m2_2[26] .INIT=16'hC0A0;
// @10:758
  CFG4 \PRDATA_m2_2[30]  (
	.A(un368_GPIN_reg),
	.B(GPOUT_reg[30]),
	.C(N_125),
	.D(PRDATA_ss0_i),
	.Y(PRDATA_m2_2_Z[30])
);
defparam \PRDATA_m2_2[30] .INIT=16'hC0A0;
// @10:758
  CFG3 \PRDATA_m2_1[7]  (
	.A(INTR_reg[7]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[7])
);
defparam \PRDATA_m2_1[7] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[2]  (
	.A(INTR_reg[2]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[2])
);
defparam \PRDATA_m2_1[2] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[3]  (
	.A(INTR_reg[3]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[3])
);
defparam \PRDATA_m2_1[3] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[4]  (
	.A(INTR_reg[4]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[4])
);
defparam \PRDATA_m2_1[4] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[0]  (
	.A(INTR_reg[0]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[0])
);
defparam \PRDATA_m2_1[0] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[6]  (
	.A(INTR_reg[6]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[6])
);
defparam \PRDATA_m2_1[6] .INIT=8'h08;
// @10:758
  CFG3 \PRDATA_m2_1[1]  (
	.A(INTR_reg[1]),
	.B(PRDATA_ss0_i),
	.C(N_125),
	.Y(PRDATA_m2_1_Z[1])
);
defparam \PRDATA_m2_1[1] .INIT=8'h08;
// @10:482
  CFG4 \xhdl1.GEN_BITS[5].APB_32.INTR_reg_74_0[5]  (
	.A(INTR_reg[5]),
	.B(un1_LIU_GPIO_SB_1_sb_0_1[5]),
	.C(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.D(N_90),
	.Y(INTR_reg_74[5])
);
defparam \xhdl1.GEN_BITS[5].APB_32.INTR_reg_74_0[5] .INIT=16'hCC0A;
// @10:758
  CFG4 \PRDATA_m2_cZ[20]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[20]),
	.C(PRDATA_m2_2_Z[20]),
	.D(N_125),
	.Y(PRDATA_m2[20])
);
defparam \PRDATA_m2_cZ[20] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[8]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[8]),
	.C(PRDATA_m2_2_Z[8]),
	.D(N_125),
	.Y(PRDATA_m2[8])
);
defparam \PRDATA_m2_cZ[8] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[25]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[25]),
	.C(PRDATA_m2_2_Z[25]),
	.D(N_125),
	.Y(PRDATA_m2[25])
);
defparam \PRDATA_m2_cZ[25] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[23]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[23]),
	.C(PRDATA_m2_2_Z[23]),
	.D(N_125),
	.Y(PRDATA_m2[23])
);
defparam \PRDATA_m2_cZ[23] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[31]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[31]),
	.C(PRDATA_m2_2_Z[31]),
	.D(N_125),
	.Y(PRDATA_m2[31])
);
defparam \PRDATA_m2_cZ[31] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[16]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[16]),
	.C(PRDATA_m2_2_Z[16]),
	.D(N_125),
	.Y(PRDATA_m2[16])
);
defparam \PRDATA_m2_cZ[16] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[11]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[11]),
	.C(PRDATA_m2_2_Z[11]),
	.D(N_125),
	.Y(PRDATA_m2[11])
);
defparam \PRDATA_m2_cZ[11] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[14]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[14]),
	.C(PRDATA_m2_2_Z[14]),
	.D(N_125),
	.Y(PRDATA_m2[14])
);
defparam \PRDATA_m2_cZ[14] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[19]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[19]),
	.C(PRDATA_m2_2_Z[19]),
	.D(N_125),
	.Y(PRDATA_m2[19])
);
defparam \PRDATA_m2_cZ[19] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[13]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[13]),
	.C(PRDATA_m2_2_Z[13]),
	.D(N_125),
	.Y(PRDATA_m2[13])
);
defparam \PRDATA_m2_cZ[13] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[10]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[10]),
	.C(PRDATA_m2_2_Z[10]),
	.D(N_125),
	.Y(PRDATA_m2[10])
);
defparam \PRDATA_m2_cZ[10] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[28]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[28]),
	.C(PRDATA_m2_2_Z[28]),
	.D(N_125),
	.Y(PRDATA_m2[28])
);
defparam \PRDATA_m2_cZ[28] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[21]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[21]),
	.C(PRDATA_m2_2_Z[21]),
	.D(N_125),
	.Y(PRDATA_m2[21])
);
defparam \PRDATA_m2_cZ[21] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[17]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[17]),
	.C(PRDATA_m2_2_Z[17]),
	.D(N_125),
	.Y(PRDATA_m2[17])
);
defparam \PRDATA_m2_cZ[17] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[27]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[27]),
	.C(PRDATA_m2_2_Z[27]),
	.D(N_125),
	.Y(PRDATA_m2[27])
);
defparam \PRDATA_m2_cZ[27] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[24]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[24]),
	.C(PRDATA_m2_2_Z[24]),
	.D(N_125),
	.Y(PRDATA_m2[24])
);
defparam \PRDATA_m2_cZ[24] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[12]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[12]),
	.C(PRDATA_m2_2_Z[12]),
	.D(N_125),
	.Y(PRDATA_m2[12])
);
defparam \PRDATA_m2_cZ[12] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[9]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[9]),
	.C(PRDATA_m2_2_Z[9]),
	.D(N_125),
	.Y(PRDATA_m2[9])
);
defparam \PRDATA_m2_cZ[9] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[22]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[22]),
	.C(PRDATA_m2_2_Z[22]),
	.D(N_125),
	.Y(PRDATA_m2[22])
);
defparam \PRDATA_m2_cZ[22] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[18]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[18]),
	.C(PRDATA_m2_2_Z[18]),
	.D(N_125),
	.Y(PRDATA_m2[18])
);
defparam \PRDATA_m2_cZ[18] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[29]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[29]),
	.C(PRDATA_m2_2_Z[29]),
	.D(N_125),
	.Y(PRDATA_m2[29])
);
defparam \PRDATA_m2_cZ[29] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[15]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[15]),
	.C(PRDATA_m2_2_Z[15]),
	.D(N_125),
	.Y(PRDATA_m2[15])
);
defparam \PRDATA_m2_cZ[15] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[26]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[26]),
	.C(PRDATA_m2_2_Z[26]),
	.D(N_125),
	.Y(PRDATA_m2[26])
);
defparam \PRDATA_m2_cZ[26] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA_m2_cZ[30]  (
	.A(PRDATA_ss0_i),
	.B(INTR_reg[30]),
	.C(PRDATA_m2_2_Z[30]),
	.D(N_125),
	.Y(PRDATA_m2[30])
);
defparam \PRDATA_m2_cZ[30] .INIT=16'hF0F8;
// @10:758
  CFG4 \PRDATA[5]  (
	.A(CONFIG_reg_o_2[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[7]),
	.C(PRDATA_m2_1_Z[5]),
	.D(PRDATA_m2_2_Z[5]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[5])
);
defparam \PRDATA[5] .INIT=16'hEEE2;
// @10:758
  CFG4 \PRDATA[6]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[6]),
	.C(PRDATA_m2_1_Z[6]),
	.D(PRDATA_m2_2_Z[6]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[6])
);
defparam \PRDATA[6] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[7]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[7]),
	.C(PRDATA_m2_1_Z[7]),
	.D(PRDATA_m2_2_Z[7]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[7])
);
defparam \PRDATA[7] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[4]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[4]),
	.C(PRDATA_m2_1_Z[4]),
	.D(PRDATA_m2_2_Z[4]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[4])
);
defparam \PRDATA[4] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[3]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[3]),
	.C(PRDATA_m2_1_Z[3]),
	.D(PRDATA_m2_2_Z[3]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[2]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[2]),
	.C(PRDATA_m2_1_Z[2]),
	.D(PRDATA_m2_2_Z[2]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[2])
);
defparam \PRDATA[2] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[1]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[1]),
	.C(PRDATA_m2_1_Z[1]),
	.D(PRDATA_m2_2_Z[1]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[1])
);
defparam \PRDATA[1] .INIT=16'hEEE4;
// @10:758
  CFG4 \PRDATA[0]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CONFIG_reg_o_2[0]),
	.C(PRDATA_m2_1_Z[0]),
	.D(PRDATA_m2_2_Z[0]),
	.Y(CoreAPB3_0_APBmslave0_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'hEEE4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_Z2 */

module CoreResetP_Z3 (
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  GL0_INST,
  FIC_2_APB_M_PRESET_N,
  MSS_HPMS_READY_int_1z
)
;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input GL0_INST ;
input FIC_2_APB_M_PRESET_N ;
output MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire GL0_INST ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_HPMS_READY_int_1z ;
wire MSS_HPMS_READY_int_0 ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire VCC ;
wire GND ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire N_1252 ;
wire N_1251 ;
wire N_1250 ;
wire N_1249 ;
wire N_1248 ;
wire N_1247 ;
wire N_1246 ;
wire N_1245 ;
wire N_1244 ;
wire N_1243 ;
wire N_1242 ;
wire N_1241 ;
wire N_1240 ;
wire N_1239 ;
wire N_1238 ;
wire N_1237 ;
wire N_1236 ;
wire N_1235 ;
wire N_1234 ;
wire N_1233 ;
wire N_1232 ;
wire N_1231 ;
wire N_1230 ;
wire N_1229 ;
wire N_1228 ;
wire N_1227 ;
wire N_1226 ;
wire N_1225 ;
wire N_1224 ;
wire N_1223 ;
wire N_1222 ;
wire N_1221 ;
wire N_1220 ;
wire N_1219 ;
wire N_1218 ;
wire N_5 ;
wire N_4 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT MSS_HPMS_READY_int_RNIEUGI2 (
	.Y(MSS_HPMS_READY_int_1z),
	.A(MSS_HPMS_READY_int_0)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @12:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z3 */

module LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Clock_gen_0s (
  controlReg2,
  controlReg1,
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:3] controlReg2 ;
input [7:0] controlReg1 ;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNIRGFB71_Y;
wire [1:1] baud_cntr_RNILLI6U1_Y;
wire [2:2] baud_cntr_RNIHSL1L2_Y;
wire [3:3] baud_cntr_RNIF5PSB3_Y;
wire [4:4] baud_cntr_RNIFGSN24_Y;
wire [5:5] baud_cntr_RNIHTVIP4_Y;
wire [6:6] baud_cntr_RNILC3EG5_Y;
wire [7:7] baud_cntr_RNIRT6976_Y;
wire [8:8] baud_cntr_RNIVED5U6_Y;
wire [9:9] baud_cntr_RNI52K1L7_Y;
wire [10:10] baud_cntr_RNIKF5ME8_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNI5VMA89_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNI3ECGG_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNI3ECGG_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @13:275
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr7_1_RNI3ECGG_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:284
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNI3ECGG  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNI3ECGG_S),
	.Y(baud_cntr7_1_RNI3ECGG_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNI3ECGG .INIT=20'h44000;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIRGFB71[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNIRGFB71_Y[0]),
	.B(controlReg1[0]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[0]),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNIRGFB71[0] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNILLI6U1[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNILLI6U1_Y[1]),
	.B(controlReg1[1]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[1]),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNILLI6U1[1] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIHSL1L2[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNIHSL1L2_Y[2]),
	.B(controlReg1[2]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[2]),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNIHSL1L2[2] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIF5PSB3[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNIF5PSB3_Y[3]),
	.B(controlReg1[3]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[3]),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNIF5PSB3[3] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIFGSN24[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNIFGSN24_Y[4]),
	.B(controlReg1[4]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[4]),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNIFGSN24[4] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIHTVIP4[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNIHTVIP4_Y[5]),
	.B(controlReg1[5]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[5]),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNIHTVIP4[5] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNILC3EG5[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNILC3EG5_Y[6]),
	.B(controlReg1[6]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[6]),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNILC3EG5[6] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIRT6976[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNIRT6976_Y[7]),
	.B(controlReg1[7]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[7]),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNIRT6976[7] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIVED5U6[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNIVED5U6_Y[8]),
	.B(controlReg2[3]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[8]),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNIVED5U6[8] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI52K1L7[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNI52K1L7_Y[9]),
	.B(controlReg2[4]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[9]),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNI52K1L7[9] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIKF5ME8[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNIKF5ME8_Y[10]),
	.B(controlReg2[5]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[10]),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNIKF5ME8[10] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(controlReg2[7]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[12]),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h44700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI5VMA89[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNI5VMA89_Y[11]),
	.B(controlReg2[6]),
	.C(baud_cntr7_1_RNI3ECGG_Y),
	.D(baud_cntr[11]),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNI5VMA89[11] .INIT=20'h64700;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @13:326
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @13:314
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @13:311
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @13:311
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Clock_gen_0s */

module LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s (
  controlReg2,
  CoreAPB3_0_APBmslave0_PADDR,
  tx_hold_reg,
  tx_hold_reg4,
  bit8,
  N_8_0,
  CoreAPB3_0_APBmslave0_PWRITE,
  baud_clock,
  xmit_clock,
  xmit_pulse,
  TX_c,
  CoreUARTapb_0_0_TXRDY,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [2:1] controlReg2 ;
input [3:2] CoreAPB3_0_APBmslave0_PADDR ;
input [7:0] tx_hold_reg ;
input tx_hold_reg4 ;
input bit8 ;
input N_8_0 ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input baud_clock ;
input xmit_clock ;
input xmit_pulse ;
output TX_c ;
output CoreUARTapb_0_0_TXRDY ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire tx_hold_reg4 ;
wire bit8 ;
wire N_8_0 ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire baud_clock ;
wire xmit_clock ;
wire xmit_pulse ;
wire TX_c ;
wire CoreUARTapb_0_0_TXRDY ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [5:0] xmit_state_Z;
wire [5:0] xmit_state_ns_Z;
wire [1:1] xmit_state_ns;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_75_i ;
wire tx_parity_Z ;
wire tx_parity_5 ;
wire un1_tx_parity_1_sqmuxa_0_Z ;
wire tx_hold_reg4_i ;
wire txrdy_int_1_sqmuxa_i_Z ;
wire tx_4 ;
wire N_106_i ;
wire N_94_i ;
wire N_88_i ;
wire N_86_i ;
wire N_84_i ;
wire CO0 ;
wire tx_2_u_2_1_wmux_3_FCO ;
wire tx_2_u_2_1_wmux_3_S ;
wire tx_2 ;
wire tx_2_u_2_1_0_y1 ;
wire tx_2_u_2_1_0_y3 ;
wire tx_2_u_2_1_co1_0 ;
wire tx_2_u_2_1_wmux_2_S ;
wire tx_2_u_2_1_y0_0 ;
wire tx_2_u_2_1_co0_0 ;
wire tx_2_u_2_1_wmux_1_S ;
wire tx_2_u_2_1_0_co1 ;
wire tx_2_u_2_1_wmux_0_S ;
wire tx_2_u_2_1_0_y0 ;
wire tx_2_u_2_1_0_co0 ;
wire tx_2_u_2_1_0_wmux_S ;
wire N_136 ;
wire N_91 ;
wire N_90_i ;
wire tx_3 ;
wire N_134 ;
wire tx_4_1 ;
wire N_116 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
// @15:112
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \xmit_state[4]  (
	.Q(xmit_state_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_75_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:332
  SLE tx_parity (
	.Q(tx_parity_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_parity_5),
	.EN(un1_tx_parity_1_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:80
  SLE txrdy_int (
	.Q(CoreUARTapb_0_0_TXRDY),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg4_i),
	.EN(txrdy_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:283
  SLE tx (
	.Q(TX_c),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_4),
	.EN(N_106_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[7]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[6]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[5]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[4]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[3]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[2]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[1]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:112
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg[0]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:261
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_88_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:261
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_86_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:261
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_84_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:261
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_3  (
	.FCO(tx_2_u_2_1_wmux_3_FCO),
	.S(tx_2_u_2_1_wmux_3_S),
	.Y(tx_2),
	.B(tx_2_u_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_2_1_0_y3),
	.FCI(tx_2_u_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_2  (
	.FCO(tx_2_u_2_1_co1_0),
	.S(tx_2_u_2_1_wmux_2_S),
	.Y(tx_2_u_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_2_1_y0_0),
	.FCI(tx_2_u_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_1  (
	.FCO(tx_2_u_2_1_co0_0),
	.S(tx_2_u_2_1_wmux_1_S),
	.Y(tx_2_u_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_0  (
	.FCO(tx_2_u_2_1_0_co1),
	.S(tx_2_u_2_1_wmux_0_S),
	.Y(tx_2_u_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_2_1_0_y0),
	.FCI(tx_2_u_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_0_wmux  (
	.FCO(tx_2_u_2_1_0_co0),
	.S(tx_2_u_2_1_0_wmux_S),
	.Y(tx_2_u_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @15:127
  CFG4 un1_tx_parity_1_sqmuxa_0_a2 (
	.A(xmit_state_Z[3]),
	.B(xmit_clock),
	.C(baud_clock),
	.D(controlReg2[1]),
	.Y(N_136)
);
defparam un1_tx_parity_1_sqmuxa_0_a2.INIT=16'h8000;
  CFG4 txrdy_int_RNO (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(N_8_0),
	.Y(tx_hold_reg4_i)
);
defparam txrdy_int_RNO.INIT=16'hFDFF;
// @15:112
  CFG2 \xmit_state_ns_a3[1]  (
	.A(CoreUARTapb_0_0_TXRDY),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[1])
);
defparam \xmit_state_ns_a3[1] .INIT=4'h4;
// @15:271
  CFG2 \xmit_cnt.xmit_bit_sel_3_i_o2[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.Y(N_91)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_o2[1] .INIT=4'h7;
// @15:112
  CFG2 \xmit_state_ns_i_x2[3]  (
	.A(bit8),
	.B(CO0),
	.Y(N_90_i)
);
defparam \xmit_state_ns_i_x2[3] .INIT=4'h6;
// @15:316
  CFG2 \xmit_sel.tx_3  (
	.A(controlReg2[2]),
	.B(tx_parity_Z),
	.Y(tx_3)
);
defparam \xmit_sel.tx_3 .INIT=4'h6;
// @15:271
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3[0] .INIT=4'h2;
// @15:352
  CFG3 \xmit_par_calc.tx_parity_5  (
	.A(tx_2),
	.B(tx_parity_Z),
	.C(xmit_state_Z[5]),
	.Y(tx_parity_5)
);
defparam \xmit_par_calc.tx_parity_5 .INIT=8'h06;
// @15:112
  CFG4 \xmit_state_ns_i_a2[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_bit_sel_Z[2]),
	.C(xmit_bit_sel_Z[1]),
	.D(N_90_i),
	.Y(N_134)
);
defparam \xmit_state_ns_i_a2[3] .INIT=16'h0040;
// @15:112
  CFG4 \xmit_state_ns[0]  (
	.A(xmit_state_Z[5]),
	.B(xmit_state_Z[0]),
	.C(xmit_pulse),
	.D(CoreUARTapb_0_0_TXRDY),
	.Y(xmit_state_ns_Z[0])
);
defparam \xmit_state_ns[0] .INIT=16'hECA0;
// @15:112
  CFG3 \xmit_state_ns[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns_Z[2])
);
defparam \xmit_state_ns[2] .INIT=8'hAE;
// @15:283
  CFG3 tx_RNO (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[1]),
	.Y(N_106_i)
);
defparam tx_RNO.INIT=8'hFE;
// @15:112
  CFG2 \xmit_state_RNITJEA9[2]  (
	.A(xmit_pulse),
	.B(xmit_state_Z[2]),
	.Y(N_94_i)
);
defparam \xmit_state_RNITJEA9[2] .INIT=4'h8;
// @15:296
  CFG4 \xmit_sel.tx_4_u_1_0  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[3]),
	.C(tx_3),
	.D(tx_2),
	.Y(tx_4_1)
);
defparam \xmit_sel.tx_4_u_1_0 .INIT=16'hE4A0;
// @15:112
  CFG4 \xmit_state_ns_a3[5]  (
	.A(xmit_state_Z[3]),
	.B(controlReg2[1]),
	.C(xmit_pulse),
	.D(N_134),
	.Y(N_116)
);
defparam \xmit_state_ns_a3[5] .INIT=16'h2000;
// @15:127
  CFG2 un1_tx_parity_1_sqmuxa_0 (
	.A(N_136),
	.B(xmit_state_Z[5]),
	.Y(un1_tx_parity_1_sqmuxa_0_Z)
);
defparam un1_tx_parity_1_sqmuxa_0.INIT=4'hE;
// @15:261
  CFG3 \xmit_bit_sel_RNO[2]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[2]),
	.Y(N_86_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=8'h82;
// @15:261
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(CO0),
	.B(xmit_bit_sel_Z[1]),
	.C(xmit_state_Z[3]),
	.Y(N_84_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @15:296
  CFG4 \xmit_sel.tx_4_u  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[2]),
	.C(xmit_state_Z[3]),
	.D(tx_4_1),
	.Y(tx_4)
);
defparam \xmit_sel.tx_4_u .INIT=16'hFF01;
// @15:112
  CFG4 \xmit_state_ns[5]  (
	.A(xmit_pulse),
	.B(N_116),
	.C(xmit_state_Z[5]),
	.D(xmit_state_Z[4]),
	.Y(xmit_state_ns_Z[5])
);
defparam \xmit_state_ns[5] .INIT=16'hFEDC;
// @15:112
  CFG4 \xmit_state_ns[4]  (
	.A(xmit_pulse),
	.B(N_134),
	.C(xmit_state_Z[4]),
	.D(N_136),
	.Y(xmit_state_ns_Z[4])
);
defparam \xmit_state_ns[4] .INIT=16'hDC50;
// @15:261
  CFG4 \xmit_bit_sel_RNO[3]  (
	.A(xmit_state_Z[3]),
	.B(N_91),
	.C(xmit_bit_sel_Z[3]),
	.D(xmit_bit_sel_Z[2]),
	.Y(N_88_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=16'h82A0;
// @15:112
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_pulse),
	.B(N_134),
	.C(xmit_state_Z[2]),
	.D(xmit_state_Z[3]),
	.Y(N_75_i)
);
defparam \xmit_state_RNO[3] .INIT=16'hF7A0;
// @15:80
  CFG3 txrdy_int_1_sqmuxa_i (
	.A(tx_hold_reg4),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(txrdy_int_1_sqmuxa_i_Z)
);
defparam txrdy_int_1_sqmuxa_i.INIT=8'hEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s */

module LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Rx_async_0s_0s_1s_2s (
  controlReg2,
  data_out,
  bit8,
  RX_c,
  CoreUARTapb_0_0_OVERFLOW,
  CoreUARTapb_0_0_PARITY_ERR,
  receive_full,
  baud_clock,
  stop_strobe_1z,
  GL0_INST,
  MSS_HPMS_READY_int,
  CoreUARTapb_0_0_FRAMING_ERR,
  read_rx_byte
)
;
input [2:1] controlReg2 ;
output [7:0] data_out ;
input bit8 ;
input RX_c ;
output CoreUARTapb_0_0_OVERFLOW ;
output CoreUARTapb_0_0_PARITY_ERR ;
output receive_full ;
input baud_clock ;
output stop_strobe_1z ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
output CoreUARTapb_0_0_FRAMING_ERR ;
input read_rx_byte ;
wire bit8 ;
wire RX_c ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire receive_full ;
wire baud_clock ;
wire stop_strobe_1z ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire read_rx_byte ;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [1:1] rx_state_RNO_Z;
wire [8:0] rx_shift_Z;
wire [8:0] rx_shift_11;
wire [2:0] samples_Z;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [7:7] rx_byte_2;
wire [3:1] receive_count_Z;
wire [3:0] receive_count_3;
wire [0:0] rx_state_RNIISNOL_Z;
wire [0:0] rx_state_RNIFK7JE_Z;
wire [0:0] rx_state_RNIUP75R1_Z;
wire read_rx_byte_i ;
wire VCC ;
wire framing_error_1_sqmuxa_i_Z ;
wire GND ;
wire stop_strobe_1_sqmuxa ;
wire overflow_int_Z ;
wire overflow_int_4 ;
wire framing_error_int_Z ;
wire framing_error_int_0_sqmuxa ;
wire receive_full_int_1_sqmuxa_i_Z ;
wire rx_parity_calc_Z ;
wire rx_parity_calc_4 ;
wire parity_err_12 ;
wire parity_err_1_sqmuxa_i_Z ;
wire overflow_1_sqmuxa_i_Z ;
wire N_108_mux_i ;
wire N_113_mux_i ;
wire rx_byte_1_sqmuxa ;
wire CO0 ;
wire i10_mux_i ;
wire N_38 ;
wire N_63_i ;
wire N_41 ;
wire N_44_i ;
wire N_19_0 ;
wire un1_parity_err_0_sqmuxa_i ;
wire un1_parity_err_0_sqmuxa_1_i ;
wire N_114 ;
wire m7_2 ;
wire N_106_mux ;
wire parity_err15 ;
wire parity_err5 ;
wire N_14_i ;
wire rx_state18 ;
wire i29_mux ;
wire rx_state18_NE_1 ;
wire N_29_0 ;
wire N_45 ;
wire i10_mux_1 ;
wire N_61_i ;
wire rx_parity_calc5 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_6 ;
wire N_5 ;
  CFG1 read_rx_byte_i_0 (
	.A(read_rx_byte),
	.Y(read_rx_byte_i)
);
defparam read_rx_byte_i_0.INIT=2'h1;
// @14:223
  SLE framing_error (
	.Q(CoreUARTapb_0_0_FRAMING_ERR),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(read_rx_byte_i),
	.EN(framing_error_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE overflow_int (
	.Q(overflow_int_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(overflow_int_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE framing_error_int (
	.Q(framing_error_int_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(framing_error_int_0_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:459
  SLE receive_full_int (
	.Q(receive_full),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(read_rx_byte_i),
	.EN(receive_full_int_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:379
  SLE rx_parity_calc (
	.Q(rx_parity_calc_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_parity_calc_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:405
  SLE parity_err (
	.Q(CoreUARTapb_0_0_PARITY_ERR),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(parity_err_12),
	.EN(parity_err_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_state_RNO_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:198
  SLE overflow (
	.Q(CoreUARTapb_0_0_OVERFLOW),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(read_rx_byte_i),
	.EN(overflow_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_108_mux_i),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[5]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[4]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[3]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[2]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[1]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[0]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:116
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(RX_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:116
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:116
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[7]  (
	.Q(data_out[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_byte_2[7]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[6]  (
	.Q(data_out[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[6]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[5]  (
	.Q(data_out[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[5]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[4]  (
	.Q(data_out[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[4]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[3]  (
	.Q(data_out[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[3]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[2]  (
	.Q(data_out[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[2]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[1]  (
	.Q(data_out[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[1]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:255
  SLE \rx_byte[0]  (
	.Q(data_out[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[0]),
	.EN(rx_byte_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:173
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[3]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:173
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:173
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:173
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[8]  (
	.Q(rx_shift_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[8]),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(i10_mux_i),
	.EN(N_113_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:335
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG4 \rx_bit_cnt_RNO[0]  (
	.A(N_38),
	.B(rx_state_RNIISNOL_Z[0]),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(rx_bit_cnt_4[0])
);
defparam \rx_bit_cnt_RNO[0] .INIT=16'h1230;
  CFG4 \rx_bit_cnt_RNISTARV[1]  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_Z[1]),
	.C(N_38),
	.D(baud_clock),
	.Y(N_63_i)
);
defparam \rx_bit_cnt_RNISTARV[1] .INIT=16'h8000;
// @14:335
  CFG3 \receive_count_RNIOL8GD1[3]  (
	.A(N_38),
	.B(rx_state_RNIFK7JE_Z[0]),
	.C(baud_clock),
	.Y(N_113_mux_i)
);
defparam \receive_count_RNIOL8GD1[3] .INIT=8'hE0;
  CFG4 \receive_count_RNI6PGNN[3]  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(N_38)
);
defparam \receive_count_RNI6PGNN[3] .INIT=16'h8000;
// @14:344
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @14:344
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @14:344
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @14:344
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
  CFG2 \rx_state_RNIFK7JE[0]  (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.Y(rx_state_RNIFK7JE_Z[0])
);
defparam \rx_state_RNIFK7JE[0] .INIT=4'h1;
  CFG2 \rx_shift_RNIAAFFL[7]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[7]),
	.Y(N_41)
);
defparam \rx_shift_RNIAAFFL[7] .INIT=4'h4;
  CFG2 \rx_shift_RNIBBFFL[8]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[8]),
	.Y(N_44_i)
);
defparam \rx_shift_RNIBBFFL[8] .INIT=4'h4;
  CFG2 m18 (
	.A(bit8),
	.B(controlReg2[1]),
	.Y(N_19_0)
);
defparam m18.INIT=4'h1;
  CFG2 \receive_count_RNO[0]  (
	.A(rx_state_RNIUP75R1_Z[0]),
	.B(CO0),
	.Y(receive_count_3[0])
);
defparam \receive_count_RNO[0] .INIT=4'h1;
  CFG2 \rx_byte_RNO[7]  (
	.A(bit8),
	.B(rx_shift_Z[7]),
	.Y(rx_byte_2[7])
);
defparam \rx_byte_RNO[7] .INIT=4'h8;
  CFG2 parity_err_1_sqmuxa_i_RNO (
	.A(un1_parity_err_0_sqmuxa_i),
	.B(un1_parity_err_0_sqmuxa_1_i),
	.Y(N_114)
);
defparam parity_err_1_sqmuxa_i_RNO.INIT=4'h1;
// @14:344
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @14:344
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
  CFG3 framing_error_int_RNO_0 (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(m7_2)
);
defparam framing_error_int_RNO_0.INIT=8'h08;
  CFG4 \receive_count_RNI6PGNN_0[3]  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(N_106_mux)
);
defparam \receive_count_RNI6PGNN_0[3] .INIT=16'h0002;
// @14:432
  CFG4 \make_parity_err.parity_err15  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(parity_err15)
);
defparam \make_parity_err.parity_err15 .INIT=16'h0002;
// @14:418
  CFG4 \make_parity_err.parity_err5  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(parity_err5)
);
defparam \make_parity_err.parity_err5 .INIT=16'h4000;
  CFG2 \rx_state_RNIISNOL[0]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(baud_clock),
	.Y(rx_state_RNIISNOL_Z[0])
);
defparam \rx_state_RNIISNOL[0] .INIT=4'h8;
  CFG3 \receive_count_RNO_0[3]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_14_i)
);
defparam \receive_count_RNO_0[3] .INIT=8'h80;
  CFG3 overflow_int_RNO (
	.A(receive_full),
	.B(rx_state_Z[0]),
	.C(rx_state18),
	.Y(overflow_int_4)
);
defparam overflow_int_RNO.INIT=8'h80;
  CFG3 \receive_count_RNO[1]  (
	.A(rx_state_RNIUP75R1_Z[0]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(receive_count_3[1])
);
defparam \receive_count_RNO[1] .INIT=8'h14;
  CFG3 \samples_RNI9CFQK[0]  (
	.A(samples_Z[1]),
	.B(samples_Z[0]),
	.C(samples_Z[2]),
	.Y(i29_mux)
);
defparam \samples_RNI9CFQK[0] .INIT=8'h17;
// @14:287
  CFG4 \rcv_sm.rx_state18_NE_1  (
	.A(rx_bit_cnt_Z[1]),
	.B(N_19_0),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_state18_NE_1)
);
defparam \rcv_sm.rx_state18_NE_1 .INIT=16'hF7EF;
  CFG4 receive_full_int_RNI8E61N (
	.A(rx_state_Z[0]),
	.B(receive_full),
	.C(rx_state18),
	.D(baud_clock),
	.Y(rx_byte_1_sqmuxa)
);
defparam receive_full_int_RNI8E61N.INIT=16'h2000;
  CFG4 \receive_count_RNO[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(rx_state_RNIUP75R1_Z[0]),
	.D(CO0),
	.Y(receive_count_3[2])
);
defparam \receive_count_RNO[2] .INIT=16'h060C;
  CFG2 rx_parity_calc_RNI2L4SM (
	.A(i29_mux),
	.B(rx_parity_calc_Z),
	.Y(N_29_0)
);
defparam rx_parity_calc_RNI2L4SM.INIT=4'h6;
  CFG2 \samples_RNIO0ND31[0]  (
	.A(rx_state_RNIFK7JE_Z[0]),
	.B(i29_mux),
	.Y(N_45)
);
defparam \samples_RNIO0ND31[0] .INIT=4'h1;
// @14:223
  CFG3 framing_error_1_sqmuxa_i (
	.A(baud_clock),
	.B(read_rx_byte),
	.C(framing_error_int_Z),
	.Y(framing_error_1_sqmuxa_i_Z)
);
defparam framing_error_1_sqmuxa_i.INIT=8'hEC;
// @14:198
  CFG3 overflow_1_sqmuxa_i (
	.A(baud_clock),
	.B(read_rx_byte),
	.C(overflow_int_Z),
	.Y(overflow_1_sqmuxa_i_Z)
);
defparam overflow_1_sqmuxa_i.INIT=8'hEC;
  CFG4 \rx_shift_RNO_0[7]  (
	.A(controlReg2[1]),
	.B(bit8),
	.C(N_44_i),
	.D(N_41),
	.Y(i10_mux_1)
);
defparam \rx_shift_RNO_0[7] .INIT=16'h0819;
  CFG4 framing_error_int_RNO (
	.A(m7_2),
	.B(i29_mux),
	.C(receive_count_Z[2]),
	.D(rx_state_Z[1]),
	.Y(framing_error_int_0_sqmuxa)
);
defparam framing_error_int_RNO.INIT=16'h8000;
// @14:415
  CFG4 un1_parity_err_0_sqmuxa_1 (
	.A(controlReg2[2]),
	.B(bit8),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_1_i)
);
defparam un1_parity_err_0_sqmuxa_1.INIT=16'h5410;
// @14:415
  CFG4 un1_parity_err_0_sqmuxa (
	.A(controlReg2[2]),
	.B(bit8),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_i)
);
defparam un1_parity_err_0_sqmuxa.INIT=16'hA820;
  CFG2 stop_strobe_RNO (
	.A(N_38),
	.B(rx_state_Z[1]),
	.Y(stop_strobe_1_sqmuxa)
);
defparam stop_strobe_RNO.INIT=4'h8;
  CFG3 \receive_count_RNO[3]  (
	.A(N_14_i),
	.B(rx_state_RNIUP75R1_Z[0]),
	.C(receive_count_Z[3]),
	.Y(receive_count_3[3])
);
defparam \receive_count_RNO[3] .INIT=8'h12;
  CFG2 \receive_count_RNI911TU[3]  (
	.A(N_38),
	.B(baud_clock),
	.Y(N_61_i)
);
defparam \receive_count_RNI911TU[3] .INIT=4'h8;
  CFG2 rx_parity_calc_RNO_0 (
	.A(N_38),
	.B(controlReg2[1]),
	.Y(rx_parity_calc5)
);
defparam rx_parity_calc_RNO_0.INIT=4'h8;
// @14:459
  CFG4 receive_full_int_1_sqmuxa_i (
	.A(rx_state18),
	.B(read_rx_byte),
	.C(rx_state_Z[0]),
	.D(baud_clock),
	.Y(receive_full_int_1_sqmuxa_i_Z)
);
defparam receive_full_int_1_sqmuxa_i.INIT=16'hECCC;
  CFG4 \rx_state_RNO[1]  (
	.A(N_38),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.D(rx_state_Z[0]),
	.Y(rx_state_RNO_Z[1])
);
defparam \rx_state_RNO[1] .INIT=16'h5C50;
  CFG4 \rx_state_RNO[0]  (
	.A(N_106_mux),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.D(rx_state_Z[0]),
	.Y(rx_state_ns[0])
);
defparam \rx_state_RNO[0] .INIT=16'h330A;
  CFG4 \rx_shift_RNO[8]  (
	.A(bit8),
	.B(controlReg2[1]),
	.C(N_45),
	.D(N_44_i),
	.Y(rx_shift_11[8])
);
defparam \rx_shift_RNO[8] .INIT=16'hF780;
// @14:255
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(controlReg2[1]),
	.B(rx_bit_cnt_Z[0]),
	.C(rx_state18_NE_1),
	.D(bit8),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h0906;
  CFG4 rx_parity_calc_RNO (
	.A(N_29_0),
	.B(rx_parity_calc5),
	.C(rx_parity_calc_Z),
	.D(rx_state_Z[1]),
	.Y(rx_parity_calc_4)
);
defparam rx_parity_calc_RNO.INIT=16'h0074;
  CFG4 \rx_state_RNIUP75R1[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(i29_mux),
	.D(N_106_mux),
	.Y(rx_state_RNIUP75R1_Z[0])
);
defparam \rx_state_RNIUP75R1[0] .INIT=16'h1101;
// @14:335
  CFG3 \rx_shift_RNO[6]  (
	.A(N_19_0),
	.B(N_41),
	.C(N_45),
	.Y(N_108_mux_i)
);
defparam \rx_shift_RNO[6] .INIT=8'hE4;
// @14:405
  CFG4 parity_err_1_sqmuxa_i (
	.A(N_61_i),
	.B(controlReg2[1]),
	.C(read_rx_byte),
	.D(N_114),
	.Y(parity_err_1_sqmuxa_i_Z)
);
defparam parity_err_1_sqmuxa_i.INIT=16'hF0F8;
  CFG4 \rx_bit_cnt_RNO[1]  (
	.A(N_61_i),
	.B(rx_state_RNIISNOL_Z[0]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(rx_bit_cnt_4[1])
);
defparam \rx_bit_cnt_RNO[1] .INIT=16'h1230;
  CFG4 parity_err_RNO (
	.A(N_29_0),
	.B(un1_parity_err_0_sqmuxa_1_i),
	.C(un1_parity_err_0_sqmuxa_i),
	.D(read_rx_byte),
	.Y(parity_err_12)
);
defparam parity_err_RNO.INIT=16'h00E4;
  CFG3 \rx_bit_cnt_RNO[2]  (
	.A(N_63_i),
	.B(rx_state_RNIISNOL_Z[0]),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \rx_bit_cnt_RNO[2] .INIT=8'h12;
// @14:335
  CFG4 \rx_shift_RNO[7]  (
	.A(bit8),
	.B(controlReg2[1]),
	.C(i10_mux_1),
	.D(N_45),
	.Y(i10_mux_i)
);
defparam \rx_shift_RNO[7] .INIT=16'h0F09;
  CFG4 \rx_bit_cnt_RNO[3]  (
	.A(N_63_i),
	.B(rx_state_RNIISNOL_Z[0]),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \rx_bit_cnt_RNO[3] .INIT=16'h1230;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Rx_async_0s_0s_1s_2s */

module LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s (
  data_out,
  CoreAPB3_0_APBmslave0_PADDR,
  controlReg2,
  controlReg1,
  CoreAPB3_0_APBmslave0_PWDATA,
  read_rx_byte,
  CoreUARTapb_0_0_FRAMING_ERR,
  CoreUARTapb_0_0_PARITY_ERR,
  CoreUARTapb_0_0_OVERFLOW,
  RX_c,
  CoreUARTapb_0_0_TXRDY,
  TX_c,
  CoreAPB3_0_APBmslave0_PWRITE,
  N_8_0,
  bit8,
  tx_hold_reg4,
  GL0_INST,
  MSS_HPMS_READY_int,
  CoreUARTapb_0_0_RXRDY
)
;
output [7:0] data_out ;
input [3:2] CoreAPB3_0_APBmslave0_PADDR ;
input [7:1] controlReg2 ;
input [7:0] controlReg1 ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
input read_rx_byte ;
output CoreUARTapb_0_0_FRAMING_ERR ;
output CoreUARTapb_0_0_PARITY_ERR ;
output CoreUARTapb_0_0_OVERFLOW ;
input RX_c ;
output CoreUARTapb_0_0_TXRDY ;
output TX_c ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input N_8_0 ;
input bit8 ;
input tx_hold_reg4 ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
output CoreUARTapb_0_0_RXRDY ;
wire read_rx_byte ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire RX_c ;
wire CoreUARTapb_0_0_TXRDY ;
wire TX_c ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire N_8_0 ;
wire bit8 ;
wire tx_hold_reg4 ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire CoreUARTapb_0_0_RXRDY ;
wire [7:0] tx_hold_reg_Z;
wire VCC ;
wire receive_full ;
wire RXRDY5 ;
wire GND ;
wire stop_strobe ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
// @17:228
  SLE \genblk1.RXRDY  (
	.Q(CoreUARTapb_0_0_RXRDY),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_full),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:236
  CFG2 \genblk1.RXRDY5  (
	.A(receive_full),
	.B(stop_strobe),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @17:395
  LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Clock_gen_0s make_CLOCK_GEN (
	.controlReg2(controlReg2[7:3]),
	.controlReg1(controlReg1[7:0]),
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @17:403
  LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s make_TX (
	.controlReg2(controlReg2[2:1]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[3:2]),
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.tx_hold_reg4(tx_hold_reg4),
	.bit8(bit8),
	.N_8_0(N_8_0),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.baud_clock(baud_clock),
	.xmit_clock(xmit_clock),
	.xmit_pulse(xmit_pulse),
	.TX_c(TX_c),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @17:421
  LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_Rx_async_0s_0s_1s_2s make_RX (
	.controlReg2(controlReg2[2:1]),
	.data_out(data_out[7:0]),
	.bit8(bit8),
	.RX_c(RX_c),
	.CoreUARTapb_0_0_OVERFLOW(CoreUARTapb_0_0_OVERFLOW),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.receive_full(receive_full),
	.baud_clock(baud_clock),
	.stop_strobe_1z(stop_strobe),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.read_rx_byte(read_rx_byte)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s */

module LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_0s_0s_1s_0s_0s_0s_0s_0s_0s (
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave1_PRDATA,
  CoreAPB3_0_APBmslave0_PWDATA,
  tx_hold_reg4,
  N_8_0,
  CoreAPB3_0_APBmslave0_PWRITE,
  TX_c,
  RX_c,
  read_rx_byte,
  CoreUARTapb_0_0_RXRDY,
  CoreUARTapb_0_0_TXRDY,
  CoreUARTapb_0_0_PARITY_ERR,
  CoreUARTapb_0_0_FRAMING_ERR,
  CoreUARTapb_0_0_OVERFLOW,
  controlReg25,
  controlReg15,
  N_61_mux,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [4:2] CoreAPB3_0_APBmslave0_PADDR ;
output [7:0] CoreAPB3_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
input tx_hold_reg4 ;
input N_8_0 ;
input CoreAPB3_0_APBmslave0_PWRITE ;
output TX_c ;
input RX_c ;
input read_rx_byte ;
output CoreUARTapb_0_0_RXRDY ;
output CoreUARTapb_0_0_TXRDY ;
output CoreUARTapb_0_0_PARITY_ERR ;
output CoreUARTapb_0_0_FRAMING_ERR ;
output CoreUARTapb_0_0_OVERFLOW ;
input controlReg25 ;
input controlReg15 ;
input N_61_mux ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire tx_hold_reg4 ;
wire N_8_0 ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire TX_c ;
wire RX_c ;
wire read_rx_byte ;
wire CoreUARTapb_0_0_RXRDY ;
wire CoreUARTapb_0_0_TXRDY ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire controlReg25 ;
wire controlReg15 ;
wire N_61_mux ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [7:0] NxtPrdata;
wire [7:0] controlReg1_Z;
wire [7:1] controlReg2_Z;
wire [3:3] iPRDATA_RNO_0_Z;
wire [7:0] data_out;
wire [7:0] NxtPrdata_5_1_Z;
wire [4:0] NxtPrdata_5_1_1_Z;
wire VCC ;
wire GND ;
wire N_28_0_i ;
wire bit8 ;
wire m27_1_1 ;
// @18:226
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[4]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_28_0_i),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[2]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[1]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[0]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[3]  (
	.Q(controlReg1_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[2]  (
	.Q(controlReg1_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[1]  (
	.Q(controlReg1_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[0]  (
	.Q(controlReg1_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[7]  (
	.Q(controlReg2_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[6]  (
	.Q(controlReg2_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[5]  (
	.Q(controlReg2_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[4]  (
	.Q(controlReg2_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[3]  (
	.Q(controlReg2_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[2]  (
	.Q(controlReg2_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[1]  (
	.Q(controlReg2_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[0]  (
	.Q(bit8),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[7]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[6]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[5]),
	.EN(N_61_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[7]  (
	.Q(controlReg1_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[6]  (
	.Q(controlReg1_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[5]  (
	.Q(controlReg1_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[4]  (
	.Q(controlReg1_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  CFG4 \iPRDATA_RNO[3]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(iPRDATA_RNO_0_Z[3]),
	.C(controlReg2_Z[3]),
	.D(controlReg1_Z[3]),
	.Y(N_28_0_i)
);
defparam \iPRDATA_RNO[3] .INIT=16'hB391;
// @18:204
  CFG4 \NxtPrdata_5[7]  (
	.A(data_out[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(NxtPrdata_5_1_Z[7]),
	.Y(NxtPrdata[7])
);
defparam \NxtPrdata_5[7] .INIT=16'h00F2;
// @18:204
  CFG4 \NxtPrdata_5_1[7]  (
	.A(controlReg1_Z[7]),
	.B(controlReg2_Z[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[7])
);
defparam \NxtPrdata_5_1[7] .INIT=16'h305F;
// @18:204
  CFG4 \NxtPrdata_5[5]  (
	.A(data_out[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(NxtPrdata_5_1_Z[5]),
	.Y(NxtPrdata[5])
);
defparam \NxtPrdata_5[5] .INIT=16'h00F2;
// @18:204
  CFG4 \NxtPrdata_5_1[5]  (
	.A(controlReg1_Z[5]),
	.B(controlReg2_Z[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[5])
);
defparam \NxtPrdata_5_1[5] .INIT=16'h305F;
// @18:204
  CFG4 \NxtPrdata_5[6]  (
	.A(data_out[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(NxtPrdata_5_1_Z[6]),
	.Y(NxtPrdata[6])
);
defparam \NxtPrdata_5[6] .INIT=16'h00F2;
// @18:204
  CFG4 \NxtPrdata_5_1[6]  (
	.A(controlReg1_Z[6]),
	.B(controlReg2_Z[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_5_1_Z[6])
);
defparam \NxtPrdata_5_1[6] .INIT=16'h305F;
  CFG4 \iPRDATA_RNO_0[3]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(m27_1_1),
	.Y(iPRDATA_RNO_0_Z[3])
);
defparam \iPRDATA_RNO_0[3] .INIT=16'hAFA9;
  CFG3 \iPRDATA_RNO_1[3]  (
	.A(CoreUARTapb_0_0_OVERFLOW),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(data_out[3]),
	.Y(m27_1_1)
);
defparam \iPRDATA_RNO_1[3] .INIT=8'h1D;
// @18:204
  CFG4 \NxtPrdata_5_1[4]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(NxtPrdata_5_1_1_Z[4]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata_5_1_Z[4])
);
defparam \NxtPrdata_5_1[4] .INIT=16'hCC06;
// @18:204
  CFG3 \NxtPrdata_5_1_1[4]  (
	.A(CoreUARTapb_0_0_FRAMING_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(data_out[4]),
	.Y(NxtPrdata_5_1_1_Z[4])
);
defparam \NxtPrdata_5_1_1[4] .INIT=8'h1D;
// @18:204
  CFG4 \NxtPrdata_5_1[2]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(NxtPrdata_5_1_1_Z[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata_5_1_Z[2])
);
defparam \NxtPrdata_5_1[2] .INIT=16'hCC06;
// @18:204
  CFG3 \NxtPrdata_5_1_1[2]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(data_out[2]),
	.Y(NxtPrdata_5_1_1_Z[2])
);
defparam \NxtPrdata_5_1_1[2] .INIT=8'h1D;
// @18:204
  CFG4 \NxtPrdata_5_1[0]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(NxtPrdata_5_1_1_Z[0]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata_5_1_Z[0])
);
defparam \NxtPrdata_5_1[0] .INIT=16'hCC06;
// @18:204
  CFG3 \NxtPrdata_5_1_1[0]  (
	.A(CoreUARTapb_0_0_TXRDY),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(data_out[0]),
	.Y(NxtPrdata_5_1_1_Z[0])
);
defparam \NxtPrdata_5_1_1[0] .INIT=8'h1D;
// @18:204
  CFG4 \NxtPrdata_5_1[1]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(NxtPrdata_5_1_1_Z[1]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata_5_1_Z[1])
);
defparam \NxtPrdata_5_1[1] .INIT=16'hCC06;
// @18:204
  CFG3 \NxtPrdata_5_1_1[1]  (
	.A(CoreUARTapb_0_0_RXRDY),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(data_out[1]),
	.Y(NxtPrdata_5_1_1_Z[1])
);
defparam \NxtPrdata_5_1_1[1] .INIT=8'h1D;
// @18:204
  CFG4 \NxtPrdata_5_2[1]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[1]),
	.C(controlReg1_Z[1]),
	.D(controlReg2_Z[1]),
	.Y(NxtPrdata[1])
);
defparam \NxtPrdata_5_2[1] .INIT=16'hEC64;
// @18:204
  CFG4 \NxtPrdata_5_2[0]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[0]),
	.C(controlReg1_Z[0]),
	.D(bit8),
	.Y(NxtPrdata[0])
);
defparam \NxtPrdata_5_2[0] .INIT=16'hEC64;
// @18:204
  CFG4 \NxtPrdata_5_2[2]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[2]),
	.C(controlReg1_Z[2]),
	.D(controlReg2_Z[2]),
	.Y(NxtPrdata[2])
);
defparam \NxtPrdata_5_2[2] .INIT=16'hEC64;
// @18:204
  CFG4 \NxtPrdata_5_2[4]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(NxtPrdata_5_1_Z[4]),
	.C(controlReg2_Z[4]),
	.D(controlReg1_Z[4]),
	.Y(NxtPrdata[4])
);
defparam \NxtPrdata_5_2[4] .INIT=16'hE6C4;
// @18:330
  LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_COREUART_0s_0s_0s_15s_0s uUART (
	.data_out(data_out[7:0]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[3:2]),
	.controlReg2(controlReg2_Z[7:1]),
	.controlReg1(controlReg1_Z[7:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.read_rx_byte(read_rx_byte),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.CoreUARTapb_0_0_OVERFLOW(CoreUARTapb_0_0_OVERFLOW),
	.RX_c(RX_c),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.TX_c(TX_c),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.N_8_0(N_8_0),
	.bit8(bit8),
	.tx_hold_reg4(tx_hold_reg4),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.CoreUARTapb_0_0_RXRDY(CoreUARTapb_0_0_RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_0s_0s_1s_0s_0s_0s_0s_0s_0s */

module LIU_GPIO_SB_1_sb_MSS (
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_0_APBmslave0_PWDATA,
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave0_PRDATA,
  CoreAPB3_0_APBmslave1_PRDATA,
  GL0_INST,
  LOCK,
  CoreUARTapb_0_0_intr_or_2_Y,
  MSS_RESET_N_M2F,
  LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  FIC_2_APB_M_PRESET_N,
  CoreAPB3_0_APBmslave0_PSELx,
  controlReg25,
  controlReg15,
  read_rx_byte,
  tx_hold_reg4,
  N_61_mux,
  i26_mux,
  CoreAPB3_0_APBmslave0_PWRITE,
  N_8_0,
  CoreAPB3_0_APBmslave0_PENABLE,
  CoreAPB3_0_APBmslave1_PSELx
)
;
input [31:8] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [31:0] CoreAPB3_0_APBmslave0_PWDATA ;
output [15:12] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] CoreAPB3_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave1_PRDATA ;
input GL0_INST ;
input LOCK ;
input CoreUARTapb_0_0_intr_or_2_Y ;
output MSS_RESET_N_M2F ;
output LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output FIC_2_APB_M_PRESET_N ;
input CoreAPB3_0_APBmslave0_PSELx ;
output controlReg25 ;
output controlReg15 ;
output read_rx_byte ;
output tx_hold_reg4 ;
output N_61_mux ;
input i26_mux ;
output CoreAPB3_0_APBmslave0_PWRITE ;
output N_8_0 ;
output CoreAPB3_0_APBmslave0_PENABLE ;
input CoreAPB3_0_APBmslave1_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire CoreUARTapb_0_0_intr_or_2_Y ;
wire MSS_RESET_N_M2F ;
wire LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FIC_2_APB_M_PRESET_N ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire controlReg25 ;
wire controlReg15 ;
wire read_rx_byte ;
wire tx_hold_reg4 ;
wire N_61_mux ;
wire i26_mux ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire N_8_0 ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire [7:0] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:8] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire USBC_XCLK_OE ;
  CFG3 MSS_ADLIB_INST_RNI0C828 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.C(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(N_8_0)
);
defparam MSS_ADLIB_INST_RNI0C828.INIT=8'h08;
  CFG3 MSS_ADLIB_INST_RNIEN7GB (
	.A(CoreAPB3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.C(i26_mux),
	.Y(N_61_mux)
);
defparam MSS_ADLIB_INST_RNIEN7GB.INIT=8'h10;
  CFG4 MSS_ADLIB_INST_RNI5D77D_2 (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(N_8_0),
	.Y(tx_hold_reg4)
);
defparam MSS_ADLIB_INST_RNI5D77D_2.INIT=16'h0200;
  CFG4 MSS_ADLIB_INST_RNI5D77D_1 (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(N_8_0),
	.Y(read_rx_byte)
);
defparam MSS_ADLIB_INST_RNI5D77D_1.INIT=16'h0400;
  CFG4 MSS_ADLIB_INST_RNI5D77D_0 (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(N_8_0),
	.Y(controlReg15)
);
defparam MSS_ADLIB_INST_RNI5D77D_0.INIT=16'h2000;
  CFG4 MSS_ADLIB_INST_RNI5D77D (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(N_8_0),
	.Y(controlReg25)
);
defparam MSS_ADLIB_INST_RNI5D77D.INIT=16'h8000;
  CFG4 MSS_ADLIB_INST_RNO_4 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[5]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[5]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[5])
);
defparam MSS_ADLIB_INST_RNO_4.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_5 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[6]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[6]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[6])
);
defparam MSS_ADLIB_INST_RNO_5.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_6 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[7]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[7]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[7])
);
defparam MSS_ADLIB_INST_RNO_6.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_3 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[4]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[4]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[4])
);
defparam MSS_ADLIB_INST_RNO_3.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_2 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[3]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[3]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[3])
);
defparam MSS_ADLIB_INST_RNO_2.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_1 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[2]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[2]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[2])
);
defparam MSS_ADLIB_INST_RNO_1.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO_0 (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[1]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[1]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[1])
);
defparam MSS_ADLIB_INST_RNO_0.INIT=16'hD888;
  CFG4 MSS_ADLIB_INST_RNO (
	.A(CoreAPB3_0_APBmslave1_PSELx),
	.B(CoreAPB3_0_APBmslave1_PRDATA[0]),
	.C(CoreAPB3_0_APBmslave0_PRDATA[0]),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[0])
);
defparam MSS_ADLIB_INST_RNO.INIT=16'hD888;
//@22:687
// @9:217
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12], FIC_0_APB_M_PADDR[11:8], CoreAPB3_0_APBmslave0_PADDR[7:0]}),
	.F_HM0_ENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.F_HM0_SEL(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(CoreAPB3_0_APBmslave0_PWDATA[31:0]),
	.F_HM0_WRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreUARTapb_0_0_intr_or_2_Y}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:8], LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA_Z[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33F018000006086C0000003FFFFE400000000000010000000000F01C000001FE5FE4010842108421000001FE34001FF8000000480000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb_MSS */

module LIU_GPIO_SB_1_sb (
  GPIO_IN_c,
  GPIO_OUT_c,
  RX_c,
  TX_c,
  CLK0_PAD,
  DEVRST_N
)
;
input [31:0] GPIO_IN_c ;
output [31:0] GPIO_OUT_c ;
input RX_c ;
output TX_c ;
input CLK0_PAD ;
input DEVRST_N ;
wire RX_c ;
wire TX_c ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire [7:0] CoreAPB3_0_APBmslave0_PADDR;
wire [31:8] PRDATA_m2;
wire [31:8] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR;
wire [7:0] CoreAPB3_0_APBmslave0_PRDATA;
wire [31:0] CoreAPB3_0_APBmslave0_PWDATA;
wire [7:0] CoreAPB3_0_APBmslave1_PRDATA;
wire POWER_ON_RESET_N ;
wire CoreUARTapb_0_0_intr_or_2_Y ;
wire CoreUARTapb_0_0_intr_or_1_Y ;
wire CoreUARTapb_0_0_intr_or_0_Y ;
wire GND ;
wire CoreUARTapb_0_0_RXRDY ;
wire CoreUARTapb_0_0_TXRDY ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire LOCK ;
wire GL0_INST ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire i26_mux ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire MSS_HPMS_READY_int ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire tx_hold_reg4 ;
wire N_8_0 ;
wire read_rx_byte ;
wire controlReg25 ;
wire controlReg15 ;
wire N_61_mux ;
wire VCC ;
//@23:62
// @22:716
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @22:664
  OR3 CoreUARTapb_0_0_intr_or_2 (
	.Y(CoreUARTapb_0_0_intr_or_2_Y),
	.A(CoreUARTapb_0_0_intr_or_1_Y),
	.B(CoreUARTapb_0_0_intr_or_0_Y),
	.C(GND)
);
// @22:654
  OR3 CoreUARTapb_0_0_intr_or_1 (
	.Y(CoreUARTapb_0_0_intr_or_1_Y),
	.A(CoreUARTapb_0_0_RXRDY),
	.B(CoreUARTapb_0_0_TXRDY),
	.C(GND)
);
// @22:644
  OR3 CoreUARTapb_0_0_intr_or_0 (
	.Y(CoreUARTapb_0_0_intr_or_0_Y),
	.A(CoreUARTapb_0_0_FRAMING_ERR),
	.B(CoreUARTapb_0_0_OVERFLOW),
	.C(CoreUARTapb_0_0_PARITY_ERR)
);
// @22:224
  LIU_GPIO_SB_1_sb_CCC_0_FCCC CCC_0 (
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST),
	.CLK0_PAD(CLK0_PAD)
);
// @22:271
  CoreAPB3_Z1 CoreAPB3_0 (
	.CoreAPB3_0_APBmslave0_PADDR_1(CoreAPB3_0_APBmslave0_PADDR[4]),
	.CoreAPB3_0_APBmslave0_PADDR_0(CoreAPB3_0_APBmslave0_PADDR[3]),
	.CoreAPB3_0_APBmslave0_PADDR_4(CoreAPB3_0_APBmslave0_PADDR[7]),
	.PRDATA_m2(PRDATA_m2[31:8]),
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:8]),
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.i26_mux(i26_mux),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx)
);
// @22:494
  CoreGPIO_Z2 CoreGPIO_0_0 (
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.PRDATA_m2(PRDATA_m2[31:8]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[7:0]),
	.GPIO_OUT_c(GPIO_OUT_c[31:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[31:0]),
	.GPIO_IN_c(GPIO_IN_c[31:0]),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @22:539
  CoreResetP_Z3 CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.GL0_INST(GL0_INST),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int)
);
// @22:621
  LIU_GPIO_SB_1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_0s_0s_1s_0s_0s_0s_0s_0s_0s CoreUARTapb_0_0 (
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_0_APBmslave1_PRDATA(CoreAPB3_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.tx_hold_reg4(tx_hold_reg4),
	.N_8_0(N_8_0),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.read_rx_byte(read_rx_byte),
	.CoreUARTapb_0_0_RXRDY(CoreUARTapb_0_0_RXRDY),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.CoreUARTapb_0_0_OVERFLOW(CoreUARTapb_0_0_OVERFLOW),
	.controlReg25(controlReg25),
	.controlReg15(controlReg15),
	.N_61_mux(N_61_mux),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @22:687
  LIU_GPIO_SB_1_sb_MSS LIU_GPIO_SB_1_sb_MSS_0 (
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:8]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[31:0]),
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[7:0]),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave1_PRDATA(CoreAPB3_0_APBmslave1_PRDATA[7:0]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.CoreUARTapb_0_0_intr_or_2_Y(CoreUARTapb_0_0_intr_or_2_Y),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(LIU_GPIO_SB_1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.controlReg25(controlReg25),
	.controlReg15(controlReg15),
	.read_rx_byte(read_rx_byte),
	.tx_hold_reg4(tx_hold_reg4),
	.N_61_mux(N_61_mux),
	.i26_mux(i26_mux),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.N_8_0(N_8_0),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1_sb */

module LIU_GPIO_SB_1 (
  CLK0_PAD,
  DEVRST_N,
  GPIO_IN,
  RX,
  GPIO_OUT,
  TX
)
;
input CLK0_PAD ;
input DEVRST_N ;
input [31:0] GPIO_IN ;
input RX ;
output [31:0] GPIO_OUT ;
output TX ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire RX ;
wire TX ;
wire [31:0] GPIO_IN_c;
wire [31:0] GPIO_OUT_c;
wire VCC ;
wire GND ;
wire RX_c ;
wire TX_c ;
// @23:25
  INBUF \GPIO_IN_ibuf[0]  (
	.Y(GPIO_IN_c[0]),
	.PAD(GPIO_IN[0])
);
// @23:25
  INBUF \GPIO_IN_ibuf[1]  (
	.Y(GPIO_IN_c[1]),
	.PAD(GPIO_IN[1])
);
// @23:25
  INBUF \GPIO_IN_ibuf[2]  (
	.Y(GPIO_IN_c[2]),
	.PAD(GPIO_IN[2])
);
// @23:25
  INBUF \GPIO_IN_ibuf[3]  (
	.Y(GPIO_IN_c[3]),
	.PAD(GPIO_IN[3])
);
// @23:25
  INBUF \GPIO_IN_ibuf[4]  (
	.Y(GPIO_IN_c[4]),
	.PAD(GPIO_IN[4])
);
// @23:25
  INBUF \GPIO_IN_ibuf[5]  (
	.Y(GPIO_IN_c[5]),
	.PAD(GPIO_IN[5])
);
// @23:25
  INBUF \GPIO_IN_ibuf[6]  (
	.Y(GPIO_IN_c[6]),
	.PAD(GPIO_IN[6])
);
// @23:25
  INBUF \GPIO_IN_ibuf[7]  (
	.Y(GPIO_IN_c[7]),
	.PAD(GPIO_IN[7])
);
// @23:25
  INBUF \GPIO_IN_ibuf[8]  (
	.Y(GPIO_IN_c[8]),
	.PAD(GPIO_IN[8])
);
// @23:25
  INBUF \GPIO_IN_ibuf[9]  (
	.Y(GPIO_IN_c[9]),
	.PAD(GPIO_IN[9])
);
// @23:25
  INBUF \GPIO_IN_ibuf[10]  (
	.Y(GPIO_IN_c[10]),
	.PAD(GPIO_IN[10])
);
// @23:25
  INBUF \GPIO_IN_ibuf[11]  (
	.Y(GPIO_IN_c[11]),
	.PAD(GPIO_IN[11])
);
// @23:25
  INBUF \GPIO_IN_ibuf[12]  (
	.Y(GPIO_IN_c[12]),
	.PAD(GPIO_IN[12])
);
// @23:25
  INBUF \GPIO_IN_ibuf[13]  (
	.Y(GPIO_IN_c[13]),
	.PAD(GPIO_IN[13])
);
// @23:25
  INBUF \GPIO_IN_ibuf[14]  (
	.Y(GPIO_IN_c[14]),
	.PAD(GPIO_IN[14])
);
// @23:25
  INBUF \GPIO_IN_ibuf[15]  (
	.Y(GPIO_IN_c[15]),
	.PAD(GPIO_IN[15])
);
// @23:25
  INBUF \GPIO_IN_ibuf[16]  (
	.Y(GPIO_IN_c[16]),
	.PAD(GPIO_IN[16])
);
// @23:25
  INBUF \GPIO_IN_ibuf[17]  (
	.Y(GPIO_IN_c[17]),
	.PAD(GPIO_IN[17])
);
// @23:25
  INBUF \GPIO_IN_ibuf[18]  (
	.Y(GPIO_IN_c[18]),
	.PAD(GPIO_IN[18])
);
// @23:25
  INBUF \GPIO_IN_ibuf[19]  (
	.Y(GPIO_IN_c[19]),
	.PAD(GPIO_IN[19])
);
// @23:25
  INBUF \GPIO_IN_ibuf[20]  (
	.Y(GPIO_IN_c[20]),
	.PAD(GPIO_IN[20])
);
// @23:25
  INBUF \GPIO_IN_ibuf[21]  (
	.Y(GPIO_IN_c[21]),
	.PAD(GPIO_IN[21])
);
// @23:25
  INBUF \GPIO_IN_ibuf[22]  (
	.Y(GPIO_IN_c[22]),
	.PAD(GPIO_IN[22])
);
// @23:25
  INBUF \GPIO_IN_ibuf[23]  (
	.Y(GPIO_IN_c[23]),
	.PAD(GPIO_IN[23])
);
// @23:25
  INBUF \GPIO_IN_ibuf[24]  (
	.Y(GPIO_IN_c[24]),
	.PAD(GPIO_IN[24])
);
// @23:25
  INBUF \GPIO_IN_ibuf[25]  (
	.Y(GPIO_IN_c[25]),
	.PAD(GPIO_IN[25])
);
// @23:25
  INBUF \GPIO_IN_ibuf[26]  (
	.Y(GPIO_IN_c[26]),
	.PAD(GPIO_IN[26])
);
// @23:25
  INBUF \GPIO_IN_ibuf[27]  (
	.Y(GPIO_IN_c[27]),
	.PAD(GPIO_IN[27])
);
// @23:25
  INBUF \GPIO_IN_ibuf[28]  (
	.Y(GPIO_IN_c[28]),
	.PAD(GPIO_IN[28])
);
// @23:25
  INBUF \GPIO_IN_ibuf[29]  (
	.Y(GPIO_IN_c[29]),
	.PAD(GPIO_IN[29])
);
// @23:25
  INBUF \GPIO_IN_ibuf[30]  (
	.Y(GPIO_IN_c[30]),
	.PAD(GPIO_IN[30])
);
// @23:25
  INBUF \GPIO_IN_ibuf[31]  (
	.Y(GPIO_IN_c[31]),
	.PAD(GPIO_IN[31])
);
// @23:26
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[0]  (
	.PAD(GPIO_OUT[0]),
	.D(GPIO_OUT_c[0])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[1]  (
	.PAD(GPIO_OUT[1]),
	.D(GPIO_OUT_c[1])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[2]  (
	.PAD(GPIO_OUT[2]),
	.D(GPIO_OUT_c[2])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[3]  (
	.PAD(GPIO_OUT[3]),
	.D(GPIO_OUT_c[3])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[4]  (
	.PAD(GPIO_OUT[4]),
	.D(GPIO_OUT_c[4])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[5]  (
	.PAD(GPIO_OUT[5]),
	.D(GPIO_OUT_c[5])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[6]  (
	.PAD(GPIO_OUT[6]),
	.D(GPIO_OUT_c[6])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[7]  (
	.PAD(GPIO_OUT[7]),
	.D(GPIO_OUT_c[7])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[8]  (
	.PAD(GPIO_OUT[8]),
	.D(GPIO_OUT_c[8])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[9]  (
	.PAD(GPIO_OUT[9]),
	.D(GPIO_OUT_c[9])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[10]  (
	.PAD(GPIO_OUT[10]),
	.D(GPIO_OUT_c[10])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[11]  (
	.PAD(GPIO_OUT[11]),
	.D(GPIO_OUT_c[11])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[12]  (
	.PAD(GPIO_OUT[12]),
	.D(GPIO_OUT_c[12])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[13]  (
	.PAD(GPIO_OUT[13]),
	.D(GPIO_OUT_c[13])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[14]  (
	.PAD(GPIO_OUT[14]),
	.D(GPIO_OUT_c[14])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[15]  (
	.PAD(GPIO_OUT[15]),
	.D(GPIO_OUT_c[15])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[16]  (
	.PAD(GPIO_OUT[16]),
	.D(GPIO_OUT_c[16])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[17]  (
	.PAD(GPIO_OUT[17]),
	.D(GPIO_OUT_c[17])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[18]  (
	.PAD(GPIO_OUT[18]),
	.D(GPIO_OUT_c[18])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[19]  (
	.PAD(GPIO_OUT[19]),
	.D(GPIO_OUT_c[19])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[20]  (
	.PAD(GPIO_OUT[20]),
	.D(GPIO_OUT_c[20])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[21]  (
	.PAD(GPIO_OUT[21]),
	.D(GPIO_OUT_c[21])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[22]  (
	.PAD(GPIO_OUT[22]),
	.D(GPIO_OUT_c[22])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[23]  (
	.PAD(GPIO_OUT[23]),
	.D(GPIO_OUT_c[23])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[24]  (
	.PAD(GPIO_OUT[24]),
	.D(GPIO_OUT_c[24])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[25]  (
	.PAD(GPIO_OUT[25]),
	.D(GPIO_OUT_c[25])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[26]  (
	.PAD(GPIO_OUT[26]),
	.D(GPIO_OUT_c[26])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[27]  (
	.PAD(GPIO_OUT[27]),
	.D(GPIO_OUT_c[27])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[28]  (
	.PAD(GPIO_OUT[28]),
	.D(GPIO_OUT_c[28])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[29]  (
	.PAD(GPIO_OUT[29]),
	.D(GPIO_OUT_c[29])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[30]  (
	.PAD(GPIO_OUT[30]),
	.D(GPIO_OUT_c[30])
);
// @23:30
  OUTBUF \GPIO_OUT_obuf[31]  (
	.PAD(GPIO_OUT[31]),
	.D(GPIO_OUT_c[31])
);
// @23:31
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @23:62
  LIU_GPIO_SB_1_sb LIU_GPIO_SB_1_sb_0 (
	.GPIO_IN_c(GPIO_IN_c[31:0]),
	.GPIO_OUT_c(GPIO_OUT_c[31:0]),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.CLK0_PAD(CLK0_PAD),
	.DEVRST_N(DEVRST_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LIU_GPIO_SB_1 */

