{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633917201532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633917201532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 22:53:21 2021 " "Processing started: Sun Oct 10 22:53:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633917201532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917201532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917201532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633917202119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217689 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217693 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217696 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlipFlop-comportamento " "Found design unit 1: registradorFlipFlop-comportamento" {  } { { "registradorFlipFlop.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorFlipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217700 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlipFlop " "Found entity 1: registradorFlipFlop" {  } { { "registradorFlipFlop.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorFlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico3x1-comportamento " "Found design unit 1: muxGenerico3x1-comportamento" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217702 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico3x1 " "Found entity 1: muxGenerico3x1" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217704 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217707 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217709 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-arch_name " "Found design unit 1: logicaDesvio-arch_name" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/logicaDesvio.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217712 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217714 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217714 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217716 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto-arch_name " "Found design unit 1: Projeto-arch_name" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217719 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador3x8-arch_name " "Found design unit 1: decodificador3x8-arch_name" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/decodificador3x8.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217721 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador3x8 " "Found entity 1: decodificador3x8" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/decodificador3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflipflopand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflipflopand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlipFlopAnd-comportamento " "Found design unit 1: registradorFlipFlopAnd-comportamento" {  } { { "registradorFlipFlopAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorFlipFlopAnd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217723 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlipFlopAnd " "Found entity 1: registradorFlipFlopAnd" {  } { { "registradorFlipFlopAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorFlipFlopAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericoand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericoand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoAnd-comportamento " "Found design unit 1: registradorGenericoAnd-comportamento" {  } { { "registradorGenericoAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenericoAnd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217725 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoAnd " "Found entity 1: registradorGenericoAnd" {  } { { "registradorGenericoAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenericoAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoHex-comportamento " "Found design unit 1: registradorGenericoHex-comportamento" {  } { { "registradorGenericoHex.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenericoHex.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217727 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoHex " "Found entity 1: registradorGenericoHex" {  } { { "registradorGenericoHex.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorGenericoHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217732 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triState-rtl " "Found design unit 1: triState-rtl" {  } { { "triState.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/triState.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217735 ""} { "Info" "ISGN_ENTITY_NAME" "1 triState " "Found entity 1: triState" {  } { { "triState.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/triState.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatevector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatevector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateVector-rtl " "Found design unit 1: triStateVector-rtl" {  } { { "triStateVector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/triStateVector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217737 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateVector " "Found entity 1: triStateVector" {  } { { "triStateVector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/triStateVector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradormemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorMemoria-comportamento " "Found design unit 1: registradorMemoria-comportamento" {  } { { "registradorMemoria.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorMemoria.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217739 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorMemoria " "Found entity 1: registradorMemoria" {  } { { "registradorMemoria.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorMemoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633917217739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917217739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633917217818 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_Ram_Key1 Projeto.vhd(25) " "VHDL Signal Declaration warning at Projeto.vhd(25): used implicit default value for signal \"saida_Ram_Key1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida1_dec Projeto.vhd(57) " "Verilog HDL or VHDL warning at Projeto.vhd(57): object \"saida1_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida2_dec Projeto.vhd(58) " "Verilog HDL or VHDL warning at Projeto.vhd(58): object \"saida2_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida3_dec Projeto.vhd(59) " "Verilog HDL or VHDL warning at Projeto.vhd(59): object \"saida3_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida6_dec Projeto.vhd(62) " "Verilog HDL or VHDL warning at Projeto.vhd(62): object \"saida6_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida7_dec Projeto.vhd(63) " "Verilog HDL or VHDL warning at Projeto.vhd(63): object \"saida7_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida6_dec2 Projeto.vhd(72) " "Verilog HDL or VHDL warning at Projeto.vhd(72): object \"saida6_dec2\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida7_dec2 Projeto.vhd(73) " "Verilog HDL or VHDL warning at Projeto.vhd(73): object \"saida7_dec2\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217820 "|Projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Projeto.vhd" "\\gravar:detectorSub0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto.vhd" "CPU" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "End_Reg CPU.vhd(66) " "Verilog HDL or VHDL warning at CPU.vhd(66): object \"End_Reg\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633917217823 "|Projeto|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:SOMADOR " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:SOMADOR\"" {  } { { "CPU.vhd" "SOMADOR" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador CPU:CPU\|decodificador:DEC " "Elaborating entity \"decodificador\" for hierarchy \"CPU:CPU\|decodificador:DEC\"" {  } { { "CPU.vhd" "DEC" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico3x1 CPU:CPU\|muxGenerico3x1:MUX2 " "Elaborating entity \"muxGenerico3x1\" for hierarchy \"CPU:CPU\|muxGenerico3x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlipFlop CPU:CPU\|registradorFlipFlop:REG_FLAG " "Elaborating entity \"registradorFlipFlop\" for hierarchy \"CPU:CPU\|registradorFlipFlop:REG_FLAG\"" {  } { { "CPU.vhd" "REG_FLAG" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:LOG_DES " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:LOG_DES\"" {  } { { "CPU.vhd" "LOG_DES" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorMemoria CPU:CPU\|registradorMemoria:BANCO_REG " "Elaborating entity \"registradorMemoria\" for hierarchy \"CPU:CPU\|registradorMemoria:BANCO_REG\"" {  } { { "CPU.vhd" "BANCO_REG" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador3x8 decodificador3x8:DECODIFICADOR3X8_BLOCO " "Elaborating entity \"decodificador3x8\" for hierarchy \"decodificador3x8:DECODIFICADOR3X8_BLOCO\"" {  } { { "Projeto.vhd" "DECODIFICADOR3X8_BLOCO" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlipFlopAnd registradorFlipFlopAnd:FF1 " "Elaborating entity \"registradorFlipFlopAnd\" for hierarchy \"registradorFlipFlopAnd:FF1\"" {  } { { "Projeto.vhd" "FF1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoAnd registradorGenericoAnd:REG_LEDR " "Elaborating entity \"registradorGenericoAnd\" for hierarchy \"registradorGenericoAnd:REG_LEDR\"" {  } { { "Projeto.vhd" "REG_LEDR" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoHex registradorGenericoHex:REG_HEX0 " "Elaborating entity \"registradorGenericoHex\" for hierarchy \"registradorGenericoHex:REG_HEX0\"" {  } { { "Projeto.vhd" "REG_HEX0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:HEX0_OUT " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:HEX0_OUT\"" {  } { { "Projeto.vhd" "HEX0_OUT" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Projeto.vhd" "ROM1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Projeto.vhd" "RAM1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triState triState:TRISTATE_KEY0 " "Elaborating entity \"triState\" for hierarchy \"triState:TRISTATE_KEY0\"" {  } { { "Projeto.vhd" "TRISTATE_KEY0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateVector triStateVector:TRISTATE_SW0_SW7 " "Elaborating entity \"triStateVector\" for hierarchy \"triStateVector:TRISTATE_SW0_SW7\"" {  } { { "Projeto.vhd" "TRISTATE_SW0_SW7" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917217858 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633917218268 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|registradorMemoria:BANCO_REG\|registrador " "RAM logic \"CPU:CPU\|registradorMemoria:BANCO_REG\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "registradorMemoria.vhd" "registrador" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/registradorMemoria.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1633917218268 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633917218268 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[7\]\" " "Converted tri-state node \"RAM_CPU\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[6\]\" " "Converted tri-state node \"RAM_CPU\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[5\]\" " "Converted tri-state node \"RAM_CPU\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[4\]\" " "Converted tri-state node \"RAM_CPU\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[3\]\" " "Converted tri-state node \"RAM_CPU\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[2\]\" " "Converted tri-state node \"RAM_CPU\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[1\]\" " "Converted tri-state node \"RAM_CPU\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[0\]\" " "Converted tri-state node \"RAM_CPU\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633917218280 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1633917218280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_Ram_Key1 GND " "Pin \"saida_Ram_Key1\" is stuck at GND" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/Projeto.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633917220313 "|Projeto|saida_Ram_Key1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633917220313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633917220446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633917221938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633917221938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1191 " "Implemented 1191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633917222072 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633917222072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1092 " "Implemented 1092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633917222072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633917222072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633917222098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 22:53:42 2021 " "Processing ended: Sun Oct 10 22:53:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633917222098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633917222098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633917222098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633917222098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633917223593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633917223594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 22:53:43 2021 " "Processing started: Sun Oct 10 22:53:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633917223594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633917223594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633917223594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633917223753 ""}
{ "Info" "0" "" "Project  = Projeto" {  } {  } 0 0 "Project  = Projeto" 0 0 "Fitter" 0 0 1633917223754 ""}
{ "Info" "0" "" "Revision = Projeto" {  } {  } 0 0 "Revision = Projeto" 0 0 "Fitter" 0 0 1633917223754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633917223947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633917223965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633917224017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633917224017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633917224393 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633917224445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633917224666 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 99 " "No exact pin location assignment(s) for 31 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633917224939 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1633917230637 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 575 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 575 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1633917230979 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1633917230979 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917230979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633917230989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633917230990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633917230993 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633917230996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633917230997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633917230999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto.sdc " "Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633917231937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633917231939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633917231955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633917231956 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633917231956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633917232052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633917232054 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633917232054 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917232174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633917236027 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1633917236618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917246543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633917254869 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633917259357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917259357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633917261390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633917267115 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633917267115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633917288748 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633917288748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917288754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.46 " "Total time spent on timing analysis during the Fitter is 3.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633917292473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633917292503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633917293924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633917293925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633917295437 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633917302542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/output_files/Projeto.fit.smsg " "Generated suppressed messages file C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/output_files/Projeto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633917302975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6278 " "Peak virtual memory: 6278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633917303918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 22:55:03 2021 " "Processing ended: Sun Oct 10 22:55:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633917303918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633917303918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633917303918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633917303918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633917305262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633917305264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 22:55:05 2021 " "Processing started: Sun Oct 10 22:55:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633917305264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633917305264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633917305264 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633917310062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633917310360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 22:55:10 2021 " "Processing ended: Sun Oct 10 22:55:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633917310360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633917310360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633917310360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633917310360 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633917311014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633917311823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633917311824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 22:55:11 2021 " "Processing started: Sun Oct 10 22:55:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633917311824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633917311824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto -c Projeto " "Command: quartus_sta Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633917311824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633917311980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633917312914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917312970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917312970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto.sdc " "Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1633917313476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313477 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633917313480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633917313480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1633917313480 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633917313480 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1633917313490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633917313490 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633917313492 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633917313507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633917313650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633917313650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.396 " "Worst-case setup slack is -9.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.396           -3713.660 CLOCK_50  " "   -9.396           -3713.660 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 CLOCK_50  " "    0.398               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.823 " "Worst-case recovery slack is -3.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823              -3.823 KEY\[1\]  " "   -3.823              -3.823 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.688              -3.688 KEY\[0\]  " "   -3.688              -3.688 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 KEY\[0\]  " "    0.513               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 KEY\[1\]  " "    0.567               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -519.619 CLOCK_50  " "   -0.538            -519.619 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.890 KEY\[0\]  " "   -0.538              -0.890 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.869 KEY\[1\]  " "   -0.538              -0.869 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917313691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917313691 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633917313712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633917313762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633917315903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633917316060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633917316087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633917316087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.371 " "Worst-case setup slack is -9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.371           -3611.062 CLOCK_50  " "   -9.371           -3611.062 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917316090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917316103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.976 " "Worst-case recovery slack is -3.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.976              -3.976 KEY\[1\]  " "   -3.976              -3.976 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882              -3.882 KEY\[0\]  " "   -3.882              -3.882 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917316115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.644 " "Worst-case removal slack is 0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 KEY\[0\]  " "    0.644               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 KEY\[1\]  " "    0.665               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917316122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -459.153 CLOCK_50  " "   -0.538            -459.153 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.922 KEY\[0\]  " "   -0.538              -0.922 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.906 KEY\[1\]  " "   -0.538              -0.906 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917316137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917316137 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633917316156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633917316402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633917318374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633917318546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633917318554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633917318554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.582 " "Worst-case setup slack is -4.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582           -1677.922 CLOCK_50  " "   -4.582           -1677.922 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50  " "    0.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.627 " "Worst-case recovery slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627              -1.627 KEY\[1\]  " "   -1.627              -1.627 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578              -1.578 KEY\[0\]  " "   -1.578              -1.578 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.029 " "Worst-case removal slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 KEY\[1\]  " "    0.029               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 KEY\[0\]  " "    0.051               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.426 " "Worst-case minimum pulse width slack is -0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -1.248 KEY\[1\]  " "   -0.426              -1.248 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -267.088 CLOCK_50  " "   -0.409            -267.088 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -1.077 KEY\[0\]  " "   -0.374              -1.077 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318602 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633917318622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633917318910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1633917318918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1633917318918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.009 " "Worst-case setup slack is -4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009           -1435.490 CLOCK_50  " "   -4.009           -1435.490 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.342 " "Worst-case recovery slack is -1.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342              -1.342 KEY\[1\]  " "   -1.342              -1.342 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -1.298 KEY\[0\]  " "   -1.298              -1.298 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.017 " "Worst-case removal slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 KEY\[1\]  " "   -0.017              -0.017 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 KEY\[0\]  " "    0.003               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.487 " "Worst-case minimum pulse width slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -1.493 KEY\[1\]  " "   -0.487              -1.493 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -317.623 CLOCK_50  " "   -0.445            -317.623 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -1.336 KEY\[0\]  " "   -0.437              -1.336 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633917318959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633917318959 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633917322267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633917322284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633917322405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 22:55:22 2021 " "Processing ended: Sun Oct 10 22:55:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633917322405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633917322405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633917322405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633917322405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633917323676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633917323677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 22:55:23 2021 " "Processing started: Sun Oct 10 22:55:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633917323677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633917323677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto -c Projeto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633917323677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto.vho C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/simulation/modelsim/ simulation " "Generated file Projeto.vho in folder \"C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinal_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633917325271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633917325333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 22:55:25 2021 " "Processing ended: Sun Oct 10 22:55:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633917325333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633917325333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633917325333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633917325333 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633917325998 ""}
