hmLoadTopic({
hmKeywords:"",
hmTitle:"10.1 Purpose of This Chapter",
hmDescription:"This chapter defines how EMulatR models devices and memory-mapped I\/O (MMIO), and how device interactions integrate with the AlphaCPU pipeline, the memory system, interrupt...",
hmPrevLink:"chapter-10---devices-and-mmio.html",
hmNextLink:"10_2-design-philosophy.html",
hmParentLink:"chapter-10---devices-and-mmio.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-10---devices-and-mmio.html\">Chapter 10 – Devices and Memory-Mapped I\/O (MMIO)<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 10 – Devices and Memory-Mapped I\/O (MMIO) > 10.1 Purpose of This Chapter",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">10.1 Purpose of This Chapter<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This chapter defines how EMulatR models devices and memory-mapped I\/O (MMIO), and how device interactions integrate with the AlphaCPU pipeline, the memory system, interrupt delivery, serialization and ordering, and SMP execution.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Devices are asynchronous entities, but MMIO access is synchronous and strongly ordered. This distinction is fundamental to correctness.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: Section 5.7 – MMIO Regions; Chapter 7 – Exceptions, Faults, and Interrupts (interrupt delivery); Chapter 9 – SMP Architecture (device visibility).<\/span><\/p>\n\r"
})
