{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711125867701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711125867705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:44:27 2024 " "Processing started: Fri Mar 22 17:44:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711125867705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125867705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_RS_gates_on_board -c latch_RS_gates_on_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_RS_gates_on_board -c latch_RS_gates_on_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125867705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711125868430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711125868430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/subtract_10_5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/subtract_10_5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_10_5_bits " "Found entity 1: subtract_10_5_bits" {  } { { "../all_segments/subtract_10_5_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/subtract_10_5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/subtract_10_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/subtract_10_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_10_4_bits " "Found entity 1: subtract_10_4_bits" {  } { { "../all_segments/subtract_10_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/subtract_10_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_4_1_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_4_1_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_2_bits " "Found entity 1: mux_4_1_2_bits" {  } { { "../all_segments/mux_4_1_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_4_1_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_4_1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_4_1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1_1_bit " "Found entity 1: mux_4_1_1_bit" {  } { { "../all_segments/mux_4_1_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_4_1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_2_1_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_2_1_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_4_bits " "Found entity 1: mux_2_1_4_bits" {  } { { "../all_segments/mux_2_1_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_2_1_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/mux_2_1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/mux_2_1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1_bit " "Found entity 1: mux_2_1_1_bit" {  } { { "../all_segments/mux_2_1_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/mux_2_1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_rs_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_rs_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_RS_gates " "Found entity 1: latch_RS_gates" {  } { { "../all_segments/latch_RS_gates.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_RS_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/latch_rs_boolean.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/latch_rs_boolean.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_RS_boolean " "Found entity 1: latch_RS_boolean" {  } { { "../all_segments/latch_RS_boolean.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/latch_RS_boolean.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/hex_2_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/hex_2_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_2_digit " "Found entity 1: hex_2_digit" {  } { { "../all_segments/hex_2_digit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/hex_2_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_hex_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_hex_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_16 " "Found entity 1: decoder_hex_16" {  } { { "../all_segments/decoder_hex_16.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_hex_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_hex_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_hex_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_10 " "Found entity 1: decoder_hex_10" {  } { { "../all_segments/decoder_hex_10.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_hex_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/decoder_7_seg_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/decoder_7_seg_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg_2_bits " "Found entity 1: decoder_7_seg_2_bits" {  } { { "../all_segments/decoder_7_seg_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/decoder_7_seg_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/comparator_over_10_5_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/comparator_over_10_5_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_over_10_5_bits " "Found entity 1: comparator_over_10_5_bits" {  } { { "../all_segments/comparator_over_10_5_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/comparator_over_10_5_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/comparator_over_10_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/comparator_over_10_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_over_10_4bits " "Found entity 1: comparator_over_10_4bits" {  } { { "../all_segments/comparator_over_10_4bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/comparator_over_10_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_to_hex_decoder_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_to_hex_decoder_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_hex_decoder_1_bit " "Found entity 1: binary_to_hex_decoder_1_bit" {  } { { "../all_segments/binary_to_hex_decoder_1_bit.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_to_hex_decoder_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits_board.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd_4_bits_board " "Found entity 1: binary_bcd_4_bits_board" {  } { { "../all_segments/binary_bcd_4_bits_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_bcd_4_bits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m binary_BCD_4_bits.v(6) " "Verilog HDL Declaration information at binary_BCD_4_bits.v(6): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711125876930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/binary_bcd_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_BCD_4_bits " "Found entity 1: binary_BCD_4_bits" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits_on_board.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_dec_2_bits_on_board " "Found entity 1: bcd_to_dec_2_bits_on_board" {  } { { "../all_segments/bcd_to_dec_2_bits_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/bcd_to_dec_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_dec_2_bits " "Found entity 1: bcd_to_dec_2_bits" {  } { { "../all_segments/bcd_to_dec_2_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/assign_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/assign_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 assign_adder " "Found entity 1: assign_adder" {  } { { "../all_segments/assign_adder.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/assign_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_BCD_2_digits_b " "Found entity 1: adder_BCD_2_digits_b" {  } { { "../all_segments/adder_BCD_2_digits_b.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m adder_BCD_2_digits.v(17) " "Verilog HDL Declaration information at adder_BCD_2_digits.v(17): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711125876966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bingo/onedrive/pulpit/all_segments/adder_bcd_2_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_BCD_2_digits " "Found entity 1: adder_BCD_2_digits" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_rs_gates_on_board.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_rs_gates_on_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_RS_gates_on_board " "Found entity 1: latch_RS_gates_on_board" {  } { { "latch_RS_gates_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/latch_RS_gates_on_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711125876976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125876976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z adder_BCD_2_digits.v(19) " "Verilog HDL Implicit Net warning at adder_BCD_2_digits.v(19): created implicit net for \"z\"" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711125876976 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "binary_BCD_4_bits.v(12) " "Verilog HDL Instantiation warning at binary_BCD_4_bits.v(12): instance has no name" {  } { { "../all_segments/binary_BCD_4_bits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_BCD_4_bits.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711125876977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "binary_bcd_4_bits_board.v(6) " "Verilog HDL Instantiation warning at binary_bcd_4_bits_board.v(6): instance has no name" {  } { { "../all_segments/binary_bcd_4_bits_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/binary_bcd_4_bits_board.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711125876977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bcd_to_dec_2_bits_on_board.v(8) " "Verilog HDL Instantiation warning at bcd_to_dec_2_bits_on_board.v(8): instance has no name" {  } { { "../all_segments/bcd_to_dec_2_bits_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/bcd_to_dec_2_bits_on_board.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711125876977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder_BCD_2_digits.v(23) " "Verilog HDL Instantiation warning at adder_BCD_2_digits.v(23): instance has no name" {  } { { "../all_segments/adder_BCD_2_digits.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/all_segments/adder_BCD_2_digits.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711125876977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "latch_RS_gates_on_board.v(5) " "Verilog HDL Instantiation warning at latch_RS_gates_on_board.v(5): instance has no name" {  } { { "latch_RS_gates_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/latch_RS_gates_on_board.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1711125876978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_RS_gates_on_board " "Elaborating entity \"latch_RS_gates_on_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711125877024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_RS_gates latch_RS_gates:comb_3 " "Elaborating entity \"latch_RS_gates\" for hierarchy \"latch_RS_gates:comb_3\"" {  } { { "latch_RS_gates_on_board.v" "comb_3" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/latch_RS_gates_on_board.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711125877031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711125877503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/output_files/latch_RS_gates_on_board.map.smsg " "Generated suppressed messages file C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/output_files/latch_RS_gates_on_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125877691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711125877804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711125877804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "latch_RS_gates_on_board.v" "" { Text "C:/Users/bingo/OneDrive/Pulpit/latch_RS_gates_on_board/latch_RS_gates_on_board.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711125877828 "|latch_RS_gates_on_board|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711125877828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711125877828 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711125877828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711125877828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711125877828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711125877849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:44:37 2024 " "Processing ended: Fri Mar 22 17:44:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711125877849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711125877849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711125877849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711125877849 ""}
