Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 11:00:46 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Load_Test_wrapper_timing_summary_routed.rpt -pb Load_Test_wrapper_timing_summary_routed.pb -rpx Load_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Load_Test_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.141     -884.623                     70                  128        0.122        0.000                      0                  128        0.152        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                    ------------         ----------      --------------
Load_Test_i/clk_wiz_0/inst/clk_in1                                                       {0.000 5.000}        10.000          100.000         
  clk_out1_Load_Test_clk_wiz_0_0                                                         {0.000 41.538}       83.077          12.037          
    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      {0.000 332.308}      664.615         1.505           
  clk_out2_Load_Test_clk_wiz_0_0                                                         {0.000 1.154}        2.308           433.333         
  clkfbout_Load_Test_clk_wiz_0_0                                                         {0.000 5.000}        10.000          100.000         
VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {0.000 332.308}      664.615         1.505           
VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   {0.000 41.538}       83.077          12.037          
VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   {0.000 1.154}        2.308           433.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Load_Test_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_Load_Test_clk_wiz_0_0                                                          78.862        0.000                      0                   31        0.122        0.000                      0                   31       41.038        0.000                       0                    23  
    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      660.090        0.000                      0                   23        0.213        0.000                      0                   23      331.808        0.000                       0                     9  
  clk_out2_Load_Test_clk_wiz_0_0                                                          -1.637       -2.272                      3                   34        0.180        0.000                      0                   34        0.152        0.000                       0                    37  
  clkfbout_Load_Test_clk_wiz_0_0                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                               To Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                               --------                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out1_Load_Test_clk_wiz_0_0                                                                68.056        0.000                      0                   12        3.301        0.000                      0                   12  
VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   clk_out1_Load_Test_clk_wiz_0_0                                                                68.056        0.000                      0                   12        3.301        0.000                      0                   12  
VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   clk_out1_Load_Test_clk_wiz_0_0                                                               -13.012     -155.122                     12                   12        3.301        0.000                      0                   12  
VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              649.426        0.000                      0                   15        3.021        0.000                      0                   15  
VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0               67.887        0.000                      0                   15        3.021        0.000                      0                   15  
VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              -13.147     -191.433                     15                   15        3.021        0.000                      0                   15  
Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0          clk_out2_Load_Test_clk_wiz_0_0                                                               -15.141      -17.750                      2                    2        0.741        0.000                      0                    2  
VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out2_Load_Test_clk_wiz_0_0                                                               -13.200     -309.774                     24                   24        3.470        0.000                      0                   24  
VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   clk_out2_Load_Test_clk_wiz_0_0                                                               -13.200     -309.774                     24                   24        3.470        0.000                      0                   24  
VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   clk_out2_Load_Test_clk_wiz_0_0                                                               -13.200     -309.774                     24                   24        3.470        0.000                      0                   24  
clk_out2_Load_Test_clk_wiz_0_0                                                           VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                        -2.391       -4.055                      2                    2        0.997        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                               From Clock                                                                               To Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                               ----------                                                                               --------                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                        VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out1_Load_Test_clk_wiz_0_0                                                                66.118        0.000                      0                    7        4.372        0.000                      0                    7  
**async_default**                                                                        VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   clk_out1_Load_Test_clk_wiz_0_0                                                                66.118        0.000                      0                    7        4.372        0.000                      0                    7  
**async_default**                                                                        VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   clk_out1_Load_Test_clk_wiz_0_0                                                               -14.950     -104.651                      7                    7        4.372        0.000                      0                    7  
**async_default**                                                                        VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out2_Load_Test_clk_wiz_0_0                                                               -14.566     -101.797                      7                    7        4.388        0.000                      0                    7  
**async_default**                                                                        VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0                                                   clk_out2_Load_Test_clk_wiz_0_0                                                               -14.566     -101.797                      7                    7        4.388        0.000                      0                    7  
**async_default**                                                                        VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0                                                   clk_out2_Load_Test_clk_wiz_0_0                                                               -14.566     -101.797                      7                    7        4.388        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Load_Test_i/clk_wiz_0/inst/clk_in1
  To Clock:  Load_Test_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Load_Test_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Load_Test_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.862ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.905ns (46.205%)  route 2.218ns (53.795%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( 79.684 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.606    -2.785    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.111 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -2.111    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -1.763 f  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.674    -1.089    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[5]
    SLICE_X64Y66         LUT5 (Prop_lut5_I0_O)        0.303    -0.786 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3/O
                         net (fo=1, routed)           0.938     0.152    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3_n_0
    SLICE_X65Y69         LUT3 (Prop_lut3_I1_O)        0.124     0.276 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.276    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_11
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495    79.684    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.482    79.202    
                         clock uncertainty           -0.093    79.109    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.029    79.138    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         79.138    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 78.862    

Slack (MET) :             80.644ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.690%)  route 1.310ns (69.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    -1.960    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.482    79.206    
                         clock uncertainty           -0.093    79.113    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    78.684    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         78.684    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                 80.644    

Slack (MET) :             80.644ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.690%)  route 1.310ns (69.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    -1.960    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.482    79.206    
                         clock uncertainty           -0.093    79.113    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    78.684    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         78.684    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                 80.644    

Slack (MET) :             80.644ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.690%)  route 1.310ns (69.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    -1.960    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.482    79.206    
                         clock uncertainty           -0.093    79.113    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    78.684    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         78.684    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                 80.644    

Slack (MET) :             80.644ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.690%)  route 1.310ns (69.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    -1.960    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.482    79.206    
                         clock uncertainty           -0.093    79.113    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    78.684    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         78.684    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                 80.644    

Slack (MET) :             80.645ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.719%)  route 1.308ns (69.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    -1.962    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.482    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    78.683    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                 80.645    

Slack (MET) :             80.645ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.719%)  route 1.308ns (69.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    -1.962    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.482    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    78.683    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                 80.645    

Slack (MET) :             80.645ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.719%)  route 1.308ns (69.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    -1.962    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.482    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    78.683    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                 80.645    

Slack (MET) :             80.645ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.719%)  route 1.308ns (69.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.850ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.613    -3.850    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456    -3.394 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.803    -2.591    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124    -2.467 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    -1.962    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.482    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    78.683    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                 80.645    

Slack (MET) :             80.810ns  (required time - arrival time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.592ns (72.425%)  route 0.606ns (27.575%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 79.685 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.606    -2.785    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.111 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -2.111    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -1.997 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -1.997    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -1.649 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -1.649    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496    79.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.482    79.203    
                         clock uncertainty           -0.093    79.110    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.051    79.161    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         79.161    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                 80.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.141    -1.069 r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.014    Load_Test_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.075    -1.135    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.135    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.128    -1.082 r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.027    Load_Test_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)        -0.006    -1.216    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.216    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.128    -1.082 r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.963    Load_Test_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.017    -1.193    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.193    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.586    -0.766    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.503    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.392 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.392    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.042    -0.766    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.102    -0.664    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.141    -1.069 r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.838    Load_Test_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.076    -1.134    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.134    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.141    -1.069 r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.835    Load_Test_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X35Y66         FDCE (Hold_fdce_C_D)         0.078    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.586    -0.766    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.503    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.359 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.359    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.042    -0.766    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.102    -0.664    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.626 f  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.465    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[7]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045    -0.420 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.420    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_13
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.357 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.357    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.102    -0.665    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.626 f  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.173    -0.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[4]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.408    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_11
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.338 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.338    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.102    -0.665    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.584    -0.768    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.627 f  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.454    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[8]
    SLICE_X62Y68         LUT1 (Prop_lut1_I0_O)        0.045    -0.409 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.409    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg_n_14
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.339 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.339    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.102    -0.666    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Load_Test_clk_wiz_0_0
Waveform(ns):       { 0.000 41.538 }
Period(ns):         83.077
Sources:            { Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         83.077      80.922     BUFGCTRL_X0Y17  Load_Test_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         83.077      80.922     BUFHCE_X0Y12    Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.077      81.828     PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X65Y69    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.077      76.923     PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y67    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y67    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y67    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y67    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X65Y69    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X65Y69    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X65Y69    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y68    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y66    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X62Y67    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      660.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      331.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             660.090ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.828ns (20.829%)  route 3.147ns (79.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.490     0.366    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.124     0.490 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.683     1.173    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                660.090    

Slack (MET) :             660.177ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.297%)  route 3.060ns (78.703%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397     0.273    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     0.397 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.689     1.086    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                660.177    

Slack (MET) :             660.179ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.308%)  route 3.058ns (78.692%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400     0.276    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.124     0.400 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.684     1.084    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                660.179    

Slack (MET) :             660.181ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.319%)  route 3.056ns (78.681%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397     0.273    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124     0.397 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685     1.082    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                660.181    

Slack (MET) :             660.190ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.828ns (21.370%)  route 3.047ns (78.630%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400     0.276    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124     0.400 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.673     1.073    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                660.190    

Slack (MET) :             660.219ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.532%)  route 3.017ns (78.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.217     0.093    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.124     0.217 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.827     1.044    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                660.219    

Slack (MET) :             660.342ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.242%)  route 2.895ns (77.758%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 f  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.220     0.096    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.124     0.220 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.701     0.921    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.369   661.922    
                         clock uncertainty           -0.093   661.829    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   661.263    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.263    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                660.342    

Slack (MET) :             660.652ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536     0.413    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism             -0.369   661.682    
                         clock uncertainty           -0.093   661.589    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.065    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                        661.065    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                660.652    

Slack (MET) :             660.652ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536     0.413    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism             -0.369   661.682    
                         clock uncertainty           -0.093   661.589    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.065    Load_Test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        661.065    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                660.652    

Slack (MET) :             660.702ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.704ns (20.898%)  route 2.665ns (79.102%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 662.108 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.802ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.593    -2.802    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456    -2.346 r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          1.181    -1.165    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.124    -1.041 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.793    -0.248    Load_Test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I2_O)        0.124    -0.124 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.691     0.567    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.519   662.108    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.317   661.792    
                         clock uncertainty           -0.093   661.698    
    SLICE_X62Y65         FDRE (Setup_fdre_C_R)       -0.429   661.269    Load_Test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        661.269    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                660.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.067    Load_Test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y65         LUT4 (Prop_lut4_I1_O)        0.048    -0.019 r  Load_Test_i/SineWave100s_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    Load_Test_i/SineWave100s_0/U0/plusOp__0[3]
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.310    -0.242    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism             -0.098    -0.340    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.107    -0.233    Load_Test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.067    Load_Test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y65         LUT3 (Prop_lut3_I0_O)        0.045    -0.022 r  Load_Test_i/SineWave100s_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    Load_Test_i/SineWave100s_0/U0/count[2]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.310    -0.242    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism             -0.098    -0.340    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.091    -0.249    Load_Test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.225 r  Load_Test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           0.128    -0.097    Load_Test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.099     0.002 r  Load_Test_i/SineWave100s_0/U0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.002    Load_Test_i/SineWave100s_0/U0/plusOp__0[6]
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.310    -0.242    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[6]/C
                         clock pessimism             -0.111    -0.353    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.092    -0.261    Load_Test_i/SineWave100s_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.243    -0.385    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.221 r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.046    Load_Test_i/SineWave100s_0/U0/count_reg__0[7]
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.045    -0.001 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    Load_Test_i/SineWave100s_0/U0/plusOp[7]
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.276    -0.276    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism             -0.109    -0.385    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.120    -0.265    Load_Test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.510%)  route 0.182ns (46.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.297    -0.331    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.167 r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/Q
                         net (fo=12, routed)          0.182     0.014    Load_Test_i/SineWave100s_0/U0/count_reg__0[1]
    SLICE_X64Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.059 r  Load_Test_i/SineWave100s_0/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.059    Load_Test_i/SineWave100s_0/U0/plusOp__0[5]
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.276    -0.276    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism             -0.086    -0.362    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.121    -0.241    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  Load_Test_i/SineWave100s_0/U0/count_reg[6]/Q
                         net (fo=4, routed)           0.183    -0.028    Load_Test_i/SineWave100s_0/U0/count_reg__0[6]
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.017 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.310     0.327    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.076    -0.160    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.023    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.575%)  route 0.231ns (55.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.212 f  Load_Test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.231     0.020    Load_Test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.065 r  Load_Test_i/SineWave100s_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.065    Load_Test_i/SineWave100s_0/U0/plusOp__0[0]
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.310    -0.242    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.111    -0.353    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.091    -0.262    Load_Test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.390%)  route 0.547ns (74.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.275    -0.353    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X63Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.212 r  Load_Test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.244     0.032    Load_Test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.077 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.303     0.380    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.076    -0.160    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.023    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.530%)  route 0.610ns (74.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.243    -0.385    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.221 r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/Q
                         net (fo=5, routed)           0.241     0.020    Load_Test_i/SineWave100s_0/U0/count_reg__0[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.065 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.369     0.434    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.076    -0.160    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.023    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.086%)  route 0.312ns (59.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.243    -0.385    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.221 r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/Q
                         net (fo=5, routed)           0.139    -0.082    Load_Test_i/SineWave100s_0/U0/count_reg__0[5]
    SLICE_X62Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.037 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     0.136    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism             -0.086    -0.298    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.289    Load_Test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
Waveform(ns):       { 0.000 332.308 }
Period(ns):         664.615
Sources:            { Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         664.615     662.039    RAMB18_X2Y27  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X62Y65  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y66  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y66  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X62Y65  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X62Y65  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X62Y65  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X62Y65  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y65  Load_Test_i/SineWave100s_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y65  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y66  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y66  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.637ns,  Total Violation       -2.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.349ns (35.988%)  route 2.399ns (64.012%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( -1.160 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/Q
                         net (fo=3, routed)           2.399    -0.930    Load_Test_i/PWM_12b_1/U0/count_reg[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I3_O)        0.124    -0.806 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.806    Load_Test_i/PWM_12b_1/U0/PWM0_carry_i_7_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.256 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.256    Load_Test_i/PWM_12b_1/U0/PWM0_carry_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.099 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.099    Load_Test_i/PWM_12b_1/U0/p_1_in
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.420    -1.160    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism             -0.567    -1.728    
                         clock uncertainty           -0.055    -1.782    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.046    -1.736    Load_Test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.138ns (40.896%)  route 1.645ns (59.104%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( -1.155 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456    -3.392 r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/Q
                         net (fo=3, routed)           1.645    -1.747    Load_Test_i/PWM_12b_0/U0/count_reg[7]
    SLICE_X51Y71         LUT4 (Prop_lut4_I3_O)        0.124    -1.623 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000    -1.623    Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_5_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -1.222 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.222    Load_Test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -1.065 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000    -1.065    Load_Test_i/PWM_12b_0/U0/p_1_in
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.425    -1.155    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.496    -1.651    
                         clock uncertainty           -0.055    -1.706    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.046    -1.660    Load_Test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.518ns (32.305%)  route 1.085ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.979ns = ( -2.671 - 2.308 ) 
    Source Clock Delay      (SCD):    -5.108ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.223    -5.991    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.127    -5.864 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.756    -5.108    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.518    -4.590 r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           1.085    -3.505    Load_Test_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/I0
                         clock pessimism             -0.659    -3.331    
                         clock uncertainty           -0.055    -3.385    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    -3.544    Load_Test_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.615ns (74.423%)  route 0.555ns (25.577%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.555    -2.775    Load_Test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.118 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.118    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -2.001 r  Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.001    Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -1.678 r  Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.678    Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_6
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/C
                         clock pessimism             -0.482    -1.567    
                         clock uncertainty           -0.055    -1.622    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.109    -1.513    Load_Test_i/PWM_12b_1/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 1.607ns (74.329%)  route 0.555ns (25.671%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.555    -2.775    Load_Test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.118 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.118    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -2.001 r  Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.001    Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    -1.686 r  Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.686    Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_4
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism             -0.482    -1.567    
                         clock uncertainty           -0.055    -1.622    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.109    -1.513    Load_Test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.578ns (76.127%)  route 0.495ns (23.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.616    -3.847    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.495    -2.896    Load_Test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.222 r  Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.222    Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.108 r  Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.108    Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -1.774 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.774    Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_6
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism             -0.482    -1.566    
                         clock uncertainty           -0.055    -1.621    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    -1.559    Load_Test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.557ns (75.883%)  route 0.495ns (24.117%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.616    -3.847    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.495    -2.896    Load_Test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.222 r  Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.222    Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.108 r  Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.108    Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -1.795 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.795    Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.482    -1.566    
                         clock uncertainty           -0.055    -1.621    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    -1.559    Load_Test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.531ns (73.394%)  route 0.555ns (26.606%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.555    -2.775    Load_Test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.118 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.118    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -2.001 r  Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.001    Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.762 r  Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.762    Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_5
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                         clock pessimism             -0.482    -1.567    
                         clock uncertainty           -0.055    -1.622    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.109    -1.513    Load_Test_i/PWM_12b_1/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.511ns (73.136%)  route 0.555ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.555    -2.775    Load_Test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.118 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.118    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -2.001 r  Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.001    Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -1.782 r  Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.782    Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_7
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/C
                         clock pessimism             -0.482    -1.567    
                         clock uncertainty           -0.055    -1.622    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.109    -1.513    Load_Test_i/PWM_12b_1/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 1.498ns (72.966%)  route 0.555ns (27.034%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.848ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.615    -3.848    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518    -3.330 r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.555    -2.775    Load_Test_i/PWM_12b_1/U0/count_reg[1]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.118 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -2.118    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -1.795 r  Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.795    Load_Test_i/PWM_12b_1/U0/count_reg[4]_i_1_n_6
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/C
                         clock pessimism             -0.482    -1.566    
                         clock uncertainty           -0.055    -1.621    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.109    -1.512    Load_Test_i/PWM_12b_1/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.148    -1.062 r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.007    Load_Test_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.023    -1.187    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.187    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -1.210ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.381    -1.497    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.477 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.267    -1.210    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.148    -1.062 r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.059    -1.003    Load_Test_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.013    -1.210    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.022    -1.188    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.188    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.585    -0.767    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.508    Load_Test_i/PWM_12b_0/U0/count_reg[7]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.400 r  Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.400    Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_4
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105    -0.662    Load_Test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.586    -0.766    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Load_Test_i/PWM_12b_0/U0/count_reg[3]/Q
                         net (fo=3, routed)           0.123    -0.502    Load_Test_i/PWM_12b_0/U0/count_reg[3]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.394 r  Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.394    Load_Test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_4
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism             -0.042    -0.766    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105    -0.661    Load_Test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.584    -0.768    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.123    -0.504    Load_Test_i/PWM_12b_0/U0/count_reg[11]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.396 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.396    Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105    -0.663    Load_Test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.585    -0.767    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.603 r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.476    Load_Test_i/PWM_12b_1/U0/count_reg[2]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.366 r  Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.366    Load_Test_i/PWM_12b_1/U0/count_reg[0]_i_2_n_5
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.134    -0.633    Load_Test_i/PWM_12b_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.583    -0.769    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.605 r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/Q
                         net (fo=3, routed)           0.129    -0.476    Load_Test_i/PWM_12b_1/U0/count_reg[10]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.366 r  Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.366    Load_Test_i/PWM_12b_1/U0/count_reg[8]_i_1_n_5
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.851    -0.727    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.134    -0.635    Load_Test_i/PWM_12b_1/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.215%)  route 0.123ns (32.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.584    -0.768    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/Q
                         net (fo=2, routed)           0.123    -0.504    Load_Test_i/PWM_12b_0/U0/count_reg[10]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.393 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.393    Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_5
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105    -0.663    Load_Test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.585    -0.767    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.506    Load_Test_i/PWM_12b_0/U0/count_reg[4]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.391 r  Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.391    Load_Test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_7
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105    -0.662    Load_Test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.584    -0.768    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.507    Load_Test_i/PWM_12b_0/U0/count_reg[8]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.392 r  Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.392    Load_Test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_7
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105    -0.663    Load_Test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Load_Test_clk_wiz_0_0
Waveform(ns):       { 0.000 1.154 }
Period(ns):         2.308
Sources:            { Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         2.308       0.152      BUFGCTRL_X0Y16  Load_Test_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         2.308       0.152      BUFHCE_X0Y13    Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.308       1.059      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X51Y72    Load_Test_i/PWM_12b_0/U0/PWM_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y68    Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y68    Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.308       157.692    PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X51Y72    Load_Test_i/PWM_12b_0/U0/PWM_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X64Y67    Load_Test_i/PWM_12b_1/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y66    Load_Test_i/PWM_12b_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X28Y77    Load_Test_i/PWM_12b_1/U0/PWM_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y68    Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y68    Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X63Y67    Load_Test_i/PWM_12b_0/U0/count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Load_Test_clk_wiz_0_0
  To Clock:  clkfbout_Load_Test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Load_Test_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  Load_Test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.202ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 79.685 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358    10.881    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496    79.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    79.685    
                         clock uncertainty           -0.173    79.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    79.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         79.083    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 68.202    

Slack (MET) :             68.202ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 79.685 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358    10.881    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496    79.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    79.685    
                         clock uncertainty           -0.173    79.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    79.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         79.083    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 68.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.326ns (38.911%)  route 0.512ns (61.089%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.512     2.793    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
    SLICE_X65Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.838 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     2.838    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_11
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.000    -0.727    
                         clock uncertainty            0.173    -0.554    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091    -0.463    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507    11.030    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    79.688    
                         clock uncertainty           -0.173    79.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429    79.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         79.086    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 68.056    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.057ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505    11.029    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    79.687    
                         clock uncertainty           -0.173    79.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429    79.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         79.085    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 68.057    

Slack (MET) :             68.202ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 79.685 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358    10.881    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496    79.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    79.685    
                         clock uncertainty           -0.173    79.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    79.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         79.083    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 68.202    

Slack (MET) :             68.202ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 79.685 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886    10.400    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124    10.524 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358    10.881    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576    78.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496    79.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    79.685    
                         clock uncertainty           -0.173    79.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429    79.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         79.083    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 68.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.326ns (38.911%)  route 0.512ns (61.089%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.512     2.793    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
    SLICE_X65Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.838 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     2.838    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_11
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.000    -0.727    
                         clock uncertainty            0.173    -0.554    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091    -0.463    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack      -13.012ns,  Total Violation     -155.122ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 2239.688 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507  2252.098    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  2239.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000  2239.688    
                         clock uncertainty           -0.173  2239.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429  2239.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                       2239.086    
                         arrival time                       -2252.098    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 2239.688 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507  2252.098    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  2239.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000  2239.688    
                         clock uncertainty           -0.173  2239.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429  2239.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                       2239.086    
                         arrival time                       -2252.098    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 2239.688 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507  2252.098    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  2239.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000  2239.688    
                         clock uncertainty           -0.173  2239.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429  2239.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                       2239.086    
                         arrival time                       -2252.098    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.030ns  (logic 1.638ns (54.039%)  route 1.393ns (45.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 2239.688 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.507  2252.098    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  2239.688    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000  2239.688    
                         clock uncertainty           -0.173  2239.515    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.429  2239.086    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                       2239.086    
                         arrival time                       -2252.098    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 2239.687 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505  2252.096    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498  2239.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000  2239.687    
                         clock uncertainty           -0.173  2239.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429  2239.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                       2239.085    
                         arrival time                       -2252.096    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 2239.687 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505  2252.096    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498  2239.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000  2239.687    
                         clock uncertainty           -0.173  2239.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429  2239.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                       2239.085    
                         arrival time                       -2252.096    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 2239.687 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505  2252.096    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498  2239.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000  2239.687    
                         clock uncertainty           -0.173  2239.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429  2239.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                       2239.085    
                         arrival time                       -2252.096    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -13.012ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.029ns  (logic 1.638ns (54.071%)  route 1.391ns (45.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 2239.687 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.505  2252.096    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498  2239.687    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000  2239.687    
                         clock uncertainty           -0.173  2239.514    
    SLICE_X62Y67         FDRE (Setup_fdre_C_R)       -0.429  2239.085    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                       2239.085    
                         arrival time                       -2252.096    
  -------------------------------------------------------------------
                         slack                                -13.012    

Slack (VIOLATED) :        -12.866ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 2239.685 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358  2251.949    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496  2239.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000  2239.685    
                         clock uncertainty           -0.173  2239.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429  2239.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                       2239.083    
                         arrival time                       -2251.949    
  -------------------------------------------------------------------
                         slack                                -12.866    

Slack (VIOLATED) :        -12.866ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        2.881ns  (logic 1.638ns (56.838%)  route 1.244ns (43.162%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( 2239.685 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 f  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.886  2251.467    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.124  2251.591 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.358  2251.949    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  2238.098    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2238.189 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.496  2239.685    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000  2239.685    
                         clock uncertainty           -0.173  2239.512    
    SLICE_X62Y68         FDRE (Setup_fdre_C_R)       -0.429  2239.083    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                       2239.083    
                         arrival time                       -2251.949    
  -------------------------------------------------------------------
                         slack                                -12.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.301ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.326ns (38.911%)  route 0.512ns (61.089%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.512     2.793    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
    SLICE_X65Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.838 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     2.838    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_11
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.000    -0.727    
                         clock uncertainty            0.173    -0.554    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091    -0.463    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.326ns (39.161%)  route 0.507ns (60.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.131     2.833    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.853    -0.726    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y68         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.173    -0.553    
    SLICE_X62Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.571    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.447ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.326ns (37.144%)  route 0.552ns (62.856%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.176     2.878    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y66         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.173    -0.551    
    SLICE_X62Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.569    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.758%)  route 0.561ns (63.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.376     2.657    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.702 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[11]_i_1/O
                         net (fo=11, routed)          0.185     2.887    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X62Y67         FDRE                                         r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.173    -0.552    
    SLICE_X62Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.570    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.457    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      649.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             649.426ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.762ns (42.695%)  route 2.364ns (57.305%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.490    11.319    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.124    11.443 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.683    12.126    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                649.426    

Slack (MET) :             649.514ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.762ns (43.618%)  route 2.277ns (56.382%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397    11.225    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.349 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.689    12.039    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                649.514    

Slack (MET) :             649.516ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.762ns (43.639%)  route 2.275ns (56.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400    11.229    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.353 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.684    12.037    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                649.516    

Slack (MET) :             649.518ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.762ns (43.662%)  route 2.273ns (56.338%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397    11.226    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.350 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685    12.034    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                649.518    

Slack (MET) :             649.527ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.762ns (43.761%)  route 2.264ns (56.239%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400    11.229    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124    11.353 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.673    12.025    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                649.527    

Slack (MET) :             649.556ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.762ns (44.081%)  route 2.235ns (55.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.217    11.046    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.170 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.827    11.996    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                649.556    

Slack (MET) :             649.679ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.762ns (45.477%)  route 2.112ns (54.523%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.220    11.049    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.173 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.701    11.873    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                649.679    

Slack (MET) :             649.987ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.638ns (46.528%)  route 1.882ns (53.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 662.108 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.691    11.519    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.519   662.108    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000   662.108    
                         clock uncertainty           -0.173   661.936    
    SLICE_X62Y65         FDRE (Setup_fdre_C_R)       -0.429   661.507    Load_Test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        661.507    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                649.987    

Slack (MET) :             649.989ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536    11.365    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000   662.051    
                         clock uncertainty           -0.173   661.878    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.354    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                        661.354    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                649.989    

Slack (MET) :             649.989ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191    10.705    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.829 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536    11.365    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000   662.051    
                         clock uncertainty           -0.173   661.878    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.354    Load_Test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        661.354    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                649.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.021ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.371ns (28.719%)  route 0.921ns (71.281%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.118     2.937    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.982 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.310     3.292    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.078ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.371ns (27.493%)  route 0.979ns (72.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.117     2.936    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.981 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.369     3.350    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.100ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.371ns (27.067%)  route 1.000ns (72.933%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.207     3.026    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.045     3.071 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.300     3.371    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.045%)  route 1.001ns (72.956%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.205     3.024    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.045     3.069 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.303     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.042%)  route 1.001ns (72.958%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.302     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.371ns (26.984%)  route 1.004ns (73.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.305     3.375    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.371ns (26.938%)  route 1.006ns (73.062%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.212     3.031    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.045     3.076 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.301     3.377    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.326ns (31.185%)  route 0.719ns (68.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.226     3.046    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.276    -0.276    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.276    
                         clock uncertainty            0.173    -0.103    
    SLICE_X64Y66         FDRE (Hold_fdre_C_R)         0.009    -0.094    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  3.140    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack       67.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.887ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        4.126ns  (logic 1.762ns (42.695%)  route 2.364ns (57.305%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.490   592.858    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.124   592.982 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.683   593.665    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.665    
  -------------------------------------------------------------------
                         slack                                 67.887    

Slack (MET) :             67.975ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        4.039ns  (logic 1.762ns (43.618%)  route 2.277ns (56.382%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397   592.765    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124   592.889 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.689   593.578    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.578    
  -------------------------------------------------------------------
                         slack                                 67.975    

Slack (MET) :             67.977ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        4.037ns  (logic 1.762ns (43.639%)  route 2.275ns (56.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400   592.768    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.124   592.892 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.684   593.576    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.576    
  -------------------------------------------------------------------
                         slack                                 67.977    

Slack (MET) :             67.979ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        4.034ns  (logic 1.762ns (43.662%)  route 2.273ns (56.338%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397   592.765    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124   592.889 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685   593.574    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.574    
  -------------------------------------------------------------------
                         slack                                 67.979    

Slack (MET) :             67.988ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        4.025ns  (logic 1.762ns (43.761%)  route 2.264ns (56.239%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400   592.768    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124   592.892 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.673   593.565    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.564    
  -------------------------------------------------------------------
                         slack                                 67.988    

Slack (MET) :             68.017ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        3.996ns  (logic 1.762ns (44.081%)  route 2.235ns (55.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.217   592.585    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.124   592.709 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.827   593.535    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.535    
  -------------------------------------------------------------------
                         slack                                 68.017    

Slack (MET) :             68.140ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        3.873ns  (logic 1.762ns (45.477%)  route 2.112ns (54.523%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 662.291 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 r  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.220   592.588    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.124   592.712 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.701   593.413    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702   662.291    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   662.291    
                         clock uncertainty           -0.173   662.118    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   661.552    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        661.552    
                         arrival time                        -593.413    
  -------------------------------------------------------------------
                         slack                                 68.140    

Slack (MET) :             68.448ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        3.519ns  (logic 1.638ns (46.528%)  route 1.882ns (53.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 662.108 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 f  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.691   593.059    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.519   662.108    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000   662.108    
                         clock uncertainty           -0.173   661.936    
    SLICE_X62Y65         FDRE (Setup_fdre_C_R)       -0.429   661.507    Load_Test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                        661.507    
                         arrival time                        -593.058    
  -------------------------------------------------------------------
                         slack                                 68.448    

Slack (MET) :             68.450ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 f  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536   592.904    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000   662.051    
                         clock uncertainty           -0.173   661.878    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.354    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                        661.354    
                         arrival time                        -592.904    
  -------------------------------------------------------------------
                         slack                                 68.450    

Slack (MET) :             68.450ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.076ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@581.539ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 662.051 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 581.539 - 581.539 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                    581.539   581.539 r  
                         ideal clock network latency
                                                      0.000   581.539    
                         input delay                  8.000   589.539    
    C2                                                0.000   589.539 f  reset (IN)
                         net (fo=0)                   0.000   589.539    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514   591.053 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191   592.244    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124   592.368 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536   592.904    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576   659.637    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   659.728 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495   661.222    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367   661.589 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462   662.051    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000   662.051    
                         clock uncertainty           -0.173   661.878    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524   661.354    Load_Test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        661.354    
                         arrival time                        -592.904    
  -------------------------------------------------------------------
                         slack                                 68.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.021ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.371ns (28.719%)  route 0.921ns (71.281%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.118     2.937    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.982 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.310     3.292    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.078ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.371ns (27.493%)  route 0.979ns (72.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.117     2.936    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.981 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.369     3.350    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.100ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.371ns (27.067%)  route 1.000ns (72.933%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.207     3.026    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.045     3.071 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.300     3.371    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.045%)  route 1.001ns (72.956%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.205     3.024    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.045     3.069 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.303     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.042%)  route 1.001ns (72.958%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.302     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.371ns (26.984%)  route 1.004ns (73.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.305     3.375    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.371ns (26.938%)  route 1.006ns (73.062%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.212     3.031    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.045     3.076 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.301     3.377    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.326ns (31.185%)  route 0.719ns (68.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.226     3.046    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.276    -0.276    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.276    
                         clock uncertainty            0.173    -0.103    
    SLICE_X64Y66         FDRE (Hold_fdre_C_R)         0.009    -0.094    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  3.140    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :           15  Failing Endpoints,  Worst Slack      -13.147ns,  Total Violation     -191.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.147ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.126ns  (logic 1.762ns (42.695%)  route 2.364ns (57.305%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.490  2003.123    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.124  2003.247 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.683  2003.930    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.930    
  -------------------------------------------------------------------
                         slack                                -13.147    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.039ns  (logic 1.762ns (43.618%)  route 2.277ns (56.382%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397  2003.030    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124  2003.154 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.689  2003.843    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.843    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.058ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.037ns  (logic 1.762ns (43.639%)  route 2.275ns (56.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400  2003.033    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.124  2003.157 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.684  2003.841    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.841    
  -------------------------------------------------------------------
                         slack                                -13.058    

Slack (VIOLATED) :        -13.056ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.034ns  (logic 1.762ns (43.662%)  route 2.273ns (56.338%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.397  2003.030    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.124  2003.154 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.685  2003.839    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.839    
  -------------------------------------------------------------------
                         slack                                -13.056    

Slack (VIOLATED) :        -13.046ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.025ns  (logic 1.762ns (43.761%)  route 2.264ns (56.239%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.400  2003.033    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.124  2003.157 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.673  2003.829    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.829    
  -------------------------------------------------------------------
                         slack                                -13.046    

Slack (VIOLATED) :        -13.017ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.996ns  (logic 1.762ns (44.081%)  route 2.235ns (55.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.217  2002.850    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.124  2002.974 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.827  2003.800    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.800    
  -------------------------------------------------------------------
                         slack                                -13.017    

Slack (VIOLATED) :        -12.895ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.873ns  (logic 1.762ns (45.477%)  route 2.112ns (54.523%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( 1991.522 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.220  2002.853    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.124  2002.977 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.701  2003.678    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.702  1991.522    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1991.522    
                         clock uncertainty           -0.173  1991.349    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566  1990.783    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1990.783    
                         arrival time                       -2003.677    
  -------------------------------------------------------------------
                         slack                                -12.895    

Slack (VIOLATED) :        -12.586ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.519ns  (logic 1.638ns (46.528%)  route 1.882ns (53.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.507ns = ( 1991.339 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.691  2003.323    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.519  1991.339    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X62Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000  1991.339    
                         clock uncertainty           -0.173  1991.166    
    SLICE_X62Y65         FDRE (Setup_fdre_C_R)       -0.429  1990.737    Load_Test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                       1990.737    
                         arrival time                       -2003.323    
  -------------------------------------------------------------------
                         slack                                -12.586    

Slack (VIOLATED) :        -12.584ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 1991.282 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536  2003.169    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462  1991.281    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000  1991.281    
                         clock uncertainty           -0.173  1991.109    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524  1990.585    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                       1990.585    
                         arrival time                       -2003.169    
  -------------------------------------------------------------------
                         slack                                -12.584    

Slack (VIOLATED) :        -12.584ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.365ns  (logic 1.638ns (48.663%)  route 1.727ns (51.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -2.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.564ns = ( 1991.282 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  reset (IN)
                         net (fo=0)                   0.000  1999.804    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.191  2002.509    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124  2002.633 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.536  2003.169    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.576  1988.867    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1988.958 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.495  1990.453    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.367  1990.820 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.462  1991.281    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000  1991.281    
                         clock uncertainty           -0.173  1991.109    
    SLICE_X64Y66         FDRE (Setup_fdre_C_R)       -0.524  1990.585    Load_Test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                       1990.585    
                         arrival time                       -2003.169    
  -------------------------------------------------------------------
                         slack                                -12.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.021ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.371ns (28.719%)  route 0.921ns (71.281%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.118     2.937    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.982 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.310     3.292    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.326ns (32.864%)  route 0.666ns (67.136%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.173     2.992    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.340    -0.212    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y65         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.212    
                         clock uncertainty            0.173    -0.040    
    SLICE_X64Y65         FDRE (Hold_fdre_C_R)         0.009    -0.031    Load_Test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.078ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.371ns (27.493%)  route 0.979ns (72.507%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.117     2.936    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.981 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.369     3.350    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.100ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.371ns (27.067%)  route 1.000ns (72.933%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.207     3.026    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.045     3.071 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.300     3.371    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.045%)  route 1.001ns (72.956%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.205     3.024    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.045     3.069 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.303     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.371ns (27.042%)  route 1.001ns (72.958%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.302     3.372    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.104ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.371ns (26.984%)  route 1.004ns (73.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.206     3.025    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.045     3.070 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.305     3.375    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.371ns (26.938%)  route 1.006ns (73.062%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 f  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.212     3.031    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X59Y65         LUT4 (Prop_lut4_I3_O)        0.045     3.076 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.301     3.377    Load_Test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.467    -0.084    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.173     0.088    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.271    Load_Test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.326ns (31.185%)  route 0.719ns (68.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.493     2.774    Load_Test_i/SineWave100s_0/U0/resetn
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.819 r  Load_Test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.226     3.046    Load_Test_i/SineWave100s_0/U0/count
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.851    -0.727    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.552 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.276    -0.276    Load_Test_i/SineWave100s_0/U0/clk
    SLICE_X64Y66         FDRE                                         r  Load_Test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.276    
                         clock uncertainty            0.173    -0.103    
    SLICE_X64Y66         FDRE (Hold_fdre_C_R)         0.009    -0.094    Load_Test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  3.140    





---------------------------------------------------------------------------------------------------
From Clock:  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack      -15.141ns,  Total Violation      -17.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.141ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        15.742ns  (logic 8.185ns (51.995%)  route 7.557ns (48.005%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( -1.160 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.587ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.807    -2.587    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882    -1.705 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/DOADO[1]
                         net (fo=4, routed)           0.996    -0.710    Load_Test_i/ModeloCarga_0/U0/Hzin[1]
    SLICE_X57Y71         LUT3 (Prop_lut3_I2_O)        0.149    -0.561 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.594     0.033    Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0_i_4_n_0
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.332     0.365 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.365    Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0_i_8_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.897 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.897    Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__0_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.231 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__1/O[1]
                         net (fo=18, routed)          0.642     1.874    Load_Test_i/ModeloCarga_0/U0/RESIZE[7]
    SLICE_X56Y69         LUT2 (Prop_lut2_I1_O)        0.303     2.177 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.177    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__0_i_1_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.553 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.553    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__0_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.876 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__1/O[1]
                         net (fo=2, routed)           0.733     3.609    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp_carry__1_n_6
    SLICE_X58Y70         LUT3 (Prop_lut3_I2_O)        0.335     3.944 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0_i_1/O
                         net (fo=2, routed)           0.690     4.633    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0_i_1_n_0
    SLICE_X58Y70         LUT4 (Prop_lut4_I3_O)        0.327     4.960 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.960    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0_i_5_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.361 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.361    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__0_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.695 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__1/O[1]
                         net (fo=4, routed)           0.878     6.574    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__245_carry__1_n_6
    SLICE_X60Y68         LUT3 (Prop_lut3_I1_O)        0.332     6.906 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry_i_1/O
                         net (fo=2, routed)           0.708     7.613    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry_i_1_n_0
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.331     7.944 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry_i_5/O
                         net (fo=1, routed)           0.000     7.944    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry_i_5_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.320 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry/CO[3]
                         net (fo=1, routed)           0.000     8.320    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.437 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.437    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__0_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.554 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.554    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.671    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__3/O[1]
                         net (fo=2, routed)           0.629     9.623    Load_Test_i/ModeloCarga_0/U0/s_nume_gain_b0[9]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.306     9.929 r  Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.929    Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__1_i_3_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.462 r  Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.462    Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.681 r  Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__2/O[0]
                         net (fo=2, routed)           1.687    12.368    Load_Test_i/PWM_12b_1/U0/D[10]
    SLICE_X28Y77         LUT4 (Prop_lut4_I0_O)        0.295    12.663 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.663    Load_Test_i/PWM_12b_1/U0/PWM0_carry__0_i_3_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.154 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000    13.154    Load_Test_i/PWM_12b_1/U0/p_1_in
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.420    -1.160    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism             -0.659    -1.820    
                         clock uncertainty           -0.213    -2.033    
    SLICE_X28Y77         FDRE (Setup_fdre_C_D)        0.046    -1.987    Load_Test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                -15.141    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.695ns (52.739%)  route 1.519ns (47.261%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( -1.155 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.587ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.612    -3.851    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -3.395 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.807    -2.587    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    -1.705 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/DOADO[0]
                         net (fo=5, routed)           1.519    -0.187    Load_Test_i/PWM_12b_0/U0/D[0]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.124    -0.063 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.063    Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_8_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.469 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.469    Load_Test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.626 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000     0.626    Load_Test_i/PWM_12b_0/U0/p_1_in
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.425    -1.155    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.659    -1.815    
                         clock uncertainty           -0.213    -2.028    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.046    -1.982    Load_Test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 -2.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.416ns (52.372%)  route 0.378ns (47.628%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.404    -0.224    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204    -0.020 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/DOADO[2]
                         net (fo=4, routed)           0.378     0.358    Load_Test_i/PWM_12b_0/U0/D[2]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.049     0.407 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.407    Load_Test_i/PWM_12b_0/U0/PWM0_carry_i_3_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.526 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.526    Load_Test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.570 r  Load_Test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000     0.570    Load_Test_i/PWM_12b_0/U0/p_1_in
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.819    -0.759    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism              0.275    -0.484    
                         clock uncertainty            0.213    -0.271    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.100    -0.171    Load_Test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             2.654ns  (arrival time - required time)
  Source:                 Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 1.096ns (40.555%)  route 1.607ns (59.445%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.583    -0.769    Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.404    -0.224    Load_Test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y27         RAMB18E1                                     r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.020 r  Load_Test_i/SineWave100s_0/U0/count_reg_rep/DOADO[6]
                         net (fo=4, routed)           0.338     0.318    Load_Test_i/ModeloCarga_0/U0/Hzin[6]
    SLICE_X57Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.363 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     0.363    Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__1_i_8_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.433 r  Load_Test_i/ModeloCarga_0/U0/s_denom_acc_out2__0_carry__1/O[0]
                         net (fo=18, routed)          0.466     0.898    Load_Test_i/ModeloCarga_0/U0/RESIZE[6]
    SLICE_X61Y70         LUT5 (Prop_lut5_I2_O)        0.107     1.005 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1_i_2/O
                         net (fo=2, routed)           0.067     1.073    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.192 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.192    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__1_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.232 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.232    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.272 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.272    Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__3_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.325 r  Load_Test_i/ModeloCarga_0/U0/nume_gain_b0_mul_temp__335_carry__4/O[0]
                         net (fo=2, routed)           0.221     1.545    Load_Test_i/ModeloCarga_0/U0/s_nume_gain_b0[12]
    SLICE_X60Y77         LUT2 (Prop_lut2_I0_O)        0.105     1.650 r  Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.650    Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__2_i_4_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.755 f  Load_Test_i/ModeloCarga_0/U0/s_nume_acc_out1_carry__2/O[1]
                         net (fo=2, routed)           0.515     2.270    Load_Test_i/PWM_12b_1/U0/D[11]
    SLICE_X28Y77         LUT4 (Prop_lut4_I3_O)        0.112     2.382 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.382    Load_Test_i/PWM_12b_1/U0/PWM0_carry__0_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.478 r  Load_Test_i/PWM_12b_1/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.000     2.478    Load_Test_i/PWM_12b_1/U0/p_1_in
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.763    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/C
                         clock pessimism              0.275    -0.488    
                         clock uncertainty            0.213    -0.275    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.100    -0.175    Load_Test_i/PWM_12b_1/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  2.654    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :           24  Failing Endpoints,  Worst Slack      -13.200ns,  Total Violation     -309.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :           24  Failing Endpoints,  Worst Slack      -13.200ns,  Total Violation     -309.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :           24  Failing Endpoints,  Worst Slack      -13.200ns,  Total Violation     -309.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[10]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[11]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[8]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.200ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.638ns (47.347%)  route 1.821ns (52.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.393ns = ( -1.085 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.638    11.459    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.495    -1.085    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y69         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[9]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.132    -1.217    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    -1.741    Load_Test_i/PWM_12b_1/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                -13.200    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[0]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[1]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[2]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.098ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.638ns (48.747%)  route 1.722ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( -1.082 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.539    11.359    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.498    -1.082    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y67         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[3]/C
                         clock pessimism              0.000    -1.082    
                         clock uncertainty           -0.132    -1.214    
    SLICE_X64Y67         FDRE (Setup_fdre_C_R)       -0.524    -1.738    Load_Test_i/PWM_12b_1/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                -13.098    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[4]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.638ns (49.321%)  route 1.683ns (50.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.392ns = ( -1.084 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.183    10.696    Load_Test_i/PWM_12b_1/U0/resetn
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.820 r  Load_Test_i/PWM_12b_1/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.500    11.320    Load_Test_i/PWM_12b_1/U0/count
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.576    -2.671    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.580 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.496    -1.084    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X64Y68         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/count_reg[5]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.132    -1.216    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524    -1.740    Load_Test_i/PWM_12b_1/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                -13.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.326ns (37.989%)  route 0.532ns (62.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.187     2.858    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.853    -0.726    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.132    -0.594    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.612    Load_Test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.326ns (35.745%)  route 0.586ns (64.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.241     2.912    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.854    -0.725    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y67         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism              0.000    -0.725    
                         clock uncertainty            0.132    -0.593    
    SLICE_X63Y67         FDRE (Hold_fdre_C_R)        -0.018    -0.611    Load_Test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.527ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.543%)  route 0.591ns (64.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.345     2.626    Load_Test_i/PWM_12b_0/U0/resetn
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.671 r  Load_Test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.246     2.917    Load_Test_i/PWM_12b_0/U0/count
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.546    -1.607    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.578 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.855    -0.724    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X63Y66         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X63Y66         FDRE (Hold_fdre_C_R)        -0.018    -0.610    Load_Test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  3.527    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -2.391ns,  Total Violation       -4.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_sine_current
                            (output port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 3.487ns (53.726%)  route 3.003ns (46.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.540    -3.923    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.456    -3.467 r  Load_Test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           3.003    -0.464    PWM_sine_current_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.031     2.567 r  PWM_sine_current_OBUF_inst/O
                         net (fo=0)                   0.000     2.567    PWM_sine_current
    E15                                                               r  PWM_sine_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -1.665ns  (required time - arrival time)
  Source:                 Load_Test_i/PWM_12b_1/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Load_Voltage
                            (output port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 3.489ns (60.471%)  route 2.280ns (39.529%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.655    -5.559    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -5.463 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          1.535    -3.928    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456    -3.472 r  Load_Test_i/PWM_12b_1/U0/PWM_reg/Q
                         net (fo=1, routed)           2.280    -1.191    PWM_Load_Voltage_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.033     1.841 r  PWM_Load_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     1.841    PWM_Load_Voltage
    E16                                                               r  PWM_Load_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                 -1.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_1/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Load_Voltage
                            (output port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 1.294ns (66.998%)  route 0.637ns (33.002%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.549    -0.803    Load_Test_i/PWM_12b_1/U0/clk
    SLICE_X28Y77         FDRE                                         r  Load_Test_i/PWM_12b_1/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  Load_Test_i/PWM_12b_1/U0/PWM_reg/Q
                         net (fo=1, routed)           0.637    -0.024    PWM_Load_Voltage_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.153     1.129 r  PWM_Load_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     1.129    PWM_Load_Voltage
    E16                                                               r  PWM_Load_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 Load_Test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_sine_current
                            (output port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.292ns (56.423%)  route 0.998ns (43.577%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.501    -1.378    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.352 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.800    Load_Test_i/PWM_12b_0/U0/clk
    SLICE_X51Y72         FDRE                                         r  Load_Test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  Load_Test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           0.998     0.339    PWM_sine_current_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.151     1.490 r  PWM_sine_current_OBUF_inst/O
                         net (fo=0)                   0.000     1.490    PWM_sine_current
    E15                                                               r  PWM_sine_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  1.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       66.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       66.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    

Slack (MET) :             66.118ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@83.077ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 78.467 - 83.077 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147    77.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    77.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717    78.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    78.467    
                         clock uncertainty           -0.173    78.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405    77.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         77.889    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 66.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  clk_out1_Load_Test_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack      -14.950ns,  Total Violation     -104.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    

Slack (VIOLATED) :        -14.950ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.009ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@2243.077ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@2241.068ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( 2238.467 - 2243.077 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2241.068 - 2241.068 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                   2241.068  2241.068 r  
                         ideal clock network latency
                                                      0.000  2241.068    
                         input delay                  8.000  2249.068    
    C2                                                0.000  2249.068 r  reset (IN)
                         net (fo=0)                   0.000  2249.068    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2250.581 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346  2251.927    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124  2252.051 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788  2252.839    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                   2243.077  2243.077 r  
    E3                   IBUF                         0.000  2243.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  2244.258    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  2236.522 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.147  2237.669    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081  2237.750 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.717  2238.467    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000  2238.467    
                         clock uncertainty           -0.173  2238.294    
    SLICE_X35Y66         FDCE (Recov_fdce_C_CLR)     -0.405  2237.889    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                       2237.889    
                         arrival time                       -2252.839    
  -------------------------------------------------------------------
                         slack                                -14.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X35Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X35Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.173    -1.024    
    SLICE_X35Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -1.116    Load_Test_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.116    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack      -14.566ns,  Total Violation     -101.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack      -14.566ns,  Total Violation     -101.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0
  To Clock:  clk_out2_Load_Test_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack      -14.566ns,  Total Violation     -101.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.566ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.361    -2.795    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.566    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    

Slack (VIOLATED) :        -14.524ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.638ns (43.420%)  route 2.134ns (56.580%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.610ns = ( -2.302 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  reset (IN)
                         net (fo=0)                   0.000     8.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.346    10.859    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.124    10.983 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.788    11.771    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.147    -3.100    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.081    -3.019 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.717    -2.302    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -2.302    
                         clock uncertainty           -0.132    -2.434    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    -2.753    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                -14.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_Load_Test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.326ns (25.962%)  route 0.930ns (74.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.596     2.877    Load_Test_i/clk_wiz_0/inst/resetn
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst_i_1/O
                         net (fo=16, routed)          0.334     3.256    Load_Test_i/clk_wiz_0/inst/reset_high
    SLICE_X34Y66         FDCE                                         f  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Load_Test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Load_Test_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Load_Test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.423    -1.730    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.687 r  Load_Test_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.197    Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk
    SLICE_X34Y66         FDCE                                         r  Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.000    -1.197    
                         clock uncertainty            0.132    -1.065    
    SLICE_X34Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -1.132    Load_Test_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  4.388    





