#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc4a8e04160 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fc4a8e042d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fc4a7f149b0_0 .var "in", 7 0;
v0x7fc4a7f14a80_0 .var/i "mismatch_count", 31 0;
v0x7fc4a7f14b10_0 .net "parity", 0 0, L_0x7fc4a7f15910;  1 drivers
S_0x7fc4a8e04400 .scope module, "UUT" "top_module" 2 15, 3 1 0, S_0x7fc4a8e04160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x7fc4a7f14d60 .functor XOR 1, L_0x7fc4a7f14bc0, L_0x7fc4a7f14cc0, C4<0>, C4<0>;
L_0x7fc4a7f14fb0 .functor XOR 1, L_0x7fc4a7f14d60, L_0x7fc4a7f14e90, C4<0>, C4<0>;
L_0x7fc4a7f15140 .functor XOR 1, L_0x7fc4a7f14fb0, L_0x7fc4a7f150a0, C4<0>, C4<0>;
L_0x7fc4a7f15320 .functor XOR 1, L_0x7fc4a7f15140, L_0x7fc4a7f15250, C4<0>, C4<0>;
L_0x7fc4a7f154d0 .functor XOR 1, L_0x7fc4a7f15320, L_0x7fc4a7f15430, C4<0>, C4<0>;
L_0x7fc4a7f14f30 .functor XOR 1, L_0x7fc4a7f154d0, L_0x7fc4a7f15610, C4<0>, C4<0>;
L_0x7fc4a7f15910 .functor XOR 1, L_0x7fc4a7f14f30, L_0x7fc4a7f15870, C4<0>, C4<0>;
v0x7fc4a8e045a0_0 .net *"_ivl_1", 0 0, L_0x7fc4a7f14bc0;  1 drivers
v0x7fc4a7f13eb0_0 .net *"_ivl_11", 0 0, L_0x7fc4a7f150a0;  1 drivers
v0x7fc4a7f13f70_0 .net *"_ivl_12", 0 0, L_0x7fc4a7f15140;  1 drivers
v0x7fc4a7f14020_0 .net *"_ivl_15", 0 0, L_0x7fc4a7f15250;  1 drivers
v0x7fc4a7f140b0_0 .net *"_ivl_16", 0 0, L_0x7fc4a7f15320;  1 drivers
v0x7fc4a7f141a0_0 .net *"_ivl_19", 0 0, L_0x7fc4a7f15430;  1 drivers
v0x7fc4a7f14250_0 .net *"_ivl_20", 0 0, L_0x7fc4a7f154d0;  1 drivers
v0x7fc4a7f14300_0 .net *"_ivl_23", 0 0, L_0x7fc4a7f15610;  1 drivers
v0x7fc4a7f143b0_0 .net *"_ivl_24", 0 0, L_0x7fc4a7f14f30;  1 drivers
v0x7fc4a7f144c0_0 .net *"_ivl_27", 0 0, L_0x7fc4a7f15870;  1 drivers
v0x7fc4a7f14570_0 .net *"_ivl_3", 0 0, L_0x7fc4a7f14cc0;  1 drivers
v0x7fc4a7f14620_0 .net *"_ivl_4", 0 0, L_0x7fc4a7f14d60;  1 drivers
v0x7fc4a7f146d0_0 .net *"_ivl_7", 0 0, L_0x7fc4a7f14e90;  1 drivers
v0x7fc4a7f14780_0 .net *"_ivl_8", 0 0, L_0x7fc4a7f14fb0;  1 drivers
v0x7fc4a7f14830_0 .net "in", 7 0, v0x7fc4a7f149b0_0;  1 drivers
v0x7fc4a7f148e0_0 .net "parity", 0 0, L_0x7fc4a7f15910;  alias, 1 drivers
L_0x7fc4a7f14bc0 .part v0x7fc4a7f149b0_0, 0, 1;
L_0x7fc4a7f14cc0 .part v0x7fc4a7f149b0_0, 1, 1;
L_0x7fc4a7f14e90 .part v0x7fc4a7f149b0_0, 2, 1;
L_0x7fc4a7f150a0 .part v0x7fc4a7f149b0_0, 3, 1;
L_0x7fc4a7f15250 .part v0x7fc4a7f149b0_0, 4, 1;
L_0x7fc4a7f15430 .part v0x7fc4a7f149b0_0, 5, 1;
L_0x7fc4a7f15610 .part v0x7fc4a7f149b0_0, 6, 1;
L_0x7fc4a7f15870 .part v0x7fc4a7f149b0_0, 7, 1;
    .scope S_0x7fc4a8e04160;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %pushi/vec4 36, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 24 "$display", "Mismatch at index 0: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b00100100, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 29 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 36 "$display", "Mismatch at index 1: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b10000001, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 41 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 48 "$display", "Mismatch at index 2: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b00001001, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 53 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 60 "$display", "Mismatch at index 3: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b01100011, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 65 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 72 "$display", "Mismatch at index 4: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b00001101, v0x7fc4a7f14b10_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 77 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 141, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 84 "$display", "Mismatch at index 5: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b10001101, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 89 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 96 "$display", "Mismatch at index 6: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b01100101, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 101 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 108 "$display", "Mismatch at index 7: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b00010010, v0x7fc4a7f14b10_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 113 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fc4a7f149b0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fc4a7f14b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 120 "$display", "Mismatch at index 8: Inputs = [%b], Generated = [%b], Reference = [%b]", 8'b00000001, v0x7fc4a7f14b10_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fc4a7f14a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4a7f14a80_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 125 "$display", "Test 8 passed!" {0 0 0};
T_0.17 ;
    %load/vec4 v0x7fc4a7f14a80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 129 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 131 "$display", "%0d mismatches out of %0d total tests.", v0x7fc4a7f14a80_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_0.19 ;
    %vpi_call 2 132 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Reduction_0_tb.v";
    "least-to-most/modules/Reduction.v";
