//-----------------------------------------------------------------------------
//
// (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
//-----------------------------------------------------------------------------
//
// Project    : The Xilinx PCI Express DMA 
// File       : board.v
// Version    : 5.0
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//
// Project    : Ultrascale FPGA Gen3 Integrated Block for PCI Express
// File       : board.v
// Version    : 4.0
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
//
// Description: Top level testbench
//
//------------------------------------------------------------------------------

`timescale 1ps/1ps
`include "board_common.vh"
`define SIMULATION

module board;

  parameter          REF_CLK_FREQ       = 0 ;      // 0 - 100 MHz, 1 - 125 MHz,  2 - 250 MHz




  localparam         REF_CLK_HALF_CYCLE = (REF_CLK_FREQ == 0) ? 5000 :
                                          (REF_CLK_FREQ == 1) ? 4000 :
                                          (REF_CLK_FREQ == 2) ? 2000 : 0;
  localparam   [2:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE = 3'b011;
  `ifdef LINKWIDTH
  localparam   [4:0] LINK_WIDTH = 5'd`LINKWIDTH;
  `else
  localparam   [4:0] LINK_WIDTH = 5'd16;
  `endif
  `ifdef LINKSPEED
  localparam   [2:0] LINK_SPEED = 3'h`LINKSPEED;
  `else
  localparam   [2:0] LINK_SPEED = 3'h4;
  `endif



//  defparam board.EP.qdma_0_i.inst.pcie4_ip_i.inst.PL_SIM_FAST_LINK_TRAINING=2'h3;


  localparam EXT_PIPE_SIM = "FALSE";

  integer            i;

  // System-level clock and reset
  reg                sys_rst_n;

  wire               ep_sys_clk;
  wire               rp_sys_clk;
  wire               ep_sys_clk_p;
  wire               ep_sys_clk_n;
  wire               rp_sys_clk_p;
  wire               rp_sys_clk_n;



  //
  // PCI-Express Serial Interconnect
  //

  wire  [(LINK_WIDTH-1):0]  ep_pci_exp_txn;
  wire  [(LINK_WIDTH-1):0]  ep_pci_exp_txp;
  wire  [(LINK_WIDTH-1):0]  rp_pci_exp_txn;
  wire  [(LINK_WIDTH-1):0]  rp_pci_exp_txp;

  wire  [7:0] rp_txn;
  wire  [7:0] rp_txp;



  //------------------------------------------------------------------------------//
  // Generate system clock
  //------------------------------------------------------------------------------//
  sys_clk_gen_ds # (
    .halfcycle(REF_CLK_HALF_CYCLE),
    .offset(0)
  )
  CLK_GEN_RP (
    .sys_clk_p(rp_sys_clk_p),
    .sys_clk_n(rp_sys_clk_n)
  );

  sys_clk_gen_ds # (
    .halfcycle(REF_CLK_HALF_CYCLE),
    .offset(0)
  )
  CLK_GEN_EP (
    .sys_clk_p(ep_sys_clk_p),
    .sys_clk_n(ep_sys_clk_n)
  );



  //------------------------------------------------------------------------------//
  // Generate system-level reset
  //------------------------------------------------------------------------------//
  parameter ON=3, OFF=4, UNIQUE=32, UNIQUE0=64, PRIORITY=128;
/*
  initial begin
    `ifndef XILINX_SIMULATOR
    // Disable UNIQUE, UNIQUE0, and PRIORITY analysis during reset because signal can be at unknown value during reset
    $assertcontrol( OFF , UNIQUE | UNIQUE0 | PRIORITY);
    `endif

    $display("[%t] : System Reset Is Asserted...", $realtime);
    sys_rst_n = 1'b0;
    repeat (500) @(posedge rp_sys_clk_p);
    $display("[%t] : System Reset Is De-asserted...", $realtime);
    sys_rst_n = 1'b1;

    `ifndef XILINX_SIMULATOR
    // Re-enable UNIQUE, UNIQUE0, and PRIORITY analysis
    $assertcontrol( ON , UNIQUE | UNIQUE0 | PRIORITY);
    `endif
  end
 */
  //------------------------------------------------------------------------------//

  //------------------------------------------------------------------------------//
  // EndPoint DUT with PIO Slave
  //------------------------------------------------------------------------------//
  //
  // PCI-Express Endpoint Instance
  //


//  xilinx_qdma_pcie_ep
   xilinx_qdma_ep_sim_wrapper
   EP (
    // SYS Inteface
//    .sys_clk_n(ep_sys_clk_n),
//    .sys_clk_p(ep_sys_clk_p),
//    .sys_rst_n(sys_rst_n),
    . gt_refclk0_0_clk_n (ep_sys_clk_n),
    . gt_refclk0_0_clk_p (ep_sys_clk_p),


//    .led_0(led_0),
//    .led_1(led_1),
//    .led_2(led_2),

    // PCI-Express Serial Interface
    .PCIE0_GT_0_gtx_n(ep_pci_exp_txn),
    .PCIE0_GT_0_gtx_p(ep_pci_exp_txp),
    .PCIE0_GT_0_grx_n(rp_pci_exp_txn),
    .PCIE0_GT_0_grx_p(rp_pci_exp_txp)
       
//    .pci_exp_txn(ep_pci_exp_txn),
//    .pci_exp_txp(ep_pci_exp_txp),
//    .pci_exp_rxn(rp_pci_exp_txn),
//    .pci_exp_rxp(rp_pci_exp_txp)

  );




  //------------------------------------------------------------------------------//
  // Simulation Root Port Model
  // (Comment out this module to interface EndPoint with BFM)
  //------------------------------------------------------------------------------//
  //
  // PCI-Express Model Root Port Instance
  //

  xilinx_pcie4_uscale_rp
  #(
     .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(PF0_DEV_CAP_MAX_PAYLOAD_SIZE)
//    .C_DATA_WIDTH (256)
     //ONLY FOR RP
  ) RP (

    // SYS Inteface
    .sys_clk_n(rp_sys_clk_n),
    .sys_clk_p(rp_sys_clk_p),
    .sys_rst_n                  ( sys_rst_n ),
    // PCI-Express Serial Interface
    .pci_exp_txn(rp_pci_exp_txn),
    .pci_exp_txp(rp_pci_exp_txp),
    .pci_exp_rxn(ep_pci_exp_txn),
    .pci_exp_rxp(ep_pci_exp_txp)

  );

  initial begin

    if ($test$plusargs ("dump_all")) begin

  `ifdef NCV // Cadence TRN dump

      $recordsetup("design=board",
                   "compress",
                   "wrapsize=100M",
                   "version=1",
                   "run=1");
      $recordvars();

  `elsif VCS //Synopsys VPD dump

      $vcdplusfile("board.vpd");
      $vcdpluson;
      $vcdplusglitchon;
      $vcdplusflush;

  `else

      // Verilog VC dump
      $dumpfile("board.vcd");
      $dumpvars(0, board);

  `endif

    end

  end


 // Versal simulation setup
   reg lpdcpmtopswclk;
initial begin
    lpdcpmtopswclk = 0;
    forever #(500) lpdcpmtopswclk = ~lpdcpmtopswclk;
end

initial begin
// Create the PS-VIP clock
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.versal_cips_ps_vip_clk = lpdcpmtopswclk;
 
// Create clocks for the CPM LPD domain to NOC clock (lpdcpmtopswclk)
// Set the frequency based on GUI selection.
//initial begin
//    lpdcpmtopswclk = 0;
//    forever #(500) lpdcpmtopswclk = ~lpdcpmtopswclk;
//end
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.lpdcpmtopswclk = lpdcpmtopswclk;
 
// Set VIP PL output clocks based on GUI selection
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_clock(0,250);
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_clock(1,250);
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_clock(2,250);
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_clock(3,250);
 
// Enable CPM PS AXI to PS NOC AXI routing (both AXI MM 0 and AXI MM 1)
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.set_routing_config("CPMPSAXI0","PSNOCPCIAXI0",1);
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.set_routing_config("CPMPSAXI1","PSNOCPCIAXI1",1);
 
// Assert PCIe reset
$display("[%t] : System Reset Is Asserted...", $realtime);
// Root Port reset assert
sys_rst_n = 1'b0;
// Endpoint reset assert based on GUI selection for each controller
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.perst0n = 1'b0;
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.perst1n = 1'b0;
// Assert VIP PL output resets based on GUI Selection
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_reset(4'h0);
// POR reset is the master reset for the PS Simulation Model. Deserting will enable the PS-VIP.
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.por_reset(0);
 
// Release resets after some delay
repeat (500) @(posedge rp_sys_clk_p);
$display("[%t] : System Reset Is De-asserted...", $realtime);
// Root port reset release
sys_rst_n = 1'b1;
// Endpoint reset release based on GIU selection.
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.perst0n = 1'b1;
force board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.perst1n = 1'b1;
// Release reset on the PL
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.pl_gen_reset(4'hF);
// Release reset on the PS-VIP
board.EP.xilinx_qdma_ep_i.i_design_1_wrapper.design_1_i.versal_cips_0.inst.PS9_VIP_inst.inst.por_reset(1);
end
   

endmodule // BOARD
