

================================================================
== Vivado HLS Report for 'Sobel_1'
================================================================
* Date:           Wed Jun  3 20:20:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.869|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083934|  2083934|  2083934|  2083934|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+---------+---------+---------+
        |                    |          |      Latency      |      Interval     | Pipeline|
        |      Instance      |  Module  |   min   |   max   |   min   |   max   |   Type  |
        +--------------------+----------+---------+---------+---------+---------+---------+
        |grp_Filter2D_fu_52  |Filter2D  |  2083933|  2083933|  2083933|  2083933|   none  |
        +--------------------+----------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      4|     265|   1017|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      4|     270|   1070|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+------+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------+----------+---------+-------+-----+------+-----+
    |grp_Filter2D_fu_52  |Filter2D  |        3|      4|  265|  1017|    0|
    +--------------------+----------+---------+-------+-----+------+-----+
    |Total               |          |        3|      4|  265|  1017|    0|
    +--------------------+----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |p_dst_data_stream_V_write  |   9|          2|    1|          2|
    |p_src_data_stream_V_read   |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  51|         11|    5|         11|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  2|   0|    2|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |grp_Filter2D_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                   |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  5|   0|    5|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Sobel.1       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Sobel.1       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Sobel.1       | return value |
|start_out                    | out |    1| ap_ctrl_hs |       Sobel.1       | return value |
|start_write                  | out |    1| ap_ctrl_hs |       Sobel.1       | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |   16|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

