// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s_HH_
#define _dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s.h"

namespace ap_rtl {

struct dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<12> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;


    // Module declarations
    dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s);

    ~dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s* grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_lv<5> > i_in_0_reg_996;
    sc_signal< sc_lv<1> > icmp_ln36_fu_1139_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op298;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_in_fu_1145_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > trunc_ln356_fu_1151_p1;
    sc_signal< sc_lv<4> > trunc_ln356_reg_3180;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_3824;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_done;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_3829;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_3834;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_3839;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_3844;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_3849;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_3854;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_3859;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_3864;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_3869;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_3874;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_3879;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_3884;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_3889;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_3894;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_3899;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_return_15;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_start_reg;
    sc_signal< sc_lv<12> > data_120_V_fu_412;
    sc_signal< sc_lv<12> > data_121_V_fu_416;
    sc_signal< sc_lv<12> > data_122_V_fu_420;
    sc_signal< sc_lv<12> > data_123_V_fu_424;
    sc_signal< sc_lv<12> > data_124_V_fu_428;
    sc_signal< sc_lv<12> > data_125_V_fu_432;
    sc_signal< sc_lv<12> > data_126_V_fu_436;
    sc_signal< sc_lv<12> > data_127_V_fu_440;
    sc_signal< sc_lv<12> > data_120_V_1_fu_444;
    sc_signal< sc_lv<12> > data_121_V_1_fu_448;
    sc_signal< sc_lv<12> > data_122_V_1_fu_452;
    sc_signal< sc_lv<12> > data_123_V_1_fu_456;
    sc_signal< sc_lv<12> > data_124_V_1_fu_460;
    sc_signal< sc_lv<12> > data_125_V_1_fu_464;
    sc_signal< sc_lv<12> > data_126_V_1_fu_468;
    sc_signal< sc_lv<12> > data_127_V_1_fu_472;
    sc_signal< sc_lv<12> > data_120_V_2_fu_476;
    sc_signal< sc_lv<12> > data_121_V_2_fu_480;
    sc_signal< sc_lv<12> > data_122_V_2_fu_484;
    sc_signal< sc_lv<12> > data_123_V_2_fu_488;
    sc_signal< sc_lv<12> > data_124_V_2_fu_492;
    sc_signal< sc_lv<12> > data_125_V_2_fu_496;
    sc_signal< sc_lv<12> > data_126_V_2_fu_500;
    sc_signal< sc_lv<12> > data_127_V_2_fu_504;
    sc_signal< sc_lv<12> > data_120_V_3_fu_508;
    sc_signal< sc_lv<12> > data_121_V_3_fu_512;
    sc_signal< sc_lv<12> > data_122_V_3_fu_516;
    sc_signal< sc_lv<12> > data_123_V_3_fu_520;
    sc_signal< sc_lv<12> > data_124_V_3_fu_524;
    sc_signal< sc_lv<12> > data_125_V_3_fu_528;
    sc_signal< sc_lv<12> > data_126_V_3_fu_532;
    sc_signal< sc_lv<12> > data_127_V_3_fu_536;
    sc_signal< sc_lv<12> > data_120_V_4_fu_540;
    sc_signal< sc_lv<12> > data_121_V_4_fu_544;
    sc_signal< sc_lv<12> > data_122_V_4_fu_548;
    sc_signal< sc_lv<12> > data_123_V_4_fu_552;
    sc_signal< sc_lv<12> > data_124_V_4_fu_556;
    sc_signal< sc_lv<12> > data_125_V_4_fu_560;
    sc_signal< sc_lv<12> > data_126_V_4_fu_564;
    sc_signal< sc_lv<12> > data_127_V_4_fu_568;
    sc_signal< sc_lv<12> > data_120_V_5_fu_572;
    sc_signal< sc_lv<12> > data_121_V_5_fu_576;
    sc_signal< sc_lv<12> > data_122_V_5_fu_580;
    sc_signal< sc_lv<12> > data_123_V_5_fu_584;
    sc_signal< sc_lv<12> > data_124_V_5_fu_588;
    sc_signal< sc_lv<12> > data_125_V_5_fu_592;
    sc_signal< sc_lv<12> > data_126_V_5_fu_596;
    sc_signal< sc_lv<12> > data_127_V_5_fu_600;
    sc_signal< sc_lv<12> > data_120_V_6_fu_604;
    sc_signal< sc_lv<12> > data_121_V_6_fu_608;
    sc_signal< sc_lv<12> > data_122_V_6_fu_612;
    sc_signal< sc_lv<12> > data_123_V_6_fu_616;
    sc_signal< sc_lv<12> > data_124_V_6_fu_620;
    sc_signal< sc_lv<12> > data_125_V_6_fu_624;
    sc_signal< sc_lv<12> > data_126_V_6_fu_628;
    sc_signal< sc_lv<12> > data_127_V_6_fu_632;
    sc_signal< sc_lv<12> > data_120_V_7_fu_636;
    sc_signal< sc_lv<12> > data_121_V_7_fu_640;
    sc_signal< sc_lv<12> > data_122_V_7_fu_644;
    sc_signal< sc_lv<12> > data_123_V_7_fu_648;
    sc_signal< sc_lv<12> > data_124_V_7_fu_652;
    sc_signal< sc_lv<12> > data_125_V_7_fu_656;
    sc_signal< sc_lv<12> > data_126_V_7_fu_660;
    sc_signal< sc_lv<12> > data_127_V_7_fu_664;
    sc_signal< sc_lv<12> > data_120_V_8_fu_668;
    sc_signal< sc_lv<12> > data_121_V_8_fu_672;
    sc_signal< sc_lv<12> > data_122_V_8_fu_676;
    sc_signal< sc_lv<12> > data_123_V_8_fu_680;
    sc_signal< sc_lv<12> > data_124_V_8_fu_684;
    sc_signal< sc_lv<12> > data_125_V_8_fu_688;
    sc_signal< sc_lv<12> > data_126_V_8_fu_692;
    sc_signal< sc_lv<12> > data_127_V_8_fu_696;
    sc_signal< sc_lv<12> > data_120_V_9_fu_700;
    sc_signal< sc_lv<12> > data_121_V_9_fu_704;
    sc_signal< sc_lv<12> > data_122_V_9_fu_708;
    sc_signal< sc_lv<12> > data_123_V_9_fu_712;
    sc_signal< sc_lv<12> > data_124_V_9_fu_716;
    sc_signal< sc_lv<12> > data_125_V_9_fu_720;
    sc_signal< sc_lv<12> > data_126_V_9_fu_724;
    sc_signal< sc_lv<12> > data_127_V_9_fu_728;
    sc_signal< sc_lv<12> > data_120_V_10_fu_732;
    sc_signal< sc_lv<12> > data_121_V_10_fu_736;
    sc_signal< sc_lv<12> > data_122_V_10_fu_740;
    sc_signal< sc_lv<12> > data_123_V_10_fu_744;
    sc_signal< sc_lv<12> > data_124_V_10_fu_748;
    sc_signal< sc_lv<12> > data_125_V_10_fu_752;
    sc_signal< sc_lv<12> > data_126_V_10_fu_756;
    sc_signal< sc_lv<12> > data_127_V_10_fu_760;
    sc_signal< sc_lv<12> > data_120_V_11_fu_764;
    sc_signal< sc_lv<12> > data_121_V_11_fu_768;
    sc_signal< sc_lv<12> > data_122_V_11_fu_772;
    sc_signal< sc_lv<12> > data_123_V_11_fu_776;
    sc_signal< sc_lv<12> > data_124_V_11_fu_780;
    sc_signal< sc_lv<12> > data_125_V_11_fu_784;
    sc_signal< sc_lv<12> > data_126_V_11_fu_788;
    sc_signal< sc_lv<12> > data_127_V_11_fu_792;
    sc_signal< sc_lv<12> > data_120_V_12_fu_796;
    sc_signal< sc_lv<12> > data_121_V_12_fu_800;
    sc_signal< sc_lv<12> > data_122_V_12_fu_804;
    sc_signal< sc_lv<12> > data_123_V_12_fu_808;
    sc_signal< sc_lv<12> > data_124_V_12_fu_812;
    sc_signal< sc_lv<12> > data_125_V_12_fu_816;
    sc_signal< sc_lv<12> > data_126_V_12_fu_820;
    sc_signal< sc_lv<12> > data_127_V_12_fu_824;
    sc_signal< sc_lv<12> > data_120_V_13_fu_828;
    sc_signal< sc_lv<12> > data_121_V_13_fu_832;
    sc_signal< sc_lv<12> > data_122_V_13_fu_836;
    sc_signal< sc_lv<12> > data_123_V_13_fu_840;
    sc_signal< sc_lv<12> > data_124_V_13_fu_844;
    sc_signal< sc_lv<12> > data_125_V_13_fu_848;
    sc_signal< sc_lv<12> > data_126_V_13_fu_852;
    sc_signal< sc_lv<12> > data_127_V_13_fu_856;
    sc_signal< sc_lv<12> > data_120_V_14_fu_860;
    sc_signal< sc_lv<12> > data_121_V_14_fu_864;
    sc_signal< sc_lv<12> > data_122_V_14_fu_868;
    sc_signal< sc_lv<12> > data_123_V_14_fu_872;
    sc_signal< sc_lv<12> > data_124_V_14_fu_876;
    sc_signal< sc_lv<12> > data_125_V_14_fu_880;
    sc_signal< sc_lv<12> > data_126_V_14_fu_884;
    sc_signal< sc_lv<12> > data_127_V_14_fu_888;
    sc_signal< sc_lv<12> > data_120_V_15_fu_892;
    sc_signal< sc_lv<12> > data_121_V_15_fu_896;
    sc_signal< sc_lv<12> > data_122_V_15_fu_900;
    sc_signal< sc_lv<12> > data_123_V_15_fu_904;
    sc_signal< sc_lv<12> > data_124_V_15_fu_908;
    sc_signal< sc_lv<12> > data_125_V_15_fu_912;
    sc_signal< sc_lv<12> > data_126_V_15_fu_916;
    sc_signal< sc_lv<12> > data_127_V_15_fu_920;
    sc_signal< sc_logic > io_acc_block_signal_op591;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_start();
    void thread_i_in_fu_1145_p2();
    void thread_icmp_ln36_fu_1139_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op298();
    void thread_io_acc_block_signal_op591();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln356_fu_1151_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
