

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out'
================================================================
* Date:           Thu Sep 12 16:27:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1153|     1153|  5.765 us|  5.765 us|  1153|  1153|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS  |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
        |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS  |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3  |     1152|     1152|        36|          -|          -|    32|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       96|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       18|      174|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      106|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       48|      376|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS  |        0|   0|  9|  87|    0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76  |C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS  |        0|   0|  9|  87|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+
    |Total                                                         |                                                    |        0|   0| 18| 174|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1043_fu_119_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln1044_fu_177_p2             |         +|   0|  0|  12|           5|           1|
    |c3_1_fu_172_p2                   |         +|   0|  0|   9|           2|           1|
    |and_ln1043_fu_146_p2             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1043_fu_113_p2            |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln1044_fu_128_p2            |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln1047_fu_140_p2            |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln1049_fu_166_p2            |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln1044_fu_152_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln1044_1_fu_183_p3        |    select|   0|  0|   5|           1|           1|
    |select_ln1044_fu_158_p3          |    select|   0|  0|   2|           1|           1|
    |xor_ln1043_fu_134_p2             |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  96|          35|          26|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |c3_fu_64                                 |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_read  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_din     |   9|          2|  128|        256|
    |fifo_C_drain_C_drain_IO_L2_out_0_write   |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L2_out_1_read    |   9|          2|    1|          2|
    |indvar_flatten35_fu_68                   |   9|          2|    5|         10|
    |indvar_flatten46_fu_72                   |   9|          2|    6|         12|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 106|         23|  147|        297|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                   | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1043_reg_228                                                         |  6|   0|    6|          0|
    |ap_CS_fsm                                                                  |  3|   0|    3|          0|
    |ap_done_reg                                                                |  1|   0|    1|          0|
    |c3_fu_64                                                                   |  2|   0|    2|          0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1044_reg_233                                                        |  1|   0|    1|          0|
    |icmp_ln1049_reg_243                                                        |  1|   0|    1|          0|
    |indvar_flatten35_fu_68                                                     |  5|   0|    5|          0|
    |indvar_flatten46_fu_72                                                     |  6|   0|    6|          0|
    |select_ln1044_reg_238                                                      |  2|   0|    2|          0|
    |start_once_reg                                                             |  1|   0|    1|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                      | 30|   0|   30|          0|
    +---------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|start_full_n                                       |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|start_out                                          |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|start_write                                        |  out|    1|  ap_ctrl_hs|                   C_drain_IO_L2_out|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_dout              |   in|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_num_data_valid    |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_fifo_cap          |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_empty_n           |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_read              |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_din               |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_num_data_valid    |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_fifo_cap          |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_full_n            |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_write             |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

