Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Mar 23 20:43:38 2024
| Host         : icpc running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file ./checkpoint/sta_summary.rpt
| Design       : mcu_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (597)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1682)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (597)
--------------------------
 There are 597 register/latch pins with no clock driven by root clock pin: u_fpga_platform/u_lsi/outclk1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1682)
---------------------------------------------------
 There are 1682 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.091        0.000                      0                15905        0.096        0.000                      0                15905        5.750        0.000                       0                  7007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
hse                                  {0.000 12.500}       25.000          40.000          
jtag_tck                             {0.000 100.000}      200.000         5.000           
u_fpga_platform/u_pll0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_pll_50m                   {0.000 12.500}       25.000          40.000          
  clk_out2_pll_50m                   {0.000 10.000}       20.000          50.000          
  clk_out3_pll_50m                   {0.000 6.250}        12.500          80.000          
  clkfbout_pll_50m                   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hse                                       23.078        0.000                      0                   10        0.113        0.000                      0                   10       12.000        0.000                       0                     6  
jtag_tck                                  97.549        0.000                      0                  444        0.139        0.000                      0                  444       99.500        0.000                       0                   328  
u_fpga_platform/u_pll0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_50m                         1.091        0.000                      0                11136        0.096        0.000                      0                11136       12.000        0.000                       0                  6211  
  clk_out2_pll_50m                        13.018        0.000                      0                  785        0.126        0.000                      0                  785        9.500        0.000                       0                   451  
  clk_out3_pll_50m                         8.396        0.000                      0                    5        0.249        0.000                      0                    5        5.750        0.000                       0                     7  
  clkfbout_pll_50m                                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_50m   clk_out1_pll_50m        16.434        0.000                      0                 3074        0.379        0.000                      0                 3074  
**async_default**  clk_out2_pll_50m   clk_out2_pll_50m        17.294        0.000                      0                  170        0.375        0.000                      0                  170  
**async_default**  jtag_tck           jtag_tck                93.632        0.000                      0                  281        1.111        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hse
  To Clock:  hse

Setup :            0  Failing Endpoints,  Worst Slack       23.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.078ns  (required time - arrival time)
  Source:                 u_fpga_platform/pll_locked_cnt_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (hse rise@25.000ns - hse rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.587ns (34.158%)  route 1.131ns (65.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 27.174 - 25.000 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.950     2.380    u_fpga_platform/CLK
    SLICE_X107Y84        FDPE                                         r  u_fpga_platform/pll_locked_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDPE (Prop_fdpe_C_Q)         0.348     2.728 r  u_fpga_platform/pll_locked_cnt_reg[3]/Q
                         net (fo=3, routed)           0.679     3.406    u_fpga_platform/pll_locked_cnt_reg[3]
    SLICE_X107Y84        LUT5 (Prop_lut5_I0_O)        0.239     3.645 r  u_fpga_platform/pll_locked_cnt[3]_i_1/O
                         net (fo=4, routed)           0.453     4.098    u_fpga_platform/pll_locked_cnt[3]_i_1_n_0
    SLICE_X107Y84        FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)       25.000    25.000 r  
    U18                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.363    26.363 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.810    27.174    u_fpga_platform/CLK
    SLICE_X107Y84        FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
                         clock pessimism              0.206    27.380    
                         clock uncertainty           -0.035    27.344    
    SLICE_X107Y84        FDCE (Setup_fdce_C_CE)      -0.168    27.176    u_fpga_platform/pll_locked_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         27.176    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                 23.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_fpga_platform/pll_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_d_reg/D
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hse rise@0.000ns - hse rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.016%)  route 0.125ns (46.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.478     0.744    u_fpga_platform/CLK
    SLICE_X106Y84        FDCE                                         r  u_fpga_platform/pll_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDCE (Prop_fdce_C_Q)         0.141     0.885 r  u_fpga_platform/pll_locked_reg/Q
                         net (fo=3, routed)           0.125     1.010    u_fpga_platform/pll_locked__0
    SLICE_X106Y83        FDCE                                         r  u_fpga_platform/pll_locked_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.592     1.046    u_fpga_platform/CLK
    SLICE_X106Y83        FDCE                                         r  u_fpga_platform/pll_locked_d_reg/C
                         clock pessimism             -0.219     0.827    
    SLICE_X106Y83        FDCE (Hold_fdce_C_D)         0.070     0.897    u_fpga_platform/pll_locked_d_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hse
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X107Y84  u_fpga_platform/pll_locked_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X107Y84  u_fpga_platform/pll_locked_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X107Y84  u_fpga_platform/pll_locked_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       97.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.549ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.866ns (35.091%)  route 1.602ns (64.909%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 104.960 - 100.000 ) 
    Source Clock Delay      (SCD):    5.574ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.197 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.377     5.574    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X37Y77         FDPE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDPE (Prop_fdpe_C_Q)         0.379     5.953 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6_reg/Q
                         net (fo=10, routed)          0.720     6.673    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P6eoz6
    SLICE_X38Y76         LUT5 (Prop_lut5_I1_O)        0.118     6.791 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4/O
                         net (fo=1, routed)           0.359     7.150    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I5_O)        0.264     7.414 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2/O
                         net (fo=1, routed)           0.522     7.937    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I0_O)        0.105     8.042 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.042    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X38Y77         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    V12                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         1.411   101.411 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.246   103.657    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.734 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.226   104.960    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X38Y77         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.590   105.550    
                         clock uncertainty           -0.035   105.515    
    SLICE_X38Y77         FDCE (Setup_fdce_C_D)        0.076   105.591    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                        105.591    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 97.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1izz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2izz6_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.660 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.548     2.208    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X37Y71         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1izz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     2.349 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1izz6_reg/Q
                         net (fo=1, routed)           0.086     2.435    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D1izz6
    SLICE_X36Y71         LUT5 (Prop_lut5_I3_O)        0.045     2.480 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2izz6_i_1/O
                         net (fo=1, routed)           0.000     2.480    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aoh8v6
    SLICE_X36Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2izz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.063 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.814     2.877    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2izz6_reg/C
                         clock pessimism             -0.656     2.221    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120     2.341    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/U2izz6_reg
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_tck
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X44Y67   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X44Y67   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  u_fpga_platform/u_pll0/inst/clk_in1
  To Clock:  u_fpga_platform/u_pll0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_fpga_platform/u_pll0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        1.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        23.498ns  (logic 6.122ns (26.053%)  route 17.376ns (73.947%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=3 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.471ns = ( 22.529 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        1.608    -1.847    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X54Y107        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.433    -1.414 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.663    -0.751    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in9_in[1]
    SLICE_X51Y105        LUT2 (Prop_lut2_I0_O)        0.105    -0.646 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_i_6/O
                         net (fo=1, routed)           0.000    -0.646    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_i_6_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.189 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.189    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzioz6_reg_i_2_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.091 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yk9g07_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    -0.091    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yk9g07_reg_i_11_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.007 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.007    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.105 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.105    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.203 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     0.203    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_13_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.468 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_14/O[1]
                         net (fo=1, routed)           0.485     0.954    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[21]
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.694     1.648 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.648    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_8_n_0
    SLICE_X50Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.905 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nky917_reg_i_2/O[1]
                         net (fo=16, routed)          1.306     3.211    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in666_in
    SLICE_X56Y91         LUT3 (Prop_lut3_I2_O)        0.264     3.475 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_571/O
                         net (fo=13, routed)          0.897     4.372    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_571_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.267     4.639 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_675/O
                         net (fo=1, routed)           0.205     4.845    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_675_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I1_O)        0.105     4.950 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_423/O
                         net (fo=1, routed)           0.356     5.305    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_423_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I4_O)        0.105     5.410 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_169/O
                         net (fo=2, routed)           0.706     6.116    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_169_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I5_O)        0.105     6.221 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_78/O
                         net (fo=1, routed)           0.466     6.687    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_78_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.105     6.792 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_46/O
                         net (fo=6, routed)           1.097     7.890    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_46_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I0_O)        0.105     7.995 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_27/O
                         net (fo=7, routed)           0.629     8.624    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_27_n_0
    SLICE_X89Y82         LUT2 (Prop_lut2_I1_O)        0.126     8.750 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_20/O
                         net (fo=1, routed)           0.710     9.459    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_20_n_0
    SLICE_X88Y82         LUT6 (Prop_lut6_I2_O)        0.267     9.726 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_12/O
                         net (fo=2, routed)           0.838    10.564    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_12_n_0
    SLICE_X86Y83         LUT6 (Prop_lut6_I1_O)        0.105    10.669 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6/O
                         net (fo=1, routed)           0.693    11.362    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6_n_0
    SLICE_X80Y88         LUT6 (Prop_lut6_I1_O)        0.105    11.467 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_3/O
                         net (fo=10, routed)          1.228    12.695    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X61Y109        LUT5 (Prop_lut5_I4_O)        0.108    12.803 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mi5nz6_i_4/O
                         net (fo=2, routed)           0.487    13.289    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mi5nz6_i_4_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I1_O)        0.267    13.556 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_6/O
                         net (fo=3, routed)           0.543    14.100    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_6_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.205 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_6/O
                         net (fo=3, routed)           0.483    14.687    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_6_n_0
    SLICE_X62Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.792 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kr0t07_i_7/O
                         net (fo=4, routed)           0.629    15.421    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kr0t07_i_7_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I1_O)        0.105    15.526 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kr0t07_i_4/O
                         net (fo=96, routed)          0.904    16.431    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3onv6
    SLICE_X38Y105        LUT6 (Prop_lut6_I0_O)        0.105    16.536 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yyvnz6_i_4/O
                         net (fo=16, routed)          0.770    17.305    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yyvnz6_i_4_n_0
    SLICE_X44Y103        LUT3 (Prop_lut3_I2_O)        0.108    17.413 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hd6oz6_i_5/O
                         net (fo=3, routed)           0.575    17.989    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tao7v6
    SLICE_X44Y95         LUT6 (Prop_lut6_I5_O)        0.267    18.256 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5xzz6_i_5/O
                         net (fo=11, routed)          0.549    18.805    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5xzz6_i_5_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I4_O)        0.105    18.910 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_23/O
                         net (fo=1, routed)           0.204    19.114    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_23_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.105    19.219 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_18/O
                         net (fo=23, routed)          0.949    20.168    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_18_n_0
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.108    20.276 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_i_8/O
                         net (fo=10, routed)          0.676    20.953    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_i_8_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.267    21.220 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2/O
                         net (fo=1, routed)           0.326    21.546    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_2_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.105    21.651 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_i_1/O
                         net (fo=1, routed)           0.000    21.651    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Loj8v6
    SLICE_X38Y91         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        1.235    22.529    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X38Y91         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_reg/C
                         clock pessimism              0.264    22.792    
                         clock uncertainty           -0.122    22.670    
    SLICE_X38Y91         FDCE (Setup_fdce_C_D)        0.072    22.742    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/My4nz6_reg
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -21.651    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfezz6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.228%)  route 0.274ns (56.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        0.542    -0.907    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X50Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.743 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfezz6_reg/Q
                         net (fo=3, routed)           0.274    -0.468    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfezz6
    SLICE_X46Y70         LUT6 (Prop_lut6_I4_O)        0.045    -0.423 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_i_1/O
                         net (fo=1, routed)           0.000    -0.423    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Izyhw6
    SLICE_X46Y70         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        0.813    -1.333    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X46Y70         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/C
                         clock pessimism              0.692    -0.641    
    SLICE_X46Y70         FDCE (Hold_fdce_C_D)         0.121    -0.520    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_50m
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X3Y4      u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y127    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X47Y127    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_50m
  To Clock:  clk_out2_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       13.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.018ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/r0_clkdiv_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_50m rise@20.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 1.076ns (16.189%)  route 5.571ns (83.811%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.365ns = ( 17.635 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         1.488    -1.967    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/Y_reg[0]_11
    SLICE_X97Y76         FDPE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/r0_clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y76         FDPE (Prop_fdpe_C_Q)         0.379    -1.588 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/r0_clkdiv_reg[2]/Q
                         net (fo=11, routed)          1.038    -0.550    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/r0_clkdiv_reg[7]_0[2]
    SLICE_X98Y77         LUT6 (Prop_lut6_I3_O)        0.105    -0.445 f  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/current_state[5]_i_12/O
                         net (fo=2, routed)           0.678     0.233    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/current_state[5]_i_12_n_0
    SLICE_X97Y77         LUT6 (Prop_lut6_I5_O)        0.105     0.338 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/current_state[5]_i_6__0/O
                         net (fo=8, routed)           0.915     1.253    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/clkdiv_cnt_reg[3]
    SLICE_X99Y78         LUT6 (Prop_lut6_I4_O)        0.105     1.358 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/current_state[5]_i_2__1/O
                         net (fo=35, routed)          1.578     2.936    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_posedge_detect/preamble_and_start_bit_cnt_reg[4]_0
    SLICE_X103Y81        LUT4 (Prop_lut4_I3_O)        0.115     3.051 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_posedge_detect/preamble_and_start_bit_cnt[5]_i_6/O
                         net (fo=5, routed)           0.721     3.772    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/preamble_and_start_bit_cnt_reg[0]_1
    SLICE_X105Y82        LUT6 (Prop_lut6_I3_O)        0.267     4.039 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/preamble_and_start_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.641     4.680    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/E[0]
    SLICE_X103Y82        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                     20.000    20.000 r  
    U18                  IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    21.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    14.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    16.216    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.293 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         1.341    17.635    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/rx_loaded_reg_0
    SLICE_X103Y82        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[0]/C
                         clock pessimism              0.347    17.982    
                         clock uncertainty           -0.117    17.865    
    SLICE_X103Y82        FDCE (Setup_fdce_C_CE)      -0.168    17.697    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.697    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 13.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_50m rise@0.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.445%)  route 0.074ns (28.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         0.602    -0.847    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/rx_loaded_reg_0
    SLICE_X103Y82        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.631    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg_n_0_[4]
    SLICE_X102Y82        LUT6 (Prop_lut6_I1_O)        0.045    -0.586 r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.586    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt[5]_i_2_n_0
    SLICE_X102Y82        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         0.870    -1.276    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/rx_loaded_reg_0
    SLICE_X102Y82        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[5]/C
                         clock pessimism              0.442    -0.834    
    SLICE_X102Y82        FDCE (Hold_fdce_C_D)         0.121    -0.713    u_fp_domain/u_apb2_async_top/u_eth/u_eth_pe_core/u_eth_sma_pe_master/preamble_and_start_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   u_fpga_platform/u_pll0/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X87Y75     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X87Y75     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_50m
  To Clock:  clk_out3_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        8.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 u_fpga_platform/u_lsi/outclk1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fpga_platform/u_lsi/outclk1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_pll_50m rise@12.500ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.731ns (17.808%)  route 3.374ns (82.192%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.464ns = ( 10.036 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.059ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.396    -2.059    u_fpga_platform/u_lsi/CLK
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/outclk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.398    -1.661 r  u_fpga_platform/u_lsi/outclk1_reg/Q
                         net (fo=1, routed)           0.589    -1.072    u_fpga_platform/u_lsi/outclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.215    -0.857 r  u_fpga_platform/u_lsi/outclk_BUFG_inst/O
                         net (fo=598, routed)         2.785     1.928    u_fpga_platform/u_lsi/outclk_BUFG
    SLICE_X50Y47         LUT5 (Prop_lut5_I4_O)        0.118     2.046 r  u_fpga_platform/u_lsi/outclk1_i_1/O
                         net (fo=1, routed)           0.000     2.046    u_fpga_platform/u_lsi/outclk1_i_1_n_0
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/outclk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                     12.500    12.500 r  
    U18                  IBUF                         0.000    12.500 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     7.262 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     8.717    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     8.793 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=5, routed)           1.243    10.036    u_fpga_platform/u_lsi/CLK
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/outclk1_reg/C
                         clock pessimism              0.405    10.441    
                         clock uncertainty           -0.104    10.337    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.106    10.443    u_fpga_platform/u_lsi/outclk1_reg
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  8.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_fpga_platform/u_lsi/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fpga_platform/u_lsi/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_50m rise@0.000ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.559    -0.890    u_fpga_platform/u_lsi/CLK
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.726 r  u_fpga_platform/u_lsi/clk_cnt_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.553    u_fpga_platform/u_lsi/clk_cnt[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.043    -0.510 r  u_fpga_platform/u_lsi/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.510    u_fpga_platform/u_lsi/clk_cnt[3]_i_1_n_0
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=5, routed)           0.826    -1.320    u_fpga_platform/u_lsi/CLK
    SLICE_X50Y47         FDCE                                         r  u_fpga_platform/u_lsi/clk_cnt_reg[3]/C
                         clock pessimism              0.430    -0.890    
    SLICE_X50Y47         FDCE (Hold_fdce_C_D)         0.131    -0.759    u_fpga_platform/u_lsi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_50m
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y18   u_fpga_platform/u_pll0/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X50Y47     u_fpga_platform/u_lsi/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X50Y47     u_fpga_platform/u_lsi/clk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_50m
  To Clock:  clkfbout_pll_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   u_fpga_platform/u_pll0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       16.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.434ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N7yg07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.498ns (6.306%)  route 7.399ns (93.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.270ns = ( 22.730 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        1.495    -1.960    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X93Y82         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y82         FDCE (Prop_fdce_C_Q)         0.379    -1.581 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=3, routed)           0.780    -0.801    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ox9dt6
    SLICE_X93Y83         LUT3 (Prop_lut3_I2_O)        0.119    -0.682 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_2/O
                         net (fo=1079, routed)        6.619     5.937    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_2_n_0
    SLICE_X67Y132        FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N7yg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        1.437    22.730    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X67Y132        FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N7yg07_reg/C
                         clock pessimism              0.264    22.994    
                         clock uncertainty           -0.122    22.872    
    SLICE_X67Y132        FDCE (Recov_fdce_C_CLR)     -0.501    22.371    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N7yg07_reg
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                 16.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_reg[11][2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.275%)  route 0.162ns (49.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        0.604    -0.845    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/clk_out1
    SLICE_X96Y62         FDPE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y62         FDPE (Prop_fdpe_C_Q)         0.164    -0.681 f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/Q
                         net (fo=173, routed)         0.162    -0.519    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/r_tx_fifo_clear
    SLICE_X101Y58        FDCE                                         f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6209, routed)        0.877    -1.269    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/clk_out1
    SLICE_X101Y58        FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_reg[11][2]/C
                         clock pessimism              0.463    -0.806    
    SLICE_X101Y58        FDCE (Remov_fdce_C_CLR)     -0.092    -0.898    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_reg[11][2]
  -------------------------------------------------------------------
                         required time                          0.898    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_pll_50m
  To Clock:  clk_out2_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       17.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.294ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[2][10]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_50m rise@20.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.379ns (16.697%)  route 1.891ns (83.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 17.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.964ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         1.491    -1.964    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]_0
    SLICE_X99Y78         FDPE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDPE (Prop_fdpe_C_Q)         0.379    -1.585 f  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/Q
                         net (fo=99, routed)          1.891     0.306    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/Y
    SLICE_X110Y81        FDCE                                         f  u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                     20.000    20.000 r  
    U18                  IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    21.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    14.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    16.216    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    16.293 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         1.407    17.701    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[1][22]_0
    SLICE_X110Y81        FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[2][10]/C
                         clock pessimism              0.347    18.048    
                         clock uncertainty           -0.117    17.931    
    SLICE_X110Y81        FDCE (Recov_fdce_C_CLR)     -0.331    17.600    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[2][10]
  -------------------------------------------------------------------
                         required time                         17.600    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 17.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/wr_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_50m rise@0.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.354%)  route 0.157ns (52.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         0.598    -0.851    u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]_0
    SLICE_X99Y78         FDPE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.710 f  u_fp_domain/u_apb2_async_top/u_eth/u_eth_regs_wrap/u_sync_ff_inst0/Y_reg[0]/Q
                         net (fo=99, routed)          0.157    -0.553    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/Y
    SLICE_X99Y79         FDCE                                         f  u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/wr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=449, routed)         0.867    -1.279    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/fifo_reg[1][22]_0
    SLICE_X99Y79         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/wr_addr_reg[0]/C
                         clock pessimism              0.443    -0.836    
    SLICE_X99Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.928    u_fp_domain/u_apb2_async_top/u_eth/u_eth_sma_data_buffer/u_tx_fifo/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.928    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       93.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.632ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
                            (recovery check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.484ns (8.420%)  route 5.264ns (91.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 104.959 - 100.000 ) 
    Source Clock Delay      (SCD):    5.692ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.197 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.495     5.692    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X91Y82         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDCE (Prop_fdce_C_Q)         0.379     6.071 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.803     6.874    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X88Y78         LUT1 (Prop_lut1_I0_O)        0.105     6.979 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         4.461    11.440    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X40Y77         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    V12                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         1.411   101.411 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.246   103.657    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   103.734 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.225   104.959    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X40Y77         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.476   105.434    
                         clock uncertainty           -0.035   105.399    
    SLICE_X40Y77         FDCE (Recov_fdce_C_CLR)     -0.327   105.072    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                        105.072    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 93.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/CLR
                            (removal check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.212%)  route 1.037ns (84.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.660 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.602     2.262    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X91Y82         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDCE (Prop_fdce_C_Q)         0.141     2.403 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.376     2.779    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X88Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.824 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.661     3.485    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X49Y74         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.063 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.810     2.873    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X49Y74         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg/C
                         clock pessimism             -0.408     2.465    
    SLICE_X49Y74         FDCE (Remov_fdce_C_CLR)     -0.092     2.373    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fofoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  1.111    





