module Testbench();

logic clk = 0;
logic Hsync;
logic Vsync;
logic [3:0] Red;
logic [3:0] Green;
logic [3:0] Blue;

principal DUT(clk,Hsync,Vsync,Red,Green,Blue);

always #5 clk = ~clk;
endmodule
