# system info qsys_top_intel_niosv_m_0 on 2023.11.06.09:05:27
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for qsys_top_intel_niosv_m_0 on 2023.11.06.09:05:27
files:
filepath,kind,attributes,module,is_top
sim/qsys_top_intel_niosv_m_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_intel_niosv_m_0,true
intel_niosv_m_2310/sim/qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li,false
intel_niosv_m_unit_2210/sim/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_c_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_c_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/aldec/niosv_m_shift_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_opcode_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_mem_op_state.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_reg_file.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_interrupt_handler.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_instr_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_bus_req.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_shift.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_c_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_c_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_c_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_c_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_c_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/cadence/niosv_m_shift_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_c_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_c_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/mentor/niosv_m_shift_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_opcode_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_mem_op_state.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_reg_file.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_interrupt_handler.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_instr_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_bus_req.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_shift.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_c_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_c_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_c_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_c_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_c_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_m_unit_2210/sim/synopsys/niosv_m_shift_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_m_top,false
intel_niosv_timer_msip_120/sim/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_timer_msip,false
intel_niosv_timer_msip_120/sim/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_timer_msip,false
intel_niosv_timer_msip_120/sim/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_timer_msip,false
intel_niosv_timer_msip_120/sim/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_timer_msip,false
intel_niosv_dbg_mod_210/sim/csr_mlab.mif,MIF,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/debug_rom.mif,MIF,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_std_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_avalon_st_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_reset_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_reset_controller.v,SYSTEM_VERILOG,,niosv_dm_top,false
intel_niosv_dbg_mod_210/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,niosv_dm_top,false
altera_irq_mapper_2001/sim/qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly.sv,SYSTEM_VERILOG,,qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly,false
intel_niosv_m_unit_2210/sim/niosv_reset_controller.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,niosv_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top_intel_niosv_m_0.intel_niosv_m_0,qsys_top_intel_niosv_m_0_intel_niosv_m_2310_dxns7li
qsys_top_intel_niosv_m_0.intel_niosv_m_0.hart,niosv_m_top
qsys_top_intel_niosv_m_0.intel_niosv_m_0.hart.niosv_reset_controller,niosv_reset_controller
qsys_top_intel_niosv_m_0.intel_niosv_m_0.hart.niosv_reset_controller.niosv_reset_controller,altera_reset_controller
qsys_top_intel_niosv_m_0.intel_niosv_m_0.timer_module,niosv_timer_msip
qsys_top_intel_niosv_m_0.intel_niosv_m_0.dbg_mod,niosv_dm_top
qsys_top_intel_niosv_m_0.intel_niosv_m_0.irq_mapper,qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly
qsys_top_intel_niosv_m_0.intel_niosv_m_0.irq_mapper_001,qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly
qsys_top_intel_niosv_m_0.intel_niosv_m_0.irq_mapper_002,qsys_top_intel_niosv_m_0_altera_irq_mapper_2001_3jqx4ly
