# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
hierarchy -auto-top
stat
proc
opt
stat
write_rtlil asym_ram_sdp_write_wider_from_verilog.il
# Synthesize to gate-level netlist
synth -auto-top
write_verilog -noexpr asym_ram_sdp_write_wider_from_verilog_synth.v
