#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557a7c1a29e0 .scope module, "tb_single_pe" "tb_single_pe" 2 3;
 .timescale -9 -12;
P_0x557a7c1b22a0 .param/l "ACC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x557a7c1b22e0 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
P_0x557a7c1b2320 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x557a7c1d2e50_0 .var "act_in", 7 0;
v0x557a7c1d2f30_0 .net "act_out", 7 0, v0x557a7c1d2110_0;  1 drivers
v0x557a7c1d3000_0 .var "clear_acc", 0 0;
v0x557a7c1d3100_0 .var "clk", 0 0;
v0x557a7c1d31d0_0 .var "enable", 0 0;
v0x557a7c1d3270_0 .var "load_weight", 0 0;
v0x557a7c1d3340_0 .var "psum_in", 31 0;
v0x557a7c1d3410_0 .net "psum_out", 31 0, v0x557a7c1d2870_0;  1 drivers
v0x557a7c1d34e0_0 .var "rst_n", 0 0;
v0x557a7c1d35b0_0 .var "weight_in", 7 0;
E_0x557a7c1adac0 .event posedge, v0x557a7c1d2390_0;
S_0x557a7c1b2460 .scope module, "dut" "mac_pe" 2 19, 3 14 0, S_0x557a7c1a29e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x557a7c19e570 .param/l "ACC_WIDTH" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x557a7c19e5b0 .param/l "DATA_WIDTH" 0 3 15, +C4<00000000000000000000000000001000>;
v0x557a7c1a04d0_0 .net *"_ivl_11", 0 0, L_0x557a7c1d3a40;  1 drivers
v0x557a7c1a0ed0_0 .net *"_ivl_12", 15 0, L_0x557a7c1d3b60;  1 drivers
v0x557a7c1a13a0_0 .net/s *"_ivl_4", 15 0, L_0x557a7c1d3740;  1 drivers
v0x557a7c1d1e20_0 .net/s *"_ivl_6", 15 0, L_0x557a7c1d3810;  1 drivers
v0x557a7c1d1f00_0 .net/s "a_signed", 7 0, v0x557a7c1d21f0_0;  1 drivers
v0x557a7c1d2030_0 .net "act_in", 7 0, v0x557a7c1d2e50_0;  1 drivers
v0x557a7c1d2110_0 .var "act_out", 7 0;
v0x557a7c1d21f0_0 .var "act_reg", 7 0;
v0x557a7c1d22d0_0 .net "clear_acc", 0 0, v0x557a7c1d3000_0;  1 drivers
v0x557a7c1d2390_0 .net "clk", 0 0, v0x557a7c1d3100_0;  1 drivers
v0x557a7c1d2450_0 .net "enable", 0 0, v0x557a7c1d31d0_0;  1 drivers
v0x557a7c1d2510_0 .net "load_weight", 0 0, v0x557a7c1d3270_0;  1 drivers
v0x557a7c1d25d0_0 .net/s "product", 15 0, L_0x557a7c1d3900;  1 drivers
v0x557a7c1d26b0_0 .net/s "product_ext", 31 0, L_0x557a7c1d3e60;  1 drivers
v0x557a7c1d2790_0 .net "psum_in", 31 0, v0x557a7c1d3340_0;  1 drivers
v0x557a7c1d2870_0 .var "psum_out", 31 0;
v0x557a7c1d2950_0 .net "rst_n", 0 0, v0x557a7c1d34e0_0;  1 drivers
v0x557a7c1d2a10_0 .net/s "w_signed", 7 0, v0x557a7c1d2bd0_0;  1 drivers
v0x557a7c1d2af0_0 .net "weight_in", 7 0, v0x557a7c1d35b0_0;  1 drivers
v0x557a7c1d2bd0_0 .var "weight_reg", 7 0;
E_0x557a7c1aab50/0 .event negedge, v0x557a7c1d2950_0;
E_0x557a7c1aab50/1 .event posedge, v0x557a7c1d2390_0;
E_0x557a7c1aab50 .event/or E_0x557a7c1aab50/0, E_0x557a7c1aab50/1;
L_0x557a7c1d3740 .extend/s 16, v0x557a7c1d21f0_0;
L_0x557a7c1d3810 .extend/s 16, v0x557a7c1d2bd0_0;
L_0x557a7c1d3900 .arith/mult 16, L_0x557a7c1d3740, L_0x557a7c1d3810;
L_0x557a7c1d3a40 .part L_0x557a7c1d3900, 15, 1;
LS_0x557a7c1d3b60_0_0 .concat [ 1 1 1 1], L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40;
LS_0x557a7c1d3b60_0_4 .concat [ 1 1 1 1], L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40;
LS_0x557a7c1d3b60_0_8 .concat [ 1 1 1 1], L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40;
LS_0x557a7c1d3b60_0_12 .concat [ 1 1 1 1], L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40, L_0x557a7c1d3a40;
L_0x557a7c1d3b60 .concat [ 4 4 4 4], LS_0x557a7c1d3b60_0_0, LS_0x557a7c1d3b60_0_4, LS_0x557a7c1d3b60_0_8, LS_0x557a7c1d3b60_0_12;
L_0x557a7c1d3e60 .concat [ 16 16 0 0], L_0x557a7c1d3900, L_0x557a7c1d3b60;
    .scope S_0x557a7c1b2460;
T_0 ;
    %wait E_0x557a7c1aab50;
    %load/vec4 v0x557a7c1d2950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a7c1d2bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a7c1d21f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557a7c1d2110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557a7c1d2870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557a7c1d2510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557a7c1d2af0_0;
    %assign/vec4 v0x557a7c1d2bd0_0, 0;
T_0.2 ;
    %load/vec4 v0x557a7c1d2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x557a7c1d2030_0;
    %assign/vec4 v0x557a7c1d21f0_0, 0;
    %load/vec4 v0x557a7c1d21f0_0;
    %assign/vec4 v0x557a7c1d2110_0, 0;
    %load/vec4 v0x557a7c1d22d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x557a7c1d26b0_0;
    %assign/vec4 v0x557a7c1d2870_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x557a7c1d2790_0;
    %load/vec4 v0x557a7c1d26b0_0;
    %add;
    %assign/vec4 v0x557a7c1d2870_0, 0;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557a7c1a29e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d3100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d3000_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a7c1d35b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557a7c1d2e50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a7c1d3340_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x557a7c1a29e0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x557a7c1d3100_0;
    %inv;
    %store/vec4 v0x557a7c1d3100_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557a7c1a29e0;
T_3 ;
    %wait E_0x557a7c1adac0;
    %delay 1000, 0;
    %vpi_call 2 26 "$display", "[%0t] load_weight=%b enable=%b weight_reg=%0d act_reg=%0d product=%0d psum_out=%0d", $time, v0x557a7c1d3270_0, v0x557a7c1d31d0_0, v0x557a7c1d2bd0_0, v0x557a7c1d21f0_0, v0x557a7c1d25d0_0, v0x557a7c1d3410_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x557a7c1a29e0;
T_4 ;
    %vpi_call 2 31 "$display", "\012=== MAC PE Debug ===\012" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a7c1d34e0_0, 0, 1;
    %wait E_0x557a7c1adac0;
    %vpi_call 2 37 "$display", "Setting load_weight=1, weight_in=2..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a7c1d3270_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x557a7c1d35b0_0, 0, 8;
    %wait E_0x557a7c1adac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557a7c1d3270_0, 0, 1;
    %vpi_call 2 43 "$display", "After load: weight_reg = %0d (expect 2)", v0x557a7c1d2bd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557a7c1d31d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x557a7c1d3340_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x557a7c1d2e50_0, 0, 8;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557a7c1adac0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$display", "\012Final psum_out = %0d (expect 11 = 5 + 3*2)", v0x557a7c1d3410_0 {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_single_pe.v";
    "rtl/core/mac_pe.v";
