// Seed: 3566651101
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7
);
  reg   id_8;
  logic id_9;
  type_16(
      id_4, 1'h0, id_5, 1, 1'h0
  );
  initial begin
    if ((id_6 + id_4)) id_8 <= id_8;
  end
endmodule
