OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 97956 97740
[INFO GPL-0006] NumInstances: 16514
[INFO GPL-0007] NumPlaceInstances: 15272
[INFO GPL-0008] NumFixedInstances: 1242
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 15309
[INFO GPL-0011] NumPins: 61196
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 100000 100000
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 97956 97740
[INFO GPL-0016] CoreArea: 9166504320
[INFO GPL-0017] NonPlaceInstsArea: 36216720
[INFO GPL-0018] PlaceInstsArea: 3555245520
[INFO GPL-0019] Util(%): 38.94
[INFO GPL-0020] StdInstsArea: 3555245520
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000709 HPWL: 61752610
[InitialPlace]  Iter: 2 CG residual: 0.00000712 HPWL: 19811880
[InitialPlace]  Iter: 3 CG residual: 0.00000326 HPWL: 19722607
[InitialPlace]  Iter: 4 CG residual: 0.00000167 HPWL: 19667732
[InitialPlace]  Iter: 5 CG residual: 0.00000672 HPWL: 19709346
[INFO GPL-0031] FillerInit: NumGCells: 23477
[INFO GPL-0032] FillerInit: NumGNets: 15309
[INFO GPL-0033] FillerInit: NumGPins: 61196
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 232795
[INFO GPL-0025] IdealBinArea: 387992
[INFO GPL-0026] IdealBinCnt: 23625
[INFO GPL-0027] TotalBinArea: 9166504320
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 750 747
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.99419 HPWL: 3956065
[NesterovSolve] Iter: 10 overflow: 0.986955 HPWL: 6607874
[NesterovSolve] Iter: 20 overflow: 0.985427 HPWL: 7399484
[NesterovSolve] Iter: 30 overflow: 0.985137 HPWL: 7517799
[NesterovSolve] Iter: 40 overflow: 0.985009 HPWL: 7456491
[NesterovSolve] Iter: 50 overflow: 0.985233 HPWL: 7418010
[NesterovSolve] Iter: 60 overflow: 0.985309 HPWL: 7420347
[NesterovSolve] Iter: 70 overflow: 0.985319 HPWL: 7450390
[NesterovSolve] Iter: 80 overflow: 0.985166 HPWL: 7465207
[NesterovSolve] Iter: 90 overflow: 0.985008 HPWL: 7466991
[NesterovSolve] Iter: 100 overflow: 0.985008 HPWL: 7474898
[NesterovSolve] Iter: 110 overflow: 0.985004 HPWL: 7491002
[NesterovSolve] Iter: 120 overflow: 0.984918 HPWL: 7522323
[NesterovSolve] Iter: 130 overflow: 0.984803 HPWL: 7566253
[NesterovSolve] Iter: 140 overflow: 0.984997 HPWL: 7620655
[NesterovSolve] Iter: 150 overflow: 0.984821 HPWL: 7708635
[NesterovSolve] Iter: 160 overflow: 0.984167 HPWL: 7897186
[NesterovSolve] Iter: 170 overflow: 0.983543 HPWL: 8213025
[NesterovSolve] Iter: 180 overflow: 0.982261 HPWL: 8571608
[NesterovSolve] Iter: 190 overflow: 0.980603 HPWL: 8991393
[NesterovSolve] Iter: 200 overflow: 0.978409 HPWL: 9630235
[NesterovSolve] Iter: 210 overflow: 0.9757 HPWL: 10453640
[NesterovSolve] Iter: 220 overflow: 0.971352 HPWL: 11466848
[NesterovSolve] Iter: 230 overflow: 0.964895 HPWL: 12908646
[NesterovSolve] Iter: 240 overflow: 0.954458 HPWL: 14890139
[NesterovSolve] Iter: 250 overflow: 0.940684 HPWL: 17146863
[NesterovSolve] Iter: 260 overflow: 0.927016 HPWL: 19446107
[NesterovSolve] Iter: 270 overflow: 0.910749 HPWL: 22161344
[NesterovSolve] Iter: 280 overflow: 0.890307 HPWL: 25716889
[NesterovSolve] Iter: 290 overflow: 0.866213 HPWL: 29591112
[NesterovSolve] Iter: 300 overflow: 0.840109 HPWL: 33014358
[NesterovSolve] Iter: 310 overflow: 0.809789 HPWL: 37043110
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2007 nets.
[NesterovSolve] Iter: 320 overflow: 0.783364 HPWL: 41262893
[NesterovSolve] Iter: 330 overflow: 0.770557 HPWL: 42946306
[NesterovSolve] Iter: 340 overflow: 0.7357 HPWL: 44022514
[NesterovSolve] Iter: 350 overflow: 0.679913 HPWL: 46199087
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2007 nets.
[NesterovSolve] Iter: 360 overflow: 0.628757 HPWL: 47822164
[NesterovSolve] Snapshot saved at iter = 366
[NesterovSolve] Iter: 370 overflow: 0.578041 HPWL: 48714320
[NesterovSolve] Iter: 380 overflow: 0.514287 HPWL: 48613174
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2008 nets.
[NesterovSolve] Iter: 390 overflow: 0.43978 HPWL: 47902442
[NesterovSolve] Iter: 400 overflow: 0.382022 HPWL: 47880609
[NesterovSolve] Iter: 410 overflow: 0.327024 HPWL: 47753752
[NesterovSolve] Iter: 420 overflow: 0.291107 HPWL: 47741905
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 2008 nets.
[NesterovSolve] Iter: 430 overflow: 0.257284 HPWL: 47682368
[NesterovSolve] Iter: 440 overflow: 0.228028 HPWL: 47640167
[INFO GPL-0100] worst slack -1.11e-11
[INFO GPL-0103] Weighted 2008 nets.
[NesterovSolve] Iter: 450 overflow: 0.19882 HPWL: 47591616
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 185 185
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 34225
[INFO GPL-0063] TotalRouteOverflowH2: 53.80909621715546
[INFO GPL-0064] TotalRouteOverflowV2: 2.387878894805908
[INFO GPL-0065] OverflowTileCnt2: 255
[INFO GPL-0066] 0.5%RC: 1.1084860810829746
[INFO GPL-0067] 1.0%RC: 1.0542430405414873
[INFO GPL-0068] 2.0%RC: 1.0271351972855045
[INFO GPL-0069] 5.0%RC: 1.010857364047045
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0813645
[NesterovSolve] Iter: 460 overflow: 0.170943 HPWL: 47653544
[NesterovSolve] Iter: 470 overflow: 0.148387 HPWL: 47719097
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2008 nets.
[NesterovSolve] Iter: 480 overflow: 0.128521 HPWL: 47822226
[NesterovSolve] Iter: 490 overflow: 0.109353 HPWL: 47921482
[NesterovSolve] Finished with Overflow: 0.099782

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -600598.44

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2977.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2977.16

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23004_/CLK ^
  60.45
_23004_/CLK ^
  28.01      0.00      32.44


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23005_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.33    0.46  111.38 v _23005_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                111.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23005_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.69   48.69   library removal time
                                 48.69   data required time
-----------------------------------------------------------------------------
                                 48.69   data required time
                               -111.38   data arrival time
-----------------------------------------------------------------------------
                                 62.69   slack (MET)


Startpoint: _22796_ (negative level-sensitive latch clocked by clk)
Endpoint: _14830_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22796_/CLK (DLLx1_ASAP7_75t_R)
                 10.48   25.64  525.64 ^ _22796_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           cg_we_global.en_latch (net)
                 10.48    0.00  525.64 ^ _14830_/B (AND2x2_ASAP7_75t_R)
                                525.64   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14830_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.64   data arrival time
-----------------------------------------------------------------------------
                                 25.64   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22796_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    25   20.15                           we_a_i (net)
                  3.18    1.00  101.00 v _22796_/D (DLLx1_ASAP7_75t_R)
                                101.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22796_/CLK (DLLx1_ASAP7_75t_R)
                          1.23    1.23   library hold time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                               -101.00   data arrival time
-----------------------------------------------------------------------------
                                 99.77   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.55    1.30  112.22 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.22   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.39 1031.39   library recovery time
                               1031.39   data required time
-----------------------------------------------------------------------------
                               1031.39   data required time
                               -112.22   data arrival time
-----------------------------------------------------------------------------
                                919.17   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx1_ASAP7_75t_R)
                225.76  117.94  617.94 ^ _19220_/Q (DLLx1_ASAP7_75t_R)
    33   23.92                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                226.36    6.73  624.67 ^ _14558_/B (AND3x1_ASAP7_75t_R)
                                624.67   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -624.67   data arrival time
-----------------------------------------------------------------------------
                                375.33   slack (MET)


Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    15   19.66                           raddr_a_i[0] (net)
                 50.10   15.81  115.81 v _06967_/B (NOR2x1_ASAP7_75t_R)
               4938.61 2030.12 2145.92 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  539.62                           _06847_ (net)
               4938.61    0.04 2145.96 ^ _07164_/D (AND4x1_ASAP7_75t_R)
               2030.67 1245.43 3391.40 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198  216.64                           _00134_ (net)
               2040.41   80.62 3472.02 ^ _10699_/B1 (AO32x1_ASAP7_75t_R)
                 77.49  206.11 3678.13 ^ _10699_/Y (AO32x1_ASAP7_75t_R)
     1    0.50                           _03662_ (net)
                 77.49    0.00 3678.13 ^ _10700_/C (AO221x1_ASAP7_75t_R)
                 43.19   35.26 3713.39 ^ _10700_/Y (AO221x1_ASAP7_75t_R)
     1    0.62                           _03663_ (net)
                 43.19    0.01 3713.40 ^ _10701_/D (OR4x1_ASAP7_75t_R)
                 21.68   30.38 3743.78 ^ _10701_/Y (OR4x1_ASAP7_75t_R)
     1    1.97                           _03664_ (net)
                 21.70    0.34 3744.12 ^ _10711_/A1 (OA21x2_ASAP7_75t_R)
                 23.33   30.51 3774.63 ^ _10711_/Y (OA21x2_ASAP7_75t_R)
     1    3.24                           _03674_ (net)
                 23.46    0.96 3775.58 ^ _10733_/C (OR4x1_ASAP7_75t_R)
                 74.23   46.17 3821.75 ^ _10733_/Y (OR4x1_ASAP7_75t_R)
     1    7.58                           _03696_ (net)
                 75.45    5.28 3827.03 ^ _10946_/C (OR5x1_ASAP7_75t_R)
                 38.71   48.80 3875.84 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    3.76                           rdata_a_o[8] (net)
                 38.85    1.32 3877.16 ^ rdata_a_o[8] (out)
                               3877.16   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3877.16   data arrival time
-----------------------------------------------------------------------------
                               -2977.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.55    1.30  112.22 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.22   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.39 1031.39   library recovery time
                               1031.39   data required time
-----------------------------------------------------------------------------
                               1031.39   data required time
                               -112.22   data arrival time
-----------------------------------------------------------------------------
                                919.17   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx1_ASAP7_75t_R)
                225.76  117.94  617.94 ^ _19220_/Q (DLLx1_ASAP7_75t_R)
    33   23.92                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                226.36    6.73  624.67 ^ _14558_/B (AND3x1_ASAP7_75t_R)
                                624.67   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -624.67   data arrival time
-----------------------------------------------------------------------------
                                375.33   slack (MET)


Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    15   19.66                           raddr_a_i[0] (net)
                 50.10   15.81  115.81 v _06967_/B (NOR2x1_ASAP7_75t_R)
               4938.61 2030.12 2145.92 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  539.62                           _06847_ (net)
               4938.61    0.04 2145.96 ^ _07164_/D (AND4x1_ASAP7_75t_R)
               2030.67 1245.43 3391.40 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198  216.64                           _00134_ (net)
               2040.41   80.62 3472.02 ^ _10699_/B1 (AO32x1_ASAP7_75t_R)
                 77.49  206.11 3678.13 ^ _10699_/Y (AO32x1_ASAP7_75t_R)
     1    0.50                           _03662_ (net)
                 77.49    0.00 3678.13 ^ _10700_/C (AO221x1_ASAP7_75t_R)
                 43.19   35.26 3713.39 ^ _10700_/Y (AO221x1_ASAP7_75t_R)
     1    0.62                           _03663_ (net)
                 43.19    0.01 3713.40 ^ _10701_/D (OR4x1_ASAP7_75t_R)
                 21.68   30.38 3743.78 ^ _10701_/Y (OR4x1_ASAP7_75t_R)
     1    1.97                           _03664_ (net)
                 21.70    0.34 3744.12 ^ _10711_/A1 (OA21x2_ASAP7_75t_R)
                 23.33   30.51 3774.63 ^ _10711_/Y (OA21x2_ASAP7_75t_R)
     1    3.24                           _03674_ (net)
                 23.46    0.96 3775.58 ^ _10733_/C (OR4x1_ASAP7_75t_R)
                 74.23   46.17 3821.75 ^ _10733_/Y (OR4x1_ASAP7_75t_R)
     1    7.58                           _03696_ (net)
                 75.45    5.28 3827.03 ^ _10946_/C (OR5x1_ASAP7_75t_R)
                 38.71   48.80 3875.84 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    3.76                           rdata_a_o[8] (net)
                 38.85    1.32 3877.16 ^ rdata_a_o[8] (out)
                               3877.16   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3877.16   data arrival time
-----------------------------------------------------------------------------
                               -2977.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.27e-03   1.08e-04   1.25e-06   5.38e-03  62.2%
Combinational          7.16e-04   2.55e-03   7.77e-07   3.27e-03  37.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.99e-03   2.66e-03   2.03e-06   8.65e-03 100.0%
                          69.2%      30.7%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 2701 u^2 29% utilization.

Elapsed time: 2:07.02[h:]min:sec. CPU time: user 126.86 sys 0.15 (99%). Peak memory: 442908KB.
