// Seed: 1254930023
module module_0 #(
    parameter id_1 = 32'd40
);
  assign id_1[id_1] = id_1;
  logic id_4;
  assign id_2 = id_4;
  type_7(
      1, id_3, id_3
  );
  logic id_5;
  always @(id_3) begin
    wait (id_3);
    id_5 = 1'd0;
    SystemTFIdentifier(1'b0);
    id_1 = id_2 - id_4;
  end
endmodule
