// Seed: 1446570970
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    output tri id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    output tri id_12,
    input uwire id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17,
    input tri1 id_18
    , id_20 = 1, id_21 = 1, id_22
);
  always begin
    begin
      begin
        id_2 = 1'b0 - 1 !== 1;
      end
    end
  end
  module_0(
      id_20
  );
endmodule
