OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/tmp/routing/10-global.odb'…
define_corners Typical
read_liberty -corner Typical /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/../../lib/user_proj_example.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/tmp/floorplan/3-initial_fp.sdc'…
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 562.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 117.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 4097.
[INFO DRT-0033] via4 shape region query size = 14406.
[INFO DRT-0033] met5 shape region query size = 4087.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 18 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 102
#macroValidPlanarAp    = 102
#macroValidViaAp       = 102
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 213.15 (MB), peak = 213.15 (MB)

Number of guides:     445

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 5.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 107.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 101.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 109 vertical wires in 9 frboxes and 106 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 2 vertical wires in 9 frboxes and 4 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 218.96 (MB), peak = 218.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 223.09 (MB), peak = 223.09 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:05, memory = 290.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:10, memory = 344.81 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:15, memory = 359.06 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:21, memory = 359.06 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:25, memory = 359.25 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:31, memory = 359.25 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:35, memory = 359.25 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:40, memory = 359.25 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:46, memory = 359.25 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:50, memory = 359.25 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:50, memory = 356.83 (MB), peak = 574.50 (MB)
Total wire length = 79545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8844 um.
Total wire length on LAYER met2 = 43040 um.
Total wire length on LAYER met3 = 21761 um.
Total wire length on LAYER met4 = 5898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 173.
Up-via summary (total 173):.

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1     10
           met2    159
           met3      4
           met4      0
----------------------
                   173


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:05, memory = 356.83 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:10, memory = 356.83 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:15, memory = 356.83 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:21, memory = 356.83 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:25, memory = 356.83 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:31, memory = 356.83 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:35, memory = 356.83 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:40, memory = 356.83 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:46, memory = 356.83 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:50, memory = 356.83 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:50, memory = 356.80 (MB), peak = 574.52 (MB)
Total wire length = 79543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8860 um.
Total wire length on LAYER met2 = 43038 um.
Total wire length on LAYER met3 = 21746 um.
Total wire length on LAYER met4 = 5898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165.
Up-via summary (total 165):.

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1     10
           met2    151
           met3      4
           met4      0
----------------------
                   165


[INFO DRT-0198] Complete detail routing.
Total wire length = 79543 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8860 um.
Total wire length on LAYER met2 = 43038 um.
Total wire length on LAYER met3 = 21746 um.
Total wire length on LAYER met4 = 5898 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165.
Up-via summary (total 165):.

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1     10
           met2    151
           met3      4
           met4      0
----------------------
                   165


[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:01:41, memory = 356.80 (MB), peak = 574.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/results/routing/user_project_wrapper.odb'…
Writing netlist to '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/results/routing/user_project_wrapper.nl.v'…
Writing powered netlist to '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/results/routing/user_project_wrapper.pnl.v'…
Writing layout to '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_project_wrapper/runs/24_04_19_19_44/results/routing/user_project_wrapper.def'…
