

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Thu Sep 22 16:03:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |       68|       68|         6|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten15"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %read_data.exit.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [source/dct.c:17]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i7 %indvar_flatten15" [source/dct.c:32]   --->   Operation 17 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %i_1" [source/dct.c:17]   --->   Operation 18 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17, i3 0" [source/dct.c:17]   --->   Operation 19 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln32 = icmp_eq  i7 %indvar_flatten15_load, i7 64" [source/dct.c:32]   --->   Operation 21 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln32_1 = add i7 %indvar_flatten15_load, i7 1" [source/dct.c:32]   --->   Operation 22 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %dct_1d.exit.i, void %.preheader4.preheader.preheader.exitStub" [source/dct.c:32]   --->   Operation 23 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [source/dct.c:13]   --->   Operation 24 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %i_1, i4 1" [source/dct.c:32]   --->   Operation 25 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln13 = icmp_eq  i4 %k_load, i4 8" [source/dct.c:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln13, i4 0, i4 %k_load" [source/dct.c:32]   --->   Operation 27 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i4 %add_ln32" [source/dct.c:17]   --->   Operation 28 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17_1, i3 0" [source/dct.c:17]   --->   Operation 29 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%select_ln32_1 = select i1 %icmp_ln13, i4 %add_ln32, i4 %i_1" [source/dct.c:32]   --->   Operation 30 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i4 %select_ln32_1" [source/dct.c:19]   --->   Operation 31 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln19, i3 0" [source/dct.c:32]   --->   Operation 32 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln32_2 = select i1 %icmp_ln13, i6 %tmp_10_cast, i6 %tmp_2_cast" [source/dct.c:32]   --->   Operation 33 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %select_ln32_2" [source/dct.c:32]   --->   Operation 34 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln32" [source/dct.c:17]   --->   Operation 35 'getelementptr' 'buf_2d_in_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [source/dct.c:32]   --->   Operation 36 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 37 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32, i3 0" [source/dct.c:32]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 39 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_1, i3 0" [source/dct.c:32]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%select_ln32_10 = select i1 %icmp_ln13, i6 %tmp, i6 %tmp_1" [source/dct.c:32]   --->   Operation 41 'select' 'select_ln32_10' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln32 = or i6 %select_ln32_10, i6 1" [source/dct.c:32]   --->   Operation 42 'or' 'or_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %or_ln32" [source/dct.c:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_1 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17" [source/dct.c:17]   --->   Operation 44 'getelementptr' 'buf_2d_in_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buf_2d_in_load_1 = load i6 %buf_2d_in_addr_1" [source/dct.c:32]   --->   Operation 45 'load' 'buf_2d_in_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 46 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_2, i3 0" [source/dct.c:32]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 48 'trunc' 'trunc_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_3, i3 0" [source/dct.c:32]   --->   Operation 49 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%select_ln32_11 = select i1 %icmp_ln13, i6 %tmp_2, i6 %tmp_3" [source/dct.c:32]   --->   Operation 50 'select' 'select_ln32_11' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln32_1 = or i6 %select_ln32_11, i6 2" [source/dct.c:32]   --->   Operation 51 'or' 'or_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %or_ln32_1" [source/dct.c:17]   --->   Operation 52 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_2 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_1" [source/dct.c:17]   --->   Operation 53 'getelementptr' 'buf_2d_in_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%buf_2d_in_load_2 = load i6 %buf_2d_in_addr_2" [source/dct.c:32]   --->   Operation 54 'load' 'buf_2d_in_load_2' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 55 'trunc' 'trunc_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_4, i3 0" [source/dct.c:32]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln32_5 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 57 'trunc' 'trunc_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_5, i3 0" [source/dct.c:32]   --->   Operation 58 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln32_12 = select i1 %icmp_ln13, i6 %tmp_4, i6 %tmp_5" [source/dct.c:32]   --->   Operation 59 'select' 'select_ln32_12' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln32_2 = or i6 %select_ln32_12, i6 3" [source/dct.c:32]   --->   Operation 60 'or' 'or_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %or_ln32_2" [source/dct.c:17]   --->   Operation 61 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_3 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_2" [source/dct.c:17]   --->   Operation 62 'getelementptr' 'buf_2d_in_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%buf_2d_in_load_3 = load i6 %buf_2d_in_addr_3" [source/dct.c:32]   --->   Operation 63 'load' 'buf_2d_in_load_3' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 64 'trunc' 'trunc_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_6, i3 0" [source/dct.c:32]   --->   Operation 65 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln32_7 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 66 'trunc' 'trunc_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_7, i3 0" [source/dct.c:32]   --->   Operation 67 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%select_ln32_13 = select i1 %icmp_ln13, i6 %tmp_6, i6 %tmp_7" [source/dct.c:32]   --->   Operation 68 'select' 'select_ln32_13' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln32_3 = or i6 %select_ln32_13, i6 4" [source/dct.c:32]   --->   Operation 69 'or' 'or_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i6 %or_ln32_3" [source/dct.c:17]   --->   Operation 70 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_4 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_3" [source/dct.c:17]   --->   Operation 71 'getelementptr' 'buf_2d_in_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%buf_2d_in_load_4 = load i6 %buf_2d_in_addr_4" [source/dct.c:32]   --->   Operation 72 'load' 'buf_2d_in_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln32_8 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 73 'trunc' 'trunc_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_8, i3 0" [source/dct.c:32]   --->   Operation 74 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln32_9 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 75 'trunc' 'trunc_ln32_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_9, i3 0" [source/dct.c:32]   --->   Operation 76 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%select_ln32_14 = select i1 %icmp_ln13, i6 %tmp_8, i6 %tmp_9" [source/dct.c:32]   --->   Operation 77 'select' 'select_ln32_14' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln32_4 = or i6 %select_ln32_14, i6 5" [source/dct.c:32]   --->   Operation 78 'or' 'or_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i6 %or_ln32_4" [source/dct.c:17]   --->   Operation 79 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_5 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_4" [source/dct.c:17]   --->   Operation 80 'getelementptr' 'buf_2d_in_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%buf_2d_in_load_5 = load i6 %buf_2d_in_addr_5" [source/dct.c:32]   --->   Operation 81 'load' 'buf_2d_in_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln32_10 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 82 'trunc' 'trunc_ln32_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_10, i3 0" [source/dct.c:32]   --->   Operation 83 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln32_11 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 84 'trunc' 'trunc_ln32_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_11, i3 0" [source/dct.c:32]   --->   Operation 85 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%select_ln32_15 = select i1 %icmp_ln13, i6 %tmp_10, i6 %tmp_11" [source/dct.c:32]   --->   Operation 86 'select' 'select_ln32_15' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln32_5 = or i6 %select_ln32_15, i6 6" [source/dct.c:32]   --->   Operation 87 'or' 'or_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i6 %or_ln32_5" [source/dct.c:17]   --->   Operation 88 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_6 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_5" [source/dct.c:17]   --->   Operation 89 'getelementptr' 'buf_2d_in_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%buf_2d_in_load_6 = load i6 %buf_2d_in_addr_6" [source/dct.c:32]   --->   Operation 90 'load' 'buf_2d_in_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln32_12 = trunc i4 %add_ln32" [source/dct.c:32]   --->   Operation 91 'trunc' 'trunc_ln32_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_12, i3 0" [source/dct.c:32]   --->   Operation 92 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln32_13 = trunc i4 %i_1" [source/dct.c:32]   --->   Operation 93 'trunc' 'trunc_ln32_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln32_13, i3 0" [source/dct.c:32]   --->   Operation 94 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%select_ln32_16 = select i1 %icmp_ln13, i6 %tmp_12, i6 %tmp_13" [source/dct.c:32]   --->   Operation 95 'select' 'select_ln32_16' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln32_6 = or i6 %select_ln32_16, i6 7" [source/dct.c:32]   --->   Operation 96 'or' 'or_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i6 %or_ln32_6" [source/dct.c:17]   --->   Operation 97 'zext' 'zext_ln17_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_7 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln17_6" [source/dct.c:17]   --->   Operation 98 'getelementptr' 'buf_2d_in_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%buf_2d_in_load_7 = load i6 %buf_2d_in_addr_7" [source/dct.c:32]   --->   Operation 99 'load' 'buf_2d_in_load_7' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %select_ln32" [source/dct.c:32]   --->   Operation 100 'zext' 'k_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %select_ln32" [source/dct.c:19]   --->   Operation 101 'zext' 'zext_ln19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln19_1 = add i6 %tmp_18_cast, i6 %zext_ln19" [source/dct.c:19]   --->   Operation 102 'add' 'add_ln19_1' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 103 'getelementptr' 'dct_coeff_table_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [source/dct.c:16]   --->   Operation 104 'load' 'dct_coeff_table_0_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 105 'getelementptr' 'dct_coeff_table_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [source/dct.c:16]   --->   Operation 106 'load' 'dct_coeff_table_1_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 107 'getelementptr' 'dct_coeff_table_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [source/dct.c:16]   --->   Operation 108 'load' 'dct_coeff_table_2_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 109 'getelementptr' 'dct_coeff_table_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [source/dct.c:16]   --->   Operation 110 'load' 'dct_coeff_table_3_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 111 'getelementptr' 'dct_coeff_table_4_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [source/dct.c:16]   --->   Operation 112 'load' 'dct_coeff_table_4_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 113 'getelementptr' 'dct_coeff_table_5_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [source/dct.c:16]   --->   Operation 114 'load' 'dct_coeff_table_5_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 115 'getelementptr' 'dct_coeff_table_6_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [source/dct.c:16]   --->   Operation 116 'load' 'dct_coeff_table_6_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_cast" [source/dct.c:16]   --->   Operation 117 'getelementptr' 'dct_coeff_table_7_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [source/dct.c:16]   --->   Operation 118 'load' 'dct_coeff_table_7_load' <Predicate = (!icmp_ln32)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln13 = add i4 %select_ln32, i4 1" [source/dct.c:13]   --->   Operation 119 'add' 'add_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln32 = store i7 %add_ln32_1, i7 %indvar_flatten15" [source/dct.c:32]   --->   Operation 120 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %select_ln32_1, i4 %i" [source/dct.c:32]   --->   Operation 121 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %k" [source/dct.c:13]   --->   Operation 122 'store' 'store_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 123 [1/2] (1.23ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr" [source/dct.c:32]   --->   Operation 123 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 124 [1/2] (1.23ns)   --->   "%buf_2d_in_load_1 = load i6 %buf_2d_in_addr_1" [source/dct.c:32]   --->   Operation 124 'load' 'buf_2d_in_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %buf_2d_in_load_1" [source/dct.c:32]   --->   Operation 125 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/2] (1.23ns)   --->   "%buf_2d_in_load_2 = load i6 %buf_2d_in_addr_2" [source/dct.c:32]   --->   Operation 126 'load' 'buf_2d_in_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i16 %buf_2d_in_load_2" [source/dct.c:32]   --->   Operation 127 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%buf_2d_in_load_3 = load i6 %buf_2d_in_addr_3" [source/dct.c:32]   --->   Operation 128 'load' 'buf_2d_in_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%buf_2d_in_load_4 = load i6 %buf_2d_in_addr_4" [source/dct.c:32]   --->   Operation 129 'load' 'buf_2d_in_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i16 %buf_2d_in_load_4" [source/dct.c:32]   --->   Operation 130 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%buf_2d_in_load_5 = load i6 %buf_2d_in_addr_5" [source/dct.c:32]   --->   Operation 131 'load' 'buf_2d_in_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%buf_2d_in_load_6 = load i6 %buf_2d_in_addr_6" [source/dct.c:32]   --->   Operation 132 'load' 'buf_2d_in_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%buf_2d_in_load_7 = load i6 %buf_2d_in_addr_7" [source/dct.c:32]   --->   Operation 133 'load' 'buf_2d_in_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i16 %buf_2d_in_load_7" [source/dct.c:32]   --->   Operation 134 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/2] (0.67ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [source/dct.c:16]   --->   Operation 135 'load' 'dct_coeff_table_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 136 [1/2] (0.67ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [source/dct.c:16]   --->   Operation 136 'load' 'dct_coeff_table_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i15 %dct_coeff_table_1_load" [source/dct.c:16]   --->   Operation 137 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_1 = mul i29 %sext_ln32_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 138 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/2] (0.67ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [source/dct.c:16]   --->   Operation 139 'load' 'dct_coeff_table_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i15 %dct_coeff_table_2_load" [source/dct.c:16]   --->   Operation 140 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_2 = mul i29 %sext_ln32_2, i29 %sext_ln16_1" [source/dct.c:16]   --->   Operation 141 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/2] (0.67ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [source/dct.c:16]   --->   Operation 142 'load' 'dct_coeff_table_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 143 [1/2] (0.67ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [source/dct.c:16]   --->   Operation 143 'load' 'dct_coeff_table_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i15 %dct_coeff_table_4_load" [source/dct.c:16]   --->   Operation 144 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_4 = mul i29 %sext_ln32_4, i29 %sext_ln16_3" [source/dct.c:16]   --->   Operation 145 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/2] (0.67ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [source/dct.c:16]   --->   Operation 146 'load' 'dct_coeff_table_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 147 [1/2] (0.67ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [source/dct.c:16]   --->   Operation 147 'load' 'dct_coeff_table_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 148 [1/2] (0.67ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [source/dct.c:16]   --->   Operation 148 'load' 'dct_coeff_table_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i15 %dct_coeff_table_7_load" [source/dct.c:19]   --->   Operation 149 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_6)   --->   "%mul_ln19 = mul i29 %sext_ln32_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 150 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i16 %buf_2d_in_load" [source/dct.c:32]   --->   Operation 151 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i16 %buf_2d_in_load_3" [source/dct.c:32]   --->   Operation 152 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i16 %buf_2d_in_load_5" [source/dct.c:32]   --->   Operation 153 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i16 %buf_2d_in_load_6" [source/dct.c:32]   --->   Operation 154 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %dct_coeff_table_0_load" [source/dct.c:16]   --->   Operation 155 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_2)   --->   "%mul_ln16 = mul i29 %sext_ln32, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 156 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_1 = mul i29 %sext_ln32_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 157 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_2 = mul i29 %sext_ln32_2, i29 %sext_ln16_1" [source/dct.c:16]   --->   Operation 158 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i15 %dct_coeff_table_3_load" [source/dct.c:16]   --->   Operation 159 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln16_3 = mul i29 %sext_ln32_3, i29 %sext_ln16_2" [source/dct.c:16]   --->   Operation 160 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_4 = mul i29 %sext_ln32_4, i29 %sext_ln16_3" [source/dct.c:16]   --->   Operation 161 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i15 %dct_coeff_table_5_load" [source/dct.c:16]   --->   Operation 162 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_5)   --->   "%mul_ln16_5 = mul i29 %sext_ln32_5, i29 %sext_ln16_4" [source/dct.c:16]   --->   Operation 163 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i15 %dct_coeff_table_6_load" [source/dct.c:16]   --->   Operation 164 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [3/3] (0.99ns) (grouped into DSP with root node add_ln19_7)   --->   "%mul_ln16_6 = mul i29 %sext_ln32_6, i29 %sext_ln16_5" [source/dct.c:16]   --->   Operation 165 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_6)   --->   "%mul_ln19 = mul i29 %sext_ln32_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 166 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_2)   --->   "%mul_ln16 = mul i29 %sext_ln32, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 167 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_1 = mul i29 %sext_ln32_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 168 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_2 = mul i29 %sext_ln32_2, i29 %sext_ln16_1" [source/dct.c:16]   --->   Operation 169 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln16_3 = mul i29 %sext_ln32_3, i29 %sext_ln16_2" [source/dct.c:16]   --->   Operation 170 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln16_4 = mul i29 %sext_ln32_4, i29 %sext_ln16_3" [source/dct.c:16]   --->   Operation 171 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_5)   --->   "%mul_ln16_5 = mul i29 %sext_ln32_5, i29 %sext_ln16_4" [source/dct.c:16]   --->   Operation 172 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [2/3] (0.99ns) (grouped into DSP with root node add_ln19_7)   --->   "%mul_ln16_6 = mul i29 %sext_ln32_6, i29 %sext_ln16_5" [source/dct.c:16]   --->   Operation 173 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_6)   --->   "%mul_ln19 = mul i29 %sext_ln32_7, i29 %sext_ln19" [source/dct.c:19]   --->   Operation 174 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_6 = add i29 %mul_ln19, i29 4096" [source/dct.c:19]   --->   Operation 175 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_2)   --->   "%mul_ln16 = mul i29 %sext_ln32, i29 %zext_ln16" [source/dct.c:16]   --->   Operation 176 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_1 = mul i29 %sext_ln32_1, i29 %sext_ln16" [source/dct.c:16]   --->   Operation 177 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_2 = mul i29 %sext_ln32_2, i29 %sext_ln16_1" [source/dct.c:16]   --->   Operation 178 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln16_3 = mul i29 %sext_ln32_3, i29 %sext_ln16_2" [source/dct.c:16]   --->   Operation 179 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16_4 = mul i29 %sext_ln32_4, i29 %sext_ln16_3" [source/dct.c:16]   --->   Operation 180 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_5)   --->   "%mul_ln16_5 = mul i29 %sext_ln32_5, i29 %sext_ln16_4" [source/dct.c:16]   --->   Operation 181 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_7)   --->   "%mul_ln16_6 = mul i29 %sext_ln32_6, i29 %sext_ln16_5" [source/dct.c:16]   --->   Operation 182 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_2 = add i29 %mul_ln16_1, i29 %mul_ln16" [source/dct.c:19]   --->   Operation 183 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_3 = add i29 %mul_ln16_2, i29 %mul_ln16_3" [source/dct.c:19]   --->   Operation 184 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_5 = add i29 %mul_ln16_4, i29 %mul_ln16_5" [source/dct.c:19]   --->   Operation 185 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_6 = add i29 %mul_ln19, i29 4096" [source/dct.c:19]   --->   Operation 186 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_7 = add i29 %add_ln19_6, i29 %mul_ln16_6" [source/dct.c:19]   --->   Operation 187 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 189 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %add_ln19_1" [source/dct.c:19]   --->   Operation 191 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln19_1" [source/dct.c:19]   --->   Operation 192 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [source/dct.c:6]   --->   Operation 193 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_2 = add i29 %mul_ln16_1, i29 %mul_ln16" [source/dct.c:19]   --->   Operation 194 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_3 = add i29 %mul_ln16_2, i29 %mul_ln16_3" [source/dct.c:19]   --->   Operation 195 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_4 = add i29 %add_ln19_3, i29 %add_ln19_2" [source/dct.c:19]   --->   Operation 196 'add' 'add_ln19_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_5 = add i29 %mul_ln16_4, i29 %mul_ln16_5" [source/dct.c:19]   --->   Operation 197 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln19_7 = add i29 %add_ln19_6, i29 %mul_ln16_6" [source/dct.c:19]   --->   Operation 198 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.98ns)   --->   "%add_ln19_8 = add i29 %add_ln19_7, i29 %add_ln19_5" [source/dct.c:19]   --->   Operation 199 'add' 'add_ln19_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln19 = add i29 %add_ln19_8, i29 %add_ln19_4" [source/dct.c:19]   --->   Operation 200 'add' 'add_ln19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln19, i32 13, i32 28" [source/dct.c:19]   --->   Operation 201 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln19 = store i16 %trunc_ln, i6 %row_outbuf_addr" [source/dct.c:19]   --->   Operation 202 'store' 'store_ln19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %read_data.exit.preheader"   --->   Operation 203 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', source/dct.c:17) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln32', source/dct.c:32) [29]  (0.797 ns)
	'select' operation ('select_ln32_2', source/dct.c:32) [39]  (0.384 ns)
	'getelementptr' operation ('buf_2d_in_addr', source/dct.c:17) [41]  (0 ns)
	'load' operation ('buf_2d_in_load', source/dct.c:32) on array 'buf_2d_in' [42]  (1.24 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'load' operation ('buf_2d_in_load_7', source/dct.c:32) on array 'buf_2d_in' [112]  (1.24 ns)
	'mul' operation of DSP[157] ('mul_ln19', source/dct.c:19) [152]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('mul_ln16', source/dct.c:16) [124]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('mul_ln16', source/dct.c:16) [124]  (0.996 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[157] ('add_ln19_6', source/dct.c:19) [157]  (0.645 ns)
	'add' operation of DSP[158] ('add_ln19_7', source/dct.c:19) [158]  (0.645 ns)

 <State 6>: 3.59ns
The critical path consists of the following:
	'add' operation of DSP[156] ('add_ln19_5', source/dct.c:19) [156]  (0.645 ns)
	'add' operation ('add_ln19_8', source/dct.c:19) [159]  (0.985 ns)
	'add' operation ('add_ln19', source/dct.c:19) [160]  (0.723 ns)
	'store' operation ('store_ln19', source/dct.c:19) of variable 'trunc_ln', source/dct.c:19 on array 'row_outbuf' [162]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
