{
  "creator": "Yosys 0.46+135 (git sha1 8fb73e18f, x86_64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$3574": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$3575": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$3576": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$3577": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$3574_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$3575_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$3576_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$3577_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000001100010": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000001100010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010000101": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010100001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011100000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011100000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001011": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100010010": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$3655": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$c75b64368f67d9192fa7a658b3a8a32a1686fc30\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000001x0000011x1100110x1011100x1011100x1110110x1110010x1111110x1010110x1010110x0010010x1010001x0010000x1000001x0000000x1010010x0000000x1010010x0000000x1010010x0000000x1010010x0000000x0010001x0000000x0000001",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$3570": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$3571": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$3572": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$3573": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$3570_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$3571_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$3572_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$3573_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1797$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1799$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1805$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1809$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1797$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1799$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1805$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1809$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2069$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2071$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2077$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2081$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2069$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2071$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2077$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2081$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1933$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1935$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1941$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1945$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1933$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1935$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1941$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1945$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "SOC": {
      "attributes": {
        "hdlname": "SOC",
        "top": "00000000000000000000000000000001",
        "src": "ref/step7.v:10.1-210.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDS": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7, 8 ]
        },
        "RXD": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TXD": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "CW.clk_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "Q": [ 11 ]
          }
        },
        "CW.clk_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 12 ],
            "O": [ 10 ]
          }
        },
        "CW.clk_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 12 ],
            "I0": [ "0" ],
            "I1": [ 14 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "Q": [ 14 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 16 ],
            "Q": [ 17 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "Q": [ 19 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 19 ],
            "I3": [ 20 ],
            "O": [ 18 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 20 ],
            "I0": [ "0" ],
            "I1": [ 22 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 23 ],
            "Q": [ 22 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 21 ],
            "O": [ 23 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 24 ],
            "CO": [ 21 ],
            "I0": [ "0" ],
            "I1": [ 25 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 26 ],
            "Q": [ 25 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 25 ],
            "I3": [ 24 ],
            "O": [ 26 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 27 ],
            "CO": [ 24 ],
            "I0": [ "0" ],
            "I1": [ 28 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "Q": [ 28 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 27 ],
            "O": [ 29 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 30 ],
            "CO": [ 27 ],
            "I0": [ "0" ],
            "I1": [ 31 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 32 ],
            "Q": [ 31 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 31 ],
            "I3": [ 30 ],
            "O": [ 32 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 33 ],
            "CO": [ 30 ],
            "I0": [ "0" ],
            "I1": [ 34 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 35 ],
            "Q": [ 34 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 34 ],
            "I3": [ 33 ],
            "O": [ 35 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 33 ],
            "I0": [ "0" ],
            "I1": [ 37 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "Q": [ 37 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 36 ],
            "O": [ 38 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 39 ],
            "CO": [ 36 ],
            "I0": [ "0" ],
            "I1": [ 40 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "Q": [ 40 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 40 ],
            "I3": [ 39 ],
            "O": [ 41 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 42 ],
            "Q": [ 39 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 39 ],
            "O": [ 42 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 43 ],
            "O": [ 16 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 44 ],
            "CO": [ 43 ],
            "I0": [ "0" ],
            "I1": [ 45 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "Q": [ 45 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 45 ],
            "I3": [ 44 ],
            "O": [ 46 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 47 ],
            "CO": [ 44 ],
            "I0": [ "0" ],
            "I1": [ 48 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "Q": [ 48 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 47 ],
            "O": [ 49 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 50 ],
            "CO": [ 47 ],
            "I0": [ "0" ],
            "I1": [ 51 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 52 ],
            "Q": [ 51 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 50 ],
            "O": [ 52 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 53 ],
            "CO": [ 50 ],
            "I0": [ "0" ],
            "I1": [ 54 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 55 ],
            "Q": [ 54 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 54 ],
            "I3": [ 53 ],
            "O": [ 55 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 56 ],
            "CO": [ 53 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 58 ],
            "Q": [ 57 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 57 ],
            "I3": [ 56 ],
            "O": [ 58 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 56 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 61 ],
            "Q": [ 60 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 60 ],
            "I3": [ 59 ],
            "O": [ 61 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 62 ],
            "CO": [ 59 ],
            "I0": [ "0" ],
            "I1": [ 63 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 64 ],
            "Q": [ 63 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 62 ],
            "O": [ 64 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 62 ],
            "I0": [ "0" ],
            "I1": [ 66 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:62.3-64.6|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "Q": [ 66 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 65 ],
            "O": [ 67 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 20 ],
            "CO": [ 65 ],
            "I0": [ "0" ],
            "I1": [ 19 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 14 ],
            "I3": [ 13 ],
            "O": [ 15 ]
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 43 ],
            "CO": [ 13 ],
            "I0": [ "0" ],
            "I1": [ 17 ]
          }
        },
        "MEM.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000001x0000011x1100110x1011100x1011100x1110110x1110010x1111110x1010110x1010110x0010010x1010001x0010000x1000001x0000000x1010010x0000000x1010010x0000000x1010010x0000000x1010010x0000000x0010001x0000000x0000001",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 68, 69, 70, 71, 72, 73, 74, 75, "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ 76 ],
            "RDATA": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "MEM.0.0_RCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 76 ]
          }
        },
        "PC_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 95 ],
            "E": [ 96 ],
            "Q": [ 75 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 97 ],
            "E": [ 96 ],
            "Q": [ 74 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 98 ],
            "O": [ 97 ]
          }
        },
        "PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 99 ],
            "CO": [ 98 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "PC_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 100 ],
            "E": [ 96 ],
            "Q": [ 73 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 99 ],
            "O": [ 100 ]
          }
        },
        "PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 101 ],
            "CO": [ 99 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "PC_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 102 ],
            "E": [ 96 ],
            "Q": [ 72 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 101 ],
            "O": [ 102 ]
          }
        },
        "PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 101 ],
            "I0": [ "0" ],
            "I1": [ 71 ]
          }
        },
        "PC_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 104 ],
            "E": [ 96 ],
            "Q": [ 71 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 103 ],
            "O": [ 104 ]
          }
        },
        "PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 105 ],
            "CO": [ 103 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "PC_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 106 ],
            "E": [ 96 ],
            "Q": [ 70 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 70 ],
            "I3": [ 105 ],
            "O": [ 106 ]
          }
        },
        "PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 68 ],
            "CO": [ 105 ],
            "I0": [ "0" ],
            "I1": [ 69 ]
          }
        },
        "PC_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 107 ],
            "E": [ 96 ],
            "Q": [ 69 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 68 ],
            "O": [ 107 ]
          }
        },
        "PC_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 108 ],
            "E": [ 96 ],
            "Q": [ 68 ],
            "R": [ 3 ]
          }
        },
        "PC_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 68 ],
            "O": [ 108 ]
          }
        },
        "PC_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 109 ],
            "O": [ 95 ]
          }
        },
        "PC_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 98 ],
            "CO": [ 109 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "PC_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 110 ],
            "O": [ 96 ]
          }
        },
        "PC_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 85 ],
            "I3": [ 77 ],
            "O": [ 110 ]
          }
        },
        "RegisterBank.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111 ],
            "RADDR": [ 78, 86, 82, 90, 80, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ 112 ],
            "RDATA": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
            "RE": [ "1" ],
            "WADDR": [ 81, 89, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 129 ],
            "WDATA": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ],
            "WE": [ "1" ]
          }
        },
        "RegisterBank.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 89 ],
            "I2": [ 81 ],
            "I3": [ 146 ],
            "O": [ 129 ]
          }
        },
        "RegisterBank.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 89 ],
            "I2": [ 81 ],
            "I3": [ 146 ],
            "O": [ 111 ]
          }
        },
        "RegisterBank.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3 ],
            "I1": [ 93 ],
            "I2": [ 94 ],
            "I3": [ 85 ],
            "O": [ 146 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 131 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 150 ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 147 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 155 ],
            "I3": [ 156 ],
            "O": [ 148 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 158 ],
            "I3": [ 159 ],
            "O": [ 156 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 88 ],
            "I2": [ 157 ],
            "I3": [ 161 ],
            "O": [ 155 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 158 ],
            "I3": [ 161 ],
            "O": [ 162 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 87 ],
            "I3": [ 79 ],
            "O": [ 153 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 115 ],
            "O": [ 154 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 163 ],
            "I3": [ 159 ],
            "O": [ 164 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 166 ],
            "I3": [ 167 ],
            "O": [ 158 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 161 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 150 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 174 ],
            "I3": [ 175 ],
            "O": [ 151 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 172 ],
            "I3": [ 176 ],
            "O": [ 175 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 174 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 114 ],
            "I3": [ 179 ],
            "O": [ 177 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 178 ],
            "CO": [ 180 ],
            "I0": [ 170 ],
            "I1": [ 177 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 181 ],
            "CO": [ 178 ],
            "I0": [ 182 ],
            "I1": [ 183 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 152 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 176 ],
            "CO": [ 187 ],
            "I0": [ 170 ],
            "I1": [ 172 ]
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 114 ],
            "I3": [ 179 ],
            "O": [ 172 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 188 ],
            "I3": [ 189 ],
            "O": [ 144 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 190 ],
            "I2": [ 191 ],
            "I3": [ 192 ],
            "O": [ 188 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 189 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 195 ],
            "I3": [ 196 ],
            "O": [ 193 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 197 ],
            "I2": [ 198 ],
            "I3": [ 199 ],
            "O": [ 194 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 197 ],
            "I3": [ 200 ],
            "O": [ 201 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 201 ],
            "I3": [ 169 ],
            "O": [ 202 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 203 ],
            "I3": [ 204 ],
            "O": [ 205 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 204 ],
            "O": [ 206 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 167 ],
            "I3": [ 168 ],
            "O": [ 204 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 209 ],
            "O": [ 167 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 157 ],
            "O": [ 197 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 210 ],
            "I3": [ 211 ],
            "O": [ 195 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 196 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 182 ],
            "I2": [ 171 ],
            "I3": [ 214 ],
            "O": [ 190 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 191 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 182 ],
            "I2": [ 214 ],
            "I3": [ 217 ],
            "O": [ 216 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 182 ],
            "I2": [ 183 ],
            "I3": [ 181 ],
            "O": [ 215 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 179 ],
            "O": [ 183 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 218 ],
            "CO": [ 181 ],
            "I0": [ 219 ],
            "I1": [ 220 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 221 ],
            "CO": [ 218 ],
            "I0": [ 222 ],
            "I1": [ 223 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 179 ],
            "O": [ 223 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 220 ],
            "I3": [ 218 ],
            "O": [ 224 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 119 ],
            "I3": [ 179 ],
            "O": [ 220 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 225 ],
            "CO": [ 217 ],
            "I0": [ 219 ],
            "I1": [ 226 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 227 ],
            "CO": [ 225 ],
            "I0": [ 222 ],
            "I1": [ 228 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 226 ],
            "I3": [ 225 ],
            "O": [ 229 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 171 ],
            "I3": [ 226 ],
            "O": [ 230 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 224 ],
            "I3": [ 229 ],
            "O": [ 231 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 232 ],
            "O": [ 233 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 119 ],
            "I3": [ 179 ],
            "O": [ 226 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 234 ],
            "O": [ 192 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 217 ],
            "CO": [ 176 ],
            "I0": [ 182 ],
            "I1": [ 214 ]
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 179 ],
            "O": [ 214 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 235 ],
            "I2": [ 236 ],
            "I3": [ 237 ],
            "O": [ 143 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 157 ],
            "I2": [ 238 ],
            "I3": [ 239 ],
            "O": [ 235 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ 242 ],
            "O": [ 236 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 243 ],
            "I3": [ 244 ],
            "O": [ 237 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 157 ],
            "I3": [ 238 ],
            "O": [ 245 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 246 ],
            "I3": [ 211 ],
            "O": [ 247 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 248 ],
            "I3": [ 249 ],
            "O": [ 250 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 248 ],
            "O": [ 252 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 153 ],
            "I3": [ 154 ],
            "O": [ 253 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 200 ],
            "I2": [ 254 ],
            "I3": [ 255 ],
            "O": [ 248 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 256 ],
            "I3": [ 257 ],
            "O": [ 246 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 211 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 210 ],
            "I3": [ 212 ],
            "O": [ 238 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 260 ],
            "I3": [ 261 ],
            "O": [ 210 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 212 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 264 ],
            "I2": [ 265 ],
            "I3": [ 266 ],
            "O": [ 262 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 266 ],
            "O": [ 269 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 271 ],
            "I3": [ 266 ],
            "O": [ 260 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 273 ],
            "I3": [ 266 ],
            "O": [ 258 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 275 ],
            "I3": [ 266 ],
            "O": [ 261 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 277 ],
            "I3": [ 266 ],
            "O": [ 263 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 239 ],
            "O": [ 255 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 278 ],
            "O": [ 254 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 279 ],
            "I3": [ 278 ],
            "O": [ 280 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 280 ],
            "O": [ 199 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 196 ],
            "I3": [ 280 ],
            "O": [ 281 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 282 ],
            "I3": [ 283 ],
            "O": [ 278 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 285 ],
            "I3": [ 266 ],
            "O": [ 286 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 266 ],
            "O": [ 283 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 213 ],
            "I3": [ 279 ],
            "O": [ 239 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 289 ],
            "I3": [ 286 ],
            "O": [ 279 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 269 ],
            "I3": [ 290 ],
            "O": [ 213 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 266 ],
            "O": [ 290 ]
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 294 ],
            "I3": [ 266 ],
            "O": [ 289 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 153 ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 141 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 297 ],
            "I2": [ 298 ],
            "I3": [ 299 ],
            "O": [ 295 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 300 ],
            "I3": [ 301 ],
            "O": [ 296 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 302 ],
            "I3": [ 303 ],
            "O": [ 301 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 304 ],
            "I3": [ 305 ],
            "O": [ 300 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 304 ],
            "O": [ 306 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 304 ],
            "O": [ 308 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 171 ],
            "I3": [ 309 ],
            "O": [ 310 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 311 ],
            "I3": [ 312 ],
            "O": [ 313 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 171 ],
            "I3": [ 228 ],
            "O": [ 314 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 315 ],
            "I3": [ 316 ],
            "O": [ 317 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 228 ],
            "I3": [ 227 ],
            "O": [ 316 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 223 ],
            "I3": [ 221 ],
            "O": [ 315 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 179 ],
            "O": [ 228 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 318 ],
            "I3": [ 319 ],
            "O": [ 304 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 171 ],
            "I3": [ 320 ],
            "O": [ 302 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 321 ],
            "I3": [ 322 ],
            "O": [ 303 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 320 ],
            "I3": [ 323 ],
            "O": [ 322 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 324 ],
            "I3": [ 325 ],
            "O": [ 321 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 179 ],
            "O": [ 320 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 326 ],
            "I3": [ 327 ],
            "O": [ 297 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 328 ],
            "I3": [ 329 ],
            "O": [ 298 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 299 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 262 ],
            "I3": [ 269 ],
            "O": [ 328 ]
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 290 ],
            "I3": [ 289 ],
            "O": [ 326 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 332 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 140 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 335 ],
            "I3": [ 336 ],
            "O": [ 332 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 314 ],
            "I2": [ 317 ],
            "I3": [ 306 ],
            "O": [ 333 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 337 ],
            "I3": [ 338 ],
            "O": [ 334 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 328 ],
            "I3": [ 329 ],
            "O": [ 335 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 336 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 341 ],
            "I3": [ 257 ],
            "O": [ 342 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 256 ],
            "I3": [ 259 ],
            "O": [ 340 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 222 ],
            "I3": [ 266 ],
            "O": [ 256 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 182 ],
            "I3": [ 266 ],
            "O": [ 259 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 343 ],
            "I2": [ 344 ],
            "I3": [ 266 ],
            "O": [ 341 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 346 ],
            "I3": [ 266 ],
            "O": [ 257 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 258 ],
            "I3": [ 260 ],
            "O": [ 339 ]
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 261 ],
            "I3": [ 263 ],
            "O": [ 329 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 347 ],
            "I2": [ 348 ],
            "I3": [ 349 ],
            "O": [ 139 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 171 ],
            "I3": [ 350 ],
            "O": [ 347 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 184 ],
            "I2": [ 351 ],
            "I3": [ 352 ],
            "O": [ 348 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 353 ],
            "I2": [ 354 ],
            "I3": [ 355 ],
            "O": [ 349 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 328 ],
            "I3": [ 326 ],
            "O": [ 353 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 154 ],
            "I3": [ 356 ],
            "O": [ 354 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 339 ],
            "I3": [ 329 ],
            "O": [ 356 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 187 ],
            "CO": [ 357 ],
            "I0": [ 273 ],
            "I1": [ 350 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 350 ],
            "I3": [ 187 ],
            "O": [ 358 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 359 ],
            "I3": [ 358 ],
            "O": [ 351 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 318 ],
            "I3": [ 360 ],
            "O": [ 352 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 361 ],
            "I3": [ 180 ],
            "O": [ 359 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 122 ],
            "I3": [ 179 ],
            "O": [ 361 ]
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 122 ],
            "I3": [ 179 ],
            "O": [ 350 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 363 ],
            "I3": [ 364 ],
            "O": [ 137 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 171 ],
            "I3": [ 365 ],
            "O": [ 362 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 184 ],
            "I2": [ 366 ],
            "I3": [ 367 ],
            "O": [ 363 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 368 ],
            "I3": [ 369 ],
            "O": [ 364 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 157 ],
            "I2": [ 370 ],
            "I3": [ 371 ],
            "O": [ 368 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 372 ],
            "I3": [ 373 ],
            "O": [ 369 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 374 ],
            "O": [ 372 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 370 ],
            "O": [ 375 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 376 ],
            "I3": [ 375 ],
            "O": [ 377 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 372 ],
            "I3": [ 375 ],
            "O": [ 378 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 207 ],
            "I2": [ 165 ],
            "I3": [ 372 ],
            "O": [ 376 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 379 ],
            "I3": [ 380 ],
            "O": [ 370 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 381 ],
            "I3": [ 382 ],
            "O": [ 371 ]
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 179 ],
            "O": [ 365 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 384 ],
            "I3": [ 385 ],
            "O": [ 136 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 230 ],
            "I2": [ 231 ],
            "I3": [ 233 ],
            "O": [ 383 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 386 ],
            "I3": [ 387 ],
            "O": [ 384 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 388 ],
            "I3": [ 389 ],
            "O": [ 386 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 371 ],
            "O": [ 387 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 390 ],
            "I3": [ 391 ],
            "O": [ 388 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 392 ],
            "I3": [ 393 ],
            "O": [ 389 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 393 ],
            "I3": [ 394 ],
            "O": [ 395 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 117 ],
            "O": [ 165 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 396 ],
            "I3": [ 397 ],
            "O": [ 166 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 270 ],
            "I3": [ 266 ],
            "O": [ 393 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 394 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 170 ],
            "I3": [ 266 ],
            "O": [ 391 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 272 ],
            "I3": [ 266 ],
            "O": [ 392 ]
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 377 ],
            "I3": [ 378 ],
            "O": [ 385 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 398 ],
            "I2": [ 399 ],
            "I3": [ 400 ],
            "O": [ 135 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 171 ],
            "I3": [ 401 ],
            "O": [ 398 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 184 ],
            "I2": [ 402 ],
            "I3": [ 403 ],
            "O": [ 399 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 404 ],
            "I3": [ 405 ],
            "O": [ 402 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 404 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 118 ],
            "I3": [ 179 ],
            "O": [ 406 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 407 ],
            "CO": [ 408 ],
            "I0": [ 272 ],
            "I1": [ 406 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 180 ],
            "CO": [ 407 ],
            "I0": [ 273 ],
            "I1": [ 361 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 409 ],
            "I3": [ 410 ],
            "O": [ 400 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 157 ],
            "I2": [ 411 ],
            "I3": [ 412 ],
            "O": [ 409 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 413 ],
            "I3": [ 414 ],
            "O": [ 410 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 389 ],
            "I3": [ 381 ],
            "O": [ 411 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 357 ],
            "CO": [ 415 ],
            "I0": [ 272 ],
            "I1": [ 401 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 415 ],
            "CO": [ 416 ],
            "I0": [ 271 ],
            "I1": [ 417 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 417 ],
            "I3": [ 415 ],
            "O": [ 418 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 179 ],
            "O": [ 417 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 419 ],
            "I3": [ 418 ],
            "O": [ 242 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 171 ],
            "I3": [ 417 ],
            "O": [ 240 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 420 ],
            "I3": [ 408 ],
            "O": [ 419 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 179 ],
            "O": [ 420 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 401 ],
            "I3": [ 357 ],
            "O": [ 405 ]
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 118 ],
            "I3": [ 179 ],
            "O": [ 401 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 421 ],
            "I2": [ 422 ],
            "I3": [ 423 ],
            "O": [ 133 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 171 ],
            "I3": [ 424 ],
            "O": [ 421 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 202 ],
            "I3": [ 205 ],
            "O": [ 422 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 184 ],
            "I2": [ 425 ],
            "I3": [ 426 ],
            "O": [ 423 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 427 ],
            "I3": [ 428 ],
            "O": [ 426 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 429 ],
            "I3": [ 430 ],
            "O": [ 427 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 179 ],
            "O": [ 429 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 408 ],
            "CO": [ 430 ],
            "I0": [ 271 ],
            "I1": [ 420 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 323 ],
            "I0": [ 270 ],
            "I1": [ 424 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 424 ],
            "I3": [ 416 ],
            "O": [ 428 ]
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 179 ],
            "O": [ 424 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 171 ],
            "I2": [ 431 ],
            "I3": [ 432 ],
            "O": [ 145 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 87 ],
            "I3": [ 79 ],
            "O": [ 171 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 434 ],
            "I0": [ 277 ],
            "I1": [ 431 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 434 ],
            "CO": [ 435 ],
            "I0": [ 276 ],
            "I1": [ 436 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 436 ],
            "I3": [ 434 ],
            "O": [ 437 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 438 ],
            "I3": [ 179 ],
            "O": [ 436 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 307 ],
            "I2": [ 439 ],
            "I3": [ 185 ],
            "O": [ 440 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 441 ],
            "O": [ 442 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 443 ],
            "I3": [ 444 ],
            "O": [ 441 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 171 ],
            "I3": [ 436 ],
            "O": [ 439 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 431 ],
            "I3": [ 433 ],
            "O": [ 445 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 433 ],
            "I0": [ 274 ],
            "I1": [ 365 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 323 ],
            "CO": [ 446 ],
            "I0": [ 275 ],
            "I1": [ 320 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 447 ],
            "I3": [ 448 ],
            "O": [ 449 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 128 ],
            "I3": [ 179 ],
            "O": [ 447 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 448 ],
            "CO": [ 444 ],
            "I0": [ 277 ],
            "I1": [ 447 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 450 ],
            "CO": [ 448 ],
            "I0": [ 274 ],
            "I1": [ 451 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 325 ],
            "CO": [ 450 ],
            "I0": [ 275 ],
            "I1": [ 324 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 325 ],
            "I0": [ 270 ],
            "I1": [ 429 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 179 ],
            "O": [ 324 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 179 ],
            "O": [ 451 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 128 ],
            "I3": [ 179 ],
            "O": [ 431 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 85 ],
            "I3": [ 77 ],
            "O": [ 179 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 452 ],
            "I2": [ 453 ],
            "I3": [ 454 ],
            "O": [ 432 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 455 ],
            "I3": [ 234 ],
            "O": [ 452 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 449 ],
            "I3": [ 445 ],
            "O": [ 453 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 456 ],
            "I3": [ 281 ],
            "O": [ 454 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 457 ],
            "I3": [ 458 ],
            "O": [ 455 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 459 ],
            "I3": [ 460 ],
            "O": [ 461 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 462 ],
            "I3": [ 463 ],
            "O": [ 457 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 277 ],
            "I2": [ 274 ],
            "I3": [ 266 ],
            "O": [ 462 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 264 ],
            "I3": [ 266 ],
            "O": [ 459 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 276 ],
            "I3": [ 266 ],
            "O": [ 460 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 464 ],
            "I3": [ 465 ],
            "O": [ 234 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 466 ],
            "I3": [ 467 ],
            "O": [ 458 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 468 ],
            "I3": [ 469 ],
            "O": [ 464 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 465 ],
            "O": [ 470 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 471 ],
            "I3": [ 472 ],
            "O": [ 465 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 345 ],
            "I3": [ 266 ],
            "O": [ 469 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 343 ],
            "I3": [ 266 ],
            "O": [ 471 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 472 ],
            "O": [ 318 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 318 ],
            "O": [ 473 ]
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 474 ],
            "I3": [ 266 ],
            "O": [ 472 ]
          }
        },
        "RegisterBank.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111 ],
            "RADDR": [ 78, 86, 82, 90, 80, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ 112 ],
            "RDATA": [ 438, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489 ],
            "RE": [ "1" ],
            "WADDR": [ 81, 89, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 129 ],
            "WDATA": [ 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505 ],
            "WE": [ "1" ]
          }
        },
        "RegisterBank.0.1_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 506 ],
            "I2": [ 507 ],
            "I3": [ 508 ],
            "O": [ 495 ]
          }
        },
        "RegisterBank.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 509 ],
            "I2": [ 510 ],
            "I3": [ 511 ],
            "O": [ 506 ]
          }
        },
        "RegisterBank.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 251 ],
            "I2": [ 512 ],
            "I3": [ 414 ],
            "O": [ 507 ]
          }
        },
        "RegisterBank.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 307 ],
            "I2": [ 403 ],
            "I3": [ 513 ],
            "O": [ 508 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 514 ],
            "I2": [ 515 ],
            "I3": [ 516 ],
            "O": [ 494 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 413 ],
            "I3": [ 517 ],
            "O": [ 514 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 518 ],
            "O": [ 515 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 518 ],
            "I3": [ 514 ],
            "O": [ 519 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 388 ],
            "I3": [ 520 ],
            "O": [ 521 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 157 ],
            "I3": [ 411 ],
            "O": [ 522 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 523 ],
            "I3": [ 524 ],
            "O": [ 520 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 345 ],
            "I3": [ 266 ],
            "O": [ 523 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 182 ],
            "I2": [ 219 ],
            "I3": [ 266 ],
            "O": [ 390 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 524 ],
            "O": [ 525 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 344 ],
            "I1": [ 474 ],
            "I2": [ 207 ],
            "I3": [ 266 ],
            "O": [ 526 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 523 ],
            "I3": [ 390 ],
            "O": [ 527 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 343 ],
            "I3": [ 266 ],
            "O": [ 524 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 528 ],
            "I3": [ 517 ],
            "O": [ 518 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 157 ],
            "I3": [ 528 ],
            "O": [ 414 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 253 ],
            "I3": [ 413 ],
            "O": [ 512 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 200 ],
            "I3": [ 413 ],
            "O": [ 528 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 165 ],
            "O": [ 200 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 529 ],
            "I2": [ 530 ],
            "I3": [ 531 ],
            "O": [ 516 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 374 ],
            "I3": [ 380 ],
            "O": [ 413 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 532 ],
            "O": [ 374 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 287 ],
            "I3": [ 266 ],
            "O": [ 534 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 535 ],
            "I3": [ 266 ],
            "O": [ 532 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 412 ],
            "O": [ 517 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 382 ],
            "I3": [ 379 ],
            "O": [ 412 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 396 ],
            "I3": [ 394 ],
            "O": [ 381 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 397 ],
            "I3": [ 208 ],
            "O": [ 382 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 209 ],
            "I3": [ 536 ],
            "O": [ 379 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 537 ],
            "I3": [ 534 ],
            "O": [ 380 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 267 ],
            "I3": [ 266 ],
            "O": [ 208 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 291 ],
            "I3": [ 266 ],
            "O": [ 209 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 293 ],
            "I3": [ 266 ],
            "O": [ 536 ]
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 284 ],
            "I3": [ 266 ],
            "O": [ 537 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 538 ],
            "I3": [ 539 ],
            "O": [ 493 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 540 ],
            "I2": [ 425 ],
            "I3": [ 541 ],
            "O": [ 538 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 542 ],
            "I3": [ 543 ],
            "O": [ 539 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 544 ],
            "I3": [ 545 ],
            "O": [ 543 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 546 ],
            "I3": [ 547 ],
            "O": [ 542 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 179 ],
            "O": [ 546 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 547 ],
            "CO": [ 548 ],
            "I0": [ 287 ],
            "I1": [ 546 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 549 ],
            "CO": [ 547 ],
            "I0": [ 288 ],
            "I1": [ 550 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 179 ],
            "O": [ 544 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 545 ],
            "CO": [ 551 ],
            "I0": [ 287 ],
            "I1": [ 544 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 552 ],
            "CO": [ 545 ],
            "I0": [ 288 ],
            "I1": [ 553 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 554 ],
            "I3": [ 202 ],
            "O": [ 540 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 555 ],
            "I3": [ 556 ],
            "O": [ 425 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 557 ],
            "I3": [ 556 ],
            "O": [ 558 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 559 ],
            "I3": [ 560 ],
            "O": [ 557 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 563 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 564 ],
            "I3": [ 565 ],
            "O": [ 556 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 560 ],
            "I3": [ 564 ],
            "O": [ 566 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 567 ],
            "I3": [ 568 ],
            "O": [ 559 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 569 ],
            "I3": [ 570 ],
            "O": [ 560 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 266 ],
            "O": [ 571 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 266 ],
            "O": [ 567 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 264 ],
            "I2": [ 265 ],
            "I3": [ 266 ],
            "O": [ 568 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 277 ],
            "I3": [ 266 ],
            "O": [ 569 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 559 ],
            "I3": [ 562 ],
            "O": [ 572 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 573 ],
            "I3": [ 574 ],
            "O": [ 561 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 575 ],
            "I3": [ 571 ],
            "O": [ 562 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 533 ],
            "I3": [ 266 ],
            "O": [ 576 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 266 ],
            "O": [ 573 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 285 ],
            "I3": [ 266 ],
            "O": [ 574 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 294 ],
            "I3": [ 266 ],
            "O": [ 575 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 577 ],
            "I3": [ 578 ],
            "O": [ 564 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 275 ],
            "I3": [ 266 ],
            "O": [ 570 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 270 ],
            "I2": [ 271 ],
            "I3": [ 266 ],
            "O": [ 577 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 578 ],
            "I3": [ 579 ],
            "O": [ 580 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 581 ],
            "I3": [ 582 ],
            "O": [ 583 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 222 ],
            "I3": [ 266 ],
            "O": [ 581 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 170 ],
            "I2": [ 182 ],
            "I3": [ 266 ],
            "O": [ 579 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 584 ],
            "I3": [ 580 ],
            "O": [ 585 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 586 ],
            "I3": [ 583 ],
            "O": [ 232 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 570 ],
            "I3": [ 577 ],
            "O": [ 584 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 272 ],
            "I2": [ 273 ],
            "I3": [ 266 ],
            "O": [ 578 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 587 ],
            "I3": [ 588 ],
            "O": [ 541 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 171 ],
            "I3": [ 544 ],
            "O": [ 587 ]
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 557 ],
            "I3": [ 563 ],
            "O": [ 588 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 589 ],
            "I2": [ 590 ],
            "I3": [ 591 ],
            "O": [ 492 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 592 ],
            "I3": [ 593 ],
            "O": [ 589 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 594 ],
            "O": [ 590 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 595 ],
            "I3": [ 596 ],
            "O": [ 594 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 179 ],
            "O": [ 595 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 598 ],
            "I2": [ 558 ],
            "I3": [ 599 ],
            "O": [ 591 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 179 ],
            "O": [ 592 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 593 ],
            "CO": [ 600 ],
            "I0": [ 267 ],
            "I1": [ 592 ]
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 601 ],
            "CO": [ 593 ],
            "I0": [ 268 ],
            "I1": [ 602 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 603 ],
            "I3": [ 604 ],
            "O": [ 491 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 606 ],
            "I2": [ 607 ],
            "I3": [ 608 ],
            "O": [ 603 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 609 ],
            "I3": [ 610 ],
            "O": [ 604 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 611 ],
            "I3": [ 612 ],
            "O": [ 610 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 613 ],
            "I3": [ 614 ],
            "O": [ 609 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 475 ],
            "I3": [ 179 ],
            "O": [ 613 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 614 ],
            "CO": [ 615 ],
            "I0": [ 293 ],
            "I1": [ 613 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 616 ],
            "CO": [ 614 ],
            "I0": [ 294 ],
            "I1": [ 617 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 612 ],
            "CO": [ 618 ],
            "I0": [ 293 ],
            "I1": [ 611 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 619 ],
            "CO": [ 612 ],
            "I0": [ 294 ],
            "I1": [ 620 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 171 ],
            "I3": [ 611 ],
            "O": [ 605 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 307 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 606 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 572 ],
            "I3": [ 566 ],
            "O": [ 607 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 554 ],
            "I3": [ 155 ],
            "O": [ 608 ]
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 475 ],
            "I3": [ 179 ],
            "O": [ 611 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 623 ],
            "O": [ 490 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 566 ],
            "I3": [ 186 ],
            "O": [ 621 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 554 ],
            "I3": [ 162 ],
            "O": [ 622 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 88 ],
            "I3": [ 154 ],
            "O": [ 554 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 440 ],
            "I2": [ 437 ],
            "I3": [ 442 ],
            "O": [ 623 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 565 ],
            "I3": [ 624 ],
            "O": [ 186 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 582 ],
            "I3": [ 625 ],
            "O": [ 624 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 579 ],
            "I3": [ 581 ],
            "O": [ 565 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 343 ],
            "I2": [ 344 ],
            "I3": [ 266 ],
            "O": [ 625 ]
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 346 ],
            "I3": [ 266 ],
            "O": [ 582 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 626 ],
            "I3": [ 627 ],
            "O": [ 504 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 628 ],
            "I3": [ 629 ],
            "O": [ 626 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 631 ],
            "I2": [ 632 ],
            "I3": [ 633 ],
            "O": [ 627 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 171 ],
            "I3": [ 620 ],
            "O": [ 630 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 234 ],
            "O": [ 631 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 634 ],
            "I3": [ 455 ],
            "O": [ 632 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 253 ],
            "I2": [ 635 ],
            "I3": [ 636 ],
            "O": [ 633 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 197 ],
            "I3": [ 199 ],
            "O": [ 635 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 198 ],
            "I3": [ 199 ],
            "O": [ 636 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 620 ],
            "I3": [ 619 ],
            "O": [ 629 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 617 ],
            "I3": [ 616 ],
            "O": [ 628 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 488 ],
            "I3": [ 179 ],
            "O": [ 617 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 637 ],
            "CO": [ 616 ],
            "I0": [ 291 ],
            "I1": [ 638 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 488 ],
            "I3": [ 179 ],
            "O": [ 620 ]
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 639 ],
            "CO": [ 619 ],
            "I0": [ 291 ],
            "I1": [ 640 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 643 ],
            "I3": [ 644 ],
            "O": [ 503 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 243 ],
            "O": [ 641 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 645 ],
            "I2": [ 646 ],
            "I3": [ 647 ],
            "O": [ 642 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 244 ],
            "O": [ 643 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 644 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 553 ],
            "I3": [ 552 ],
            "O": [ 649 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 550 ],
            "I3": [ 549 ],
            "O": [ 648 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 487 ],
            "I3": [ 179 ],
            "O": [ 550 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 650 ],
            "CO": [ 549 ],
            "I0": [ 284 ],
            "I1": [ 651 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 479 ],
            "I3": [ 179 ],
            "O": [ 651 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 171 ],
            "I3": [ 553 ],
            "O": [ 645 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 307 ],
            "I2": [ 470 ],
            "I3": [ 652 ],
            "O": [ 646 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 653 ],
            "I3": [ 654 ],
            "O": [ 647 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 655 ],
            "I3": [ 656 ],
            "O": [ 654 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 655 ],
            "O": [ 657 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 658 ],
            "I3": [ 659 ],
            "O": [ 655 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 656 ],
            "I3": [ 461 ],
            "O": [ 634 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 165 ],
            "I2": [ 660 ],
            "I3": [ 661 ],
            "O": [ 662 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 535 ],
            "I3": [ 266 ],
            "O": [ 660 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 663 ],
            "I3": [ 664 ],
            "O": [ 656 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 487 ],
            "I3": [ 179 ],
            "O": [ 553 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 665 ],
            "CO": [ 552 ],
            "I0": [ 284 ],
            "I1": [ 666 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 171 ],
            "I3": [ 666 ],
            "O": [ 509 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 667 ],
            "I3": [ 668 ],
            "O": [ 510 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 669 ],
            "O": [ 511 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 576 ],
            "I3": [ 573 ],
            "O": [ 670 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 574 ],
            "I3": [ 575 ],
            "O": [ 667 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 479 ],
            "I3": [ 179 ],
            "O": [ 666 ]
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 165 ],
            "I2": [ 157 ],
            "I3": [ 254 ],
            "O": [ 243 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 671 ],
            "I2": [ 672 ],
            "I3": [ 673 ],
            "O": [ 502 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 671 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 676 ],
            "O": [ 672 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 602 ],
            "I3": [ 601 ],
            "O": [ 676 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 486 ],
            "I3": [ 179 ],
            "O": [ 602 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 677 ],
            "CO": [ 601 ],
            "I0": [ 264 ],
            "I1": [ 678 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 478 ],
            "I3": [ 179 ],
            "O": [ 678 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 680 ],
            "I2": [ 681 ],
            "I3": [ 682 ],
            "O": [ 673 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 171 ],
            "I3": [ 674 ],
            "O": [ 679 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 470 ],
            "O": [ 680 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 653 ],
            "I3": [ 652 ],
            "O": [ 681 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 461 ],
            "I3": [ 457 ],
            "O": [ 653 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 470 ],
            "I3": [ 652 ],
            "O": [ 241 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 458 ],
            "I3": [ 464 ],
            "O": [ 652 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 249 ],
            "I3": [ 252 ],
            "O": [ 682 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 486 ],
            "I3": [ 179 ],
            "O": [ 674 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 675 ],
            "CO": [ 596 ],
            "I0": [ 268 ],
            "I1": [ 674 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 683 ],
            "CO": [ 675 ],
            "I0": [ 264 ],
            "I1": [ 684 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 264 ],
            "I2": [ 684 ],
            "I3": [ 683 ],
            "O": [ 685 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 264 ],
            "I2": [ 678 ],
            "I3": [ 677 ],
            "O": [ 686 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 171 ],
            "I2": [ 684 ],
            "I3": [ 687 ],
            "O": [ 529 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 586 ],
            "O": [ 687 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 669 ],
            "I3": [ 688 ],
            "O": [ 530 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 686 ],
            "I3": [ 685 ],
            "O": [ 531 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 689 ],
            "I3": [ 584 ],
            "O": [ 669 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 571 ],
            "I3": [ 567 ],
            "O": [ 668 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 689 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 580 ],
            "I3": [ 583 ],
            "O": [ 688 ]
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 478 ],
            "I3": [ 179 ],
            "O": [ 684 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 690 ],
            "I1": [ 691 ],
            "I2": [ 692 ],
            "I3": [ 693 ],
            "O": [ 501 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 694 ],
            "I3": [ 695 ],
            "O": [ 690 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 307 ],
            "I2": [ 696 ],
            "I3": [ 300 ],
            "O": [ 691 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 533 ],
            "I3": [ 697 ],
            "O": [ 696 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 485 ],
            "I3": [ 179 ],
            "O": [ 697 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 331 ],
            "I3": [ 698 ],
            "O": [ 692 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 330 ],
            "O": [ 698 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 699 ],
            "I3": [ 700 ],
            "O": [ 693 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 697 ],
            "I3": [ 551 ],
            "O": [ 700 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 701 ],
            "I3": [ 548 ],
            "O": [ 699 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 485 ],
            "I3": [ 179 ],
            "O": [ 701 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 702 ],
            "I3": [ 703 ],
            "O": [ 694 ]
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 704 ],
            "I3": [ 705 ],
            "O": [ 695 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 707 ],
            "I3": [ 708 ],
            "O": [ 500 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 694 ],
            "I3": [ 305 ],
            "O": [ 706 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 338 ],
            "I3": [ 709 ],
            "O": [ 707 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 337 ],
            "O": [ 709 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 310 ],
            "I2": [ 308 ],
            "I3": [ 313 ],
            "O": [ 708 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 710 ],
            "I3": [ 711 ],
            "O": [ 305 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 703 ],
            "I3": [ 710 ],
            "O": [ 712 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 664 ],
            "I3": [ 459 ],
            "O": [ 702 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 460 ],
            "I3": [ 462 ],
            "O": [ 703 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 267 ],
            "I3": [ 266 ],
            "O": [ 664 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 702 ],
            "I3": [ 705 ],
            "O": [ 713 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 658 ],
            "I3": [ 661 ],
            "O": [ 704 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 659 ],
            "I3": [ 663 ],
            "O": [ 705 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 293 ],
            "I3": [ 266 ],
            "O": [ 659 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 291 ],
            "I3": [ 266 ],
            "O": [ 663 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 287 ],
            "I3": [ 266 ],
            "O": [ 661 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 284 ],
            "I3": [ 266 ],
            "O": [ 658 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 463 ],
            "I3": [ 466 ],
            "O": [ 710 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 270 ],
            "I3": [ 266 ],
            "O": [ 463 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 272 ],
            "I3": [ 266 ],
            "O": [ 466 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 469 ],
            "I3": [ 471 ],
            "O": [ 319 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 467 ],
            "I3": [ 468 ],
            "O": [ 711 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 170 ],
            "I3": [ 266 ],
            "O": [ 467 ]
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 182 ],
            "I2": [ 219 ],
            "I3": [ 266 ],
            "O": [ 468 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 714 ],
            "I2": [ 715 ],
            "I3": [ 716 ],
            "O": [ 499 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 717 ],
            "I3": [ 714 ],
            "O": [ 355 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 157 ],
            "I3": [ 718 ],
            "O": [ 714 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 157 ],
            "I3": [ 719 ],
            "O": [ 717 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 328 ],
            "I3": [ 326 ],
            "O": [ 720 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 721 ],
            "I3": [ 327 ],
            "O": [ 719 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 720 ],
            "I3": [ 718 ],
            "O": [ 722 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 723 ],
            "I3": [ 722 ],
            "O": [ 724 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 171 ],
            "I3": [ 207 ],
            "O": [ 725 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 726 ],
            "I3": [ 727 ],
            "O": [ 728 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 339 ],
            "I3": [ 329 ],
            "O": [ 726 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 340 ],
            "I3": [ 342 ],
            "O": [ 727 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 719 ],
            "I3": [ 720 ],
            "O": [ 723 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 729 ],
            "I3": [ 327 ],
            "O": [ 718 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 729 ],
            "O": [ 730 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 730 ],
            "I3": [ 731 ],
            "O": [ 338 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 326 ],
            "I3": [ 327 ],
            "O": [ 731 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 721 ],
            "O": [ 732 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 200 ],
            "I2": [ 732 ],
            "I3": [ 731 ],
            "O": [ 337 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 157 ],
            "I3": [ 730 ],
            "O": [ 331 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 165 ],
            "I2": [ 157 ],
            "I3": [ 732 ],
            "O": [ 330 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 733 ],
            "I3": [ 282 ],
            "O": [ 729 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 165 ],
            "I2": [ 733 ],
            "I3": [ 254 ],
            "O": [ 734 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 734 ],
            "I3": [ 255 ],
            "O": [ 249 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 157 ],
            "I3": [ 734 ],
            "O": [ 244 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 165 ],
            "I3": [ 733 ],
            "O": [ 735 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 735 ],
            "O": [ 198 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111010001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 88 ],
            "I2": [ 157 ],
            "I3": [ 735 ],
            "O": [ 456 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 266 ],
            "O": [ 733 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 207 ],
            "I3": [ 282 ],
            "O": [ 721 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 286 ],
            "I3": [ 283 ],
            "O": [ 327 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 533 ],
            "I3": [ 266 ],
            "O": [ 282 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 717 ],
            "O": [ 715 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 737 ],
            "I2": [ 738 ],
            "I3": [ 739 ],
            "O": [ 716 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 171 ],
            "I3": [ 740 ],
            "O": [ 736 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 713 ],
            "I3": [ 712 ],
            "O": [ 737 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 307 ],
            "I3": [ 352 ],
            "O": [ 738 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 741 ],
            "I3": [ 742 ],
            "O": [ 739 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 740 ],
            "I3": [ 618 ],
            "O": [ 742 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 743 ],
            "I3": [ 615 ],
            "O": [ 741 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 483 ],
            "I3": [ 179 ],
            "O": [ 743 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 650 ],
            "I0": [ 285 ],
            "I1": [ 743 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 618 ],
            "CO": [ 665 ],
            "I0": [ 285 ],
            "I1": [ 740 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 666 ],
            "I3": [ 665 ],
            "O": [ 744 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 745 ],
            "I3": [ 744 ],
            "O": [ 513 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 586 ],
            "I3": [ 688 ],
            "O": [ 403 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 651 ],
            "I3": [ 650 ],
            "O": [ 745 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 483 ],
            "I3": [ 179 ],
            "O": [ 740 ]
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 88 ],
            "I3": [ 154 ],
            "O": [ 251 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 746 ],
            "I2": [ 747 ],
            "I3": [ 748 ],
            "O": [ 498 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 749 ],
            "I3": [ 435 ],
            "O": [ 746 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 750 ],
            "O": [ 747 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 751 ],
            "I3": [ 752 ],
            "O": [ 750 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 482 ],
            "I3": [ 179 ],
            "O": [ 751 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 752 ],
            "CO": [ 677 ],
            "I0": [ 265 ],
            "I1": [ 751 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 444 ],
            "CO": [ 752 ],
            "I0": [ 276 ],
            "I1": [ 443 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 438 ],
            "I3": [ 179 ],
            "O": [ 443 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 754 ],
            "I2": [ 755 ],
            "I3": [ 756 ],
            "O": [ 748 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 171 ],
            "I3": [ 749 ],
            "O": [ 753 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 318 ],
            "O": [ 754 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 712 ],
            "I3": [ 360 ],
            "O": [ 755 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 711 ],
            "I3": [ 319 ],
            "O": [ 360 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 722 ],
            "I3": [ 757 ],
            "O": [ 756 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 723 ],
            "O": [ 757 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 482 ],
            "I3": [ 179 ],
            "O": [ 749 ]
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 435 ],
            "CO": [ 683 ],
            "I0": [ 265 ],
            "I1": [ 749 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 758 ],
            "I3": [ 759 ],
            "O": [ 497 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 366 ],
            "I2": [ 760 ],
            "I3": [ 761 ],
            "O": [ 758 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 173 ],
            "I2": [ 762 ],
            "I3": [ 763 ],
            "O": [ 759 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 763 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 535 ],
            "I2": [ 766 ],
            "I3": [ 767 ],
            "O": [ 762 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 481 ],
            "I3": [ 179 ],
            "O": [ 766 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 548 ],
            "CO": [ 767 ],
            "I0": [ 533 ],
            "I1": [ 701 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 765 ],
            "CO": [ 768 ],
            "I0": [ 535 ],
            "I1": [ 764 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 551 ],
            "CO": [ 765 ],
            "I0": [ 533 ],
            "I1": [ 697 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 87 ],
            "I2": [ 79 ],
            "I3": [ 154 ],
            "O": [ 307 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 769 ],
            "I3": [ 770 ],
            "O": [ 367 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 232 ],
            "I3": [ 585 ],
            "O": [ 366 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 365 ],
            "I3": [ 446 ],
            "O": [ 770 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 451 ],
            "I3": [ 450 ],
            "O": [ 769 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 171 ],
            "I2": [ 764 ],
            "I3": [ 771 ],
            "O": [ 760 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ 251 ],
            "I2": [ 772 ],
            "I3": [ 373 ],
            "O": [ 761 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 157 ],
            "I2": [ 253 ],
            "I3": [ 372 ],
            "O": [ 772 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 157 ],
            "I3": [ 376 ],
            "O": [ 373 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 481 ],
            "I3": [ 179 ],
            "O": [ 764 ]
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 773 ],
            "I3": [ 774 ],
            "O": [ 771 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 775 ],
            "I3": [ 776 ],
            "O": [ 496 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 777 ],
            "I3": [ 778 ],
            "O": [ 775 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 780 ],
            "I2": [ 781 ],
            "I3": [ 782 ],
            "O": [ 776 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 171 ],
            "I3": [ 640 ],
            "O": [ 779 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 232 ],
            "O": [ 780 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 774 ],
            "I3": [ 585 ],
            "O": [ 781 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 670 ],
            "I3": [ 667 ],
            "O": [ 773 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 668 ],
            "I3": [ 689 ],
            "O": [ 774 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 378 ],
            "I3": [ 783 ],
            "O": [ 782 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 154 ],
            "I2": [ 251 ],
            "I3": [ 377 ],
            "O": [ 783 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 640 ],
            "I3": [ 639 ],
            "O": [ 778 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 638 ],
            "I3": [ 637 ],
            "O": [ 777 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 480 ],
            "I3": [ 179 ],
            "O": [ 638 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 600 ],
            "CO": [ 637 ],
            "I0": [ 292 ],
            "I1": [ 784 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 784 ],
            "I3": [ 600 ],
            "O": [ 311 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 484 ],
            "I3": [ 179 ],
            "O": [ 784 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 480 ],
            "I3": [ 179 ],
            "O": [ 640 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 785 ],
            "CO": [ 639 ],
            "I0": [ 292 ],
            "I1": [ 309 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 596 ],
            "CO": [ 785 ],
            "I0": [ 267 ],
            "I1": [ 595 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 309 ],
            "I3": [ 785 ],
            "O": [ 312 ]
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 484 ],
            "I3": [ 179 ],
            "O": [ 309 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 786 ],
            "I2": [ 787 ],
            "I3": [ 788 ],
            "O": [ 505 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110110010010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 489 ],
            "I1": [ 160 ],
            "I2": [ 179 ],
            "I3": [ 789 ],
            "O": [ 787 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 790 ],
            "I3": [ 791 ],
            "O": [ 786 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 662 ],
            "I2": [ 657 ],
            "I3": [ 634 ],
            "O": [ 790 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 792 ],
            "I2": [ 793 ],
            "I3": [ 452 ],
            "O": [ 791 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 171 ],
            "I3": [ 794 ],
            "O": [ 792 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 456 ],
            "O": [ 793 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 795 ],
            "O": [ 788 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 160 ],
            "I2": [ 794 ],
            "I3": [ 768 ],
            "O": [ 795 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 489 ],
            "I3": [ 179 ],
            "O": [ 794 ]
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 767 ],
            "CO": [ 789 ],
            "I0": [ 535 ],
            "I1": [ 766 ]
          }
        },
        "RegisterBank.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111 ],
            "RADDR": [ 83, 91, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ 112 ],
            "RDATA": [ 474, 170, 345, 270, 343, 272, 219, 274, 344, 273, 222, 275, 346, 271, 182, 277 ],
            "RE": [ "1" ],
            "WADDR": [ 81, 89, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 129 ],
            "WDATA": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145 ],
            "WE": [ "1" ]
          }
        },
        "RegisterBank.1.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111 ],
            "RADDR": [ 83, 91, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 11 ],
            "RCLKE": [ 112 ],
            "RDATA": [ 276, 293, 267, 287, 264, 284, 291, 535, 265, 285, 292, 533, 268, 288, 294, 160 ],
            "RE": [ "1" ],
            "WADDR": [ 81, 89, "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 11 ],
            "WCLKE": [ 129 ],
            "WDATA": [ 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505 ],
            "WE": [ "1" ]
          }
        },
        "leds_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 132 ],
            "E": [ 796 ],
            "Q": [ 8 ]
          }
        },
        "leds_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 142 ],
            "E": [ 796 ],
            "Q": [ 7 ]
          }
        },
        "leds_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 797 ],
            "I2": [ 798 ],
            "I3": [ 799 ],
            "O": [ 142 ]
          }
        },
        "leds_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 800 ],
            "I2": [ 801 ],
            "I3": [ 802 ],
            "O": [ 797 ]
          }
        },
        "leds_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 470 ],
            "O": [ 798 ]
          }
        },
        "leds_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 247 ],
            "I2": [ 245 ],
            "I3": [ 250 ],
            "O": [ 799 ]
          }
        },
        "leds_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 134 ],
            "E": [ 796 ],
            "Q": [ 6 ]
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 803 ],
            "I2": [ 804 ],
            "I3": [ 805 ],
            "O": [ 134 ]
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 586 ],
            "O": [ 803 ]
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 806 ],
            "I2": [ 807 ],
            "I3": [ 808 ],
            "O": [ 804 ]
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 521 ],
            "I2": [ 522 ],
            "I3": [ 519 ],
            "O": [ 805 ]
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 207 ],
            "I2": [ 266 ],
            "I3": [ 625 ],
            "O": [ 586 ]
          }
        },
        "leds_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 138 ],
            "E": [ 796 ],
            "Q": [ 5 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 809 ],
            "I2": [ 810 ],
            "I3": [ 811 ],
            "O": [ 138 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 207 ],
            "I3": [ 812 ],
            "O": [ 809 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 813 ],
            "O": [ 810 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 814 ],
            "I3": [ 815 ],
            "O": [ 813 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 86 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 121 ],
            "O": [ 814 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 815 ],
            "CO": [ 816 ],
            "I0": [ 344 ],
            "I1": [ 814 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 343 ],
            "I2": [ 817 ],
            "I3": [ 816 ],
            "O": [ 818 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 815 ],
            "I0": [ 474 ],
            "I1": [ 819 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 113 ],
            "O": [ 819 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 725 ],
            "I1": [ 473 ],
            "I2": [ 728 ],
            "I3": [ 724 ],
            "O": [ 811 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 276 ],
            "I3": [ 266 ],
            "O": [ 396 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 264 ],
            "I3": [ 266 ],
            "O": [ 397 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 812 ],
            "CO": [ 820 ],
            "I0": [ 344 ],
            "I1": [ 207 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 820 ],
            "CO": [ 821 ],
            "I0": [ 343 ],
            "I1": [ 165 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 343 ],
            "I2": [ 165 ],
            "I3": [ 820 ],
            "O": [ 807 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 343 ],
            "I2": [ 171 ],
            "I3": [ 165 ],
            "O": [ 806 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 818 ],
            "O": [ 808 ]
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 812 ],
            "I0": [ 474 ],
            "I1": [ 266 ]
          }
        },
        "leds_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 130 ],
            "E": [ 796 ],
            "Q": [ 4 ]
          }
        },
        "leds_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 822 ],
            "I3": [ 823 ],
            "O": [ 130 ]
          }
        },
        "leds_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 266 ],
            "I3": [ "0" ],
            "O": [ 822 ]
          }
        },
        "leds_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 824 ],
            "O": [ 823 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 825 ],
            "I3": [ 826 ],
            "O": [ 132 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 827 ],
            "I2": [ 828 ],
            "I3": [ 829 ],
            "O": [ 825 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 830 ],
            "I3": [ 831 ],
            "O": [ 826 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 203 ],
            "I3": [ 832 ],
            "O": [ 830 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 833 ],
            "I2": [ 834 ],
            "I3": [ 206 ],
            "O": [ 831 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 200 ],
            "O": [ 833 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 157 ],
            "I3": [ 169 ],
            "O": [ 834 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 536 ],
            "I3": [ 537 ],
            "O": [ 168 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 534 ],
            "I3": [ 532 ],
            "O": [ 169 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 527 ],
            "I3": [ 835 ],
            "O": [ 832 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 166 ],
            "I3": [ 395 ],
            "O": [ 203 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 835 ],
            "I3": [ 395 ],
            "O": [ 159 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 90 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 125 ],
            "O": [ 157 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 526 ],
            "I2": [ 525 ],
            "I3": [ 527 ],
            "O": [ 163 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 391 ],
            "I3": [ 392 ],
            "O": [ 835 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 171 ],
            "I3": [ 154 ],
            "O": [ 827 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 836 ],
            "I3": [ 837 ],
            "O": [ 828 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 154 ],
            "I3": [ 838 ],
            "O": [ 837 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 839 ],
            "I3": [ 840 ],
            "O": [ 836 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 80 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 115 ],
            "O": [ 839 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 840 ],
            "CO": [ 221 ],
            "I0": [ 345 ],
            "I1": [ 839 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 841 ],
            "CO": [ 840 ],
            "I0": [ 346 ],
            "I1": [ 842 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 816 ],
            "CO": [ 841 ],
            "I0": [ 343 ],
            "I1": [ 817 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 117 ],
            "O": [ 817 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 842 ],
            "I3": [ 841 ],
            "O": [ 801 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 171 ],
            "I3": [ 157 ],
            "O": [ 800 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 149 ],
            "I2": [ 173 ],
            "I3": [ 843 ],
            "O": [ 802 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 90 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 125 ],
            "O": [ 842 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 838 ],
            "CO": [ 227 ],
            "I0": [ 345 ],
            "I1": [ 154 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 821 ],
            "CO": [ 838 ],
            "I0": [ 346 ],
            "I1": [ 157 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 157 ],
            "I3": [ 821 ],
            "O": [ 843 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 87 ],
            "I3": [ 79 ],
            "O": [ 149 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 88 ],
            "I3": [ 77 ],
            "O": [ 173 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 184 ],
            "I3": [ 555 ],
            "O": [ 829 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 307 ],
            "I3": [ 555 ],
            "O": [ 598 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 267 ],
            "I2": [ 171 ],
            "I3": [ 595 ],
            "O": [ 597 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 831 ],
            "I2": [ 154 ],
            "I3": [ 251 ],
            "O": [ 599 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 844 ],
            "I3": [ 624 ],
            "O": [ 555 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 165 ],
            "I3": [ 844 ],
            "O": [ 185 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 87 ],
            "I2": [ 79 ],
            "I3": [ 154 ],
            "O": [ 184 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 164 ],
            "I3": [ 162 ],
            "O": [ 824 ]
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 207 ],
            "I3": [ 266 ],
            "O": [ 844 ]
          }
        },
        "leds_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 89 ],
            "I3": [ 111 ],
            "O": [ 796 ]
          }
        },
        "rs2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 86 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 121 ],
            "O": [ 207 ]
          }
        },
        "rs2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 85 ],
            "I2": [ 77 ],
            "I3": [ 113 ],
            "O": [ 266 ]
          }
        },
        "state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 845 ],
            "E": [ 846 ],
            "Q": [ 93 ],
            "R": [ 3 ]
          }
        },
        "state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ref/step7.v:132.4-168.7|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 847 ],
            "E": [ 846 ],
            "Q": [ 94 ],
            "R": [ 3 ]
          }
        },
        "state_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 847 ]
          }
        },
        "state_SB_DFFESR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3 ],
            "I3": [ 845 ],
            "O": [ 112 ]
          }
        },
        "state_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 845 ]
          }
        },
        "state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 846 ]
          }
        }
      },
      "netnames": {
        "ASMerror": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "ref/riscv_assembly.v:604.12-604.20"
          }
        },
        "Bimm": {
          "hide_name": 0,
          "bits": [ "0", 89, "0", "0", "0", "0", "0", "0", "0", "0", 88, 81, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:66.16-66.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "ref/step7.v:11.12-11.15"
          }
        },
        "CW.CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "CW CLK",
            "src": "clockworks.v:35.11-35.14"
          }
        },
        "CW.RESET": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "CW RESET",
            "src": "clockworks.v:36.11-36.16"
          }
        },
        "CW.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "CW clk",
            "src": "clockworks.v:37.11-37.14"
          }
        },
        "CW.clk_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "CW.clk_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK": {
          "hide_name": 0,
          "bits": [ 39, 40, 37, 34, 31, 28, 25, 22, 19, 66, 63, 60, 57, 54, 51, 48, 45, 17, 14, 11 ],
          "attributes": {
            "hdlname": "CW genblk1.slow_CLK",
            "src": "clockworks.v:61.20-61.28"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "CW.genblk1.slow_CLK_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "clockworks.v:63.18-63.30|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "Iimm": {
          "hide_name": 0,
          "bits": [ 78, 86, 82, 90, 80, "0", "0", "0", "0", "0", 88, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:64.16-64.20"
          }
        },
        "Jimm": {
          "hide_name": 0,
          "bits": [ "0", 86, 82, 90, 80, "0", "0", "0", "0", "0", 88, 78, 79, "0", 87, 83, 91, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:67.16-67.20"
          }
        },
        "LEDS": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "ref/step7.v:13.18-13.22"
          }
        },
        "MEM.0.0_RCLKE": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "MEM.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 77, 85, 81, 89, 79, 87, 83, 91, 78, 86, 82, 90, 80, 88, 84, 92 ],
          "attributes": {
            "unused_bits": "14 15"
          }
        },
        "PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 68, 69, 70, 71, 72, 73, 74, 75, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869 ],
          "attributes": {
            "src": "ref/step7.v:26.15-26.17",
            "unused_bits": "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "PC_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:159.10-159.16|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "PC_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "PC_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "ref/step7.v:12.12-12.17"
          }
        },
        "RXD": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "ref/step7.v:14.12-14.15"
          }
        },
        "RegisterBank.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "RegisterBank.0.0_WCLKE_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 89, 81, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RegisterBank.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_10": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 147, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 158, 161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 153, 154, 164, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 149, 150, 151, 152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 174, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 170, 177, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 170, 172, 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 188, 189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 193, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 88, 197, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 165, 157, 201, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 153, 154, 202, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 166, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 195, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 149, 190, 191, 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 182, 183, 181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 222, 223, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 219, 220, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 224, 229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 219, 226, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 149, 230, 231, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 182, 214, 217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 153, 235, 236, 237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 154, 157, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 153, 247, 245, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 154, 248, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 253, 249, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 157, 246, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 210, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 262, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 258, 260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 261, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 200, 254, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 88, 197, 198, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 286, 283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 213, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 290, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 153, 295, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 184, 300, 301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 157, 184, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 149, 310, 308, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 311, 312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 149, 314, 317, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 315, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 222, 228, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 149, 302, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 321, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 275, 320, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 154, 297, 298, 299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 157, 328, 326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 332, 333, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 335, 336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 165, 157, 340, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 256, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 341, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 157, 339, 329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 347, 348, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 153, 353, 354, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 154, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 273, 350, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 173, 359, 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 149, 184, 351, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 273, 361, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 362, 363, 364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 368, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 160, 207, 165, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 376, 375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 274, 365, 446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 383, 384, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 386, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 157, 388, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 207, 393, 394 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 165, 166, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 391, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 154, 377, 378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 398, 399, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 149, 184, 402, 403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 173, 404, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 272, 406, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 409, 410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 154, 157, 411, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 272, 401, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 271, 417, 415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 419, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 149, 240, 241, 242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 271, 420, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_9": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 421, 422, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 149, 184, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 173, 427, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 270, 429, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 270, 424, 416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 346, 171, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 277, 431, 433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 276, 436, 434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 440, 437, 442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 307, 439, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 149, 173, 449, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 277, 447, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 275, 324, 325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 274, 451, 450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 489, 160, 179, 789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 277, 171, 431, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 184, 452, 453, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 456, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 455, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 461, 457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 462, 463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 459, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 184, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 458, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 184, 470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 469, 471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 472 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 165, 157, 184, 318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_10": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_10_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 506, 507, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 253, 514, 515, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 154, 251, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 153, 521, 522, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 157, 388, 520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 523, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 165, 526, 525, 527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 160, 157, 528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 154, 251, 512, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 200, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 534, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 528, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 381, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 379, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 208, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 536, 537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 538, 539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 542, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 287, 546, 547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 287, 544, 545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 540, 425, 541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 157, 555, 556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 157, 557, 563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 564, 565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 165, 559, 560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 571, 567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 184, 572, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 561, 562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 576, 573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 574, 575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 570, 577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 207, 578, 579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 207, 579, 581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 165, 584, 580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 157, 232, 585 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 184, 587, 588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_13": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 173, 589, 590, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 267, 595, 596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 267, 592, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_14": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 603, 604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 609, 610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 293, 613, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 605, 606, 607, 608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 293, 611, 612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_15": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 621, 622, 623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 554, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 184, 185, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 565, 624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_15_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 582, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 626, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 630, 631, 632, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 251, 253, 635, 636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 628, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 294, 617, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 294, 620, 619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 641, 642, 643, 644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 648, 649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 288, 550, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 284, 651, 650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 288, 553, 552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 645, 646, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 157, 184, 653, 654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 656, 461 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 157, 662, 657, 634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 165, 660, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 284, 666, 665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 509, 510, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 670, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_2_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 154, 243, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 173, 671, 672, 673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 268, 602, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 264, 678, 677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 268, 674, 675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 679, 680, 681, 682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 157, 184, 653, 652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 157, 184, 470, 652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 686, 685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 264, 684, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 264, 171, 684, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 149, 529, 530, 531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 184, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 668, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 157, 586, 688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 690, 691, 692, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 171, 307, 696, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 533, 697, 551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 253, 331, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 699, 700 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 533, 701, 548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_4_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 184, 694, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 706, 707, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 253, 338, 709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157, 304, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 710, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 165, 702, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 664, 459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 184, 713, 712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 704, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 659, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 658, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 463, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 711, 319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 207, 467, 468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 154, 717, 714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 157, 719, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 88, 157, 720, 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 154, 723, 722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 725, 473, 728, 724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 726, 727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 729, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 88, 157, 730, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 157, 200, 732, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 154, 337, 338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 154, 330, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 733, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 88, 157, 734, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 160, 207, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 165, 721, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 253, 714, 715, 716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 736, 737, 738, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 741, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 285, 743, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 285, 740, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 745, 744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 149, 307, 403, 513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 154, 251, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 173, 746, 747, 748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 265, 751, 752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 276, 443, 444 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 265, 749, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 753, 754, 755, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 165, 157, 318, 360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 253, 722, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_8": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 758, 759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 149, 173, 762, 763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 535, 766, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 157, 307, 470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 149, 184, 366, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 173, 769, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 366, 760, 761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 154, 251, 772, 373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 88, 157, 372, 373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 535, 764, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 535, 171, 764, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 149, 775, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 779, 780, 781, 782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 157, 184, 773, 774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 253, 378, 783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 173, 777, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 291, 638, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 292, 784, 600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 291, 640, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 292, 309, 785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 173, 786, 787, 788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 184, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 307, 792, 793, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 160, 794, 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "RegisterBank.0.1_WDATA_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "Simm": {
          "hide_name": 0,
          "bits": [ 81, 89, "0", "0", "0", "0", "0", "0", "0", "0", 88, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:65.16-65.20"
          }
        },
        "TXD": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "ref/step7.v:15.12-15.15"
          }
        },
        "Uimm": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 79, "0", 87, 83, 91, "0", "0", "0", 78, 86, 82, 90, 80, "0", "0", "0", "0", "0", 88, "0" ],
          "attributes": {
            "src": "ref/step7.v:63.16-63.20"
          }
        },
        "aluIn1": {
          "hide_name": 0,
          "bits": [ 474, 344, 343, 346, 345, 222, 219, 182, 170, 273, 272, 271, 270, 275, 274, 277, 276, 265, 264, 268, 267, 292, 291, 294, 293, 285, 284, 288, 287, 533, 535, 160 ],
          "attributes": {
            "src": "ref/step7.v:95.16-95.22"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "ref/step7.v:18.9-18.12"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 79, "0", 87 ],
          "attributes": {
            "src": "ref/step7.v:75.15-75.21"
          }
        },
        "funct7": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", 88, "0" ],
          "attributes": {
            "src": "ref/step7.v:76.15-76.21"
          }
        },
        "instr": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", 77, 85, 81, 89, "0", "0", "0", 79, "0", 87, 83, 91, "0", "0", "0", 78, 86, 82, 90, 80, "0", "0", "0", "0", "0", 88, "0" ],
          "attributes": {
            "src": "ref/step7.v:27.15-27.20"
          }
        },
        "leds": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "ref/step7.v:22.14-22.18"
          }
        },
        "leds_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 797, 798, 799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 803, 804, 805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 586, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 173, 809, 810, 811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 344, 814, 815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 207, 396, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 806, 807, 808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 149, 173, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 79, 822, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 268, 264, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 825, 826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 153, 154, 830, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 88, 833, 834, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 165, 168, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 157, 203, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 165, 835, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 157, 163, 159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 149, 827, 828, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 173, 836, 837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 345, 839, 840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 343, 817, 816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 346, 842, 841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.6-110.21|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 173, 800, 801, 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "ref/step7.v:110.26-110.41|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 149, 173, 843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 157, 184, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 597, 598, 558, 599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 165, 844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 184, 185, 824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "leds_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "memPC": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "ref/riscv_assembly.v:42.9-42.14"
          }
        },
        "rdId": {
          "hide_name": 0,
          "bits": [ 81, 89, "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:72.15-72.19"
          }
        },
        "rs1": {
          "hide_name": 0,
          "bits": [ 474, 344, 343, 346, 345, 222, 219, 182, 170, 273, 272, 271, 270, 275, 274, 277, 276, 265, 264, 268, 267, 292, 291, 294, 293, 285, 284, 288, 287, 533, 535, 160 ],
          "attributes": {
            "src": "ref/step7.v:80.15-80.18"
          }
        },
        "rs1Id": {
          "hide_name": 0,
          "bits": [ 83, 91, "0", "0", "0" ],
          "attributes": {
            "src": "ref/step7.v:70.15-70.20"
          }
        },
        "rs2": {
          "hide_name": 0,
          "bits": [ 113, 121, 117, 125, 115, 123, 119, 127, 114, 122, 118, 126, 116, 124, 120, 128, 438, 482, 478, 486, 476, 484, 480, 488, 475, 483, 479, 487, 477, 485, 481, 489 ],
          "attributes": {
            "src": "ref/step7.v:81.15-81.18"
          }
        },
        "rs2Id": {
          "hide_name": 0,
          "bits": [ 78, 86, 82, 90, 80 ],
          "attributes": {
            "src": "ref/step7.v:71.15-71.20"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 94, 93 ],
          "attributes": {
            "src": "ref/step7.v:126.14-126.19"
          }
        },
        "state_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "state_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "state_SB_DFFESR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v:204.532-204.765|/Users/chenxingzhou/Desktop/learn-fpga/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        }
      }
    }
  }
}
