{"sha": "56b2d7a733259e7a0a33bd8591a5200d1f416b86", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTZiMmQ3YTczMzI1OWU3YTBhMzNiZDg1OTFhNTIwMGQxZjQxNmI4Ng==", "commit": {"author": {"name": "Jeffrey A Law", "email": "law@cygnus.com", "date": "1998-04-08T22:44:13Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1998-04-08T22:44:13Z"}, "message": "* invoke.texi: Add ARC options.\n\nFrom-SVN: r19059", "tree": {"sha": "ba10bcccedab08651b7e5154c1a69020c3364d3b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ba10bcccedab08651b7e5154c1a69020c3364d3b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/56b2d7a733259e7a0a33bd8591a5200d1f416b86", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/56b2d7a733259e7a0a33bd8591a5200d1f416b86", "html_url": "https://github.com/Rust-GCC/gccrs/commit/56b2d7a733259e7a0a33bd8591a5200d1f416b86", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/56b2d7a733259e7a0a33bd8591a5200d1f416b86/comments", "author": null, "committer": null, "parents": [{"sha": "c74c0cff2d8951cc8bcb41be806cd8af45805575", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c74c0cff2d8951cc8bcb41be806cd8af45805575", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c74c0cff2d8951cc8bcb41be806cd8af45805575"}], "stats": {"total": 45, "additions": 45, "deletions": 0}, "files": [{"sha": "2207362539fc3ea3b239523bcbb7470db1c278bc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/56b2d7a733259e7a0a33bd8591a5200d1f416b86/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/56b2d7a733259e7a0a33bd8591a5200d1f416b86/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=56b2d7a733259e7a0a33bd8591a5200d1f416b86", "patch": "@@ -23,6 +23,8 @@ Fri Apr  3 17:02:13 1998  Alexandre Petit-Bianco  <apbianco@cygnus.com>\n \n Wed Apr  8 12:51:19 1998  Jeffrey A Law  (law@cygnus.com)\n \n+\t* invoke.texi: Add ARC options.\n+\n \t* gcc.c (proces_command): Improve error message for -o with\n \teither -c or -S.\n "}, {"sha": "0b33ae3c4f68e679278c2b3513b63616ff1d1e90", "filename": "gcc/invoke.texi", "status": "modified", "additions": 43, "deletions": 0, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/56b2d7a733259e7a0a33bd8591a5200d1f416b86/gcc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/56b2d7a733259e7a0a33bd8591a5200d1f416b86/gcc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Finvoke.texi?ref=56b2d7a733259e7a0a33bd8591a5200d1f416b86", "patch": "@@ -376,6 +376,11 @@ in the following sections.\n @emph{System V Options}\n -Qy  -Qn  -YP,@var{paths}  -Ym,@var{dir}\n \n+@emph{ARC Options}\n+-EB  -EL\n+-mmangle-cpu  -mcpu=@var{cpu}  -mtext=@var{text section}\n+-mdata=@var{data section}  -mrodata=@var{readonly data section}\n+\n @emph{V850 Options}\n -mlong-calls -mno-long-calls -mep -mno-ep\n -mprolog-function -mno-prolog-function -mspace\n@@ -2925,6 +2930,7 @@ that macro, which enables you to change the defaults.\n * SH Options::\n * System V Options::\n * V850 Options::\n+* ARC Options::\n @end menu\n \n @node M680x0 Options\n@@ -5449,6 +5455,43 @@ the assembler/linker complain about out of range branches within a switch\n table.\n @end table\n \n+@node ARC Options\n+@subsection ARC Options\n+@cindex ARC Options\n+\n+These options are defined for ARC implementations:\n+\n+@table @code\n+@item -EL\n+Compile code for little endian mode.  This is the default.\n+\n+@item -EB\n+Compile code for big endian mode.\n+\n+@item -mmangle-cpu\n+Prepend the name of the cpu to all public symbol names.\n+In multiple-processor systems, there are many ARC variants with different\n+instruction and register set characteristics.  This flag prevents code\n+compiled for one cpu to be linked with code compiled for another.\n+No facility exists for handling variants that are \"almost identical\".\n+This is an all or nothing option.\n+\n+@item -mcpu=@var{cpu}\n+Compile code for ARC variant @var{cpu}.\n+Which variants are supported depend on the configuration.\n+All variants support @samp{-mcpu=base}, this is the default.\n+\n+@item -mtext=@var{text section}\n+@item -mdata=@var{data section}\n+@item -mrodata=@var{readonly data section}\n+Put functions, data, and readonly data in @var{text section},\n+@var{data section}, and @var{readonly data section} respectively\n+by default.  This can be overridden with the @code{section} attribute.\n+@xref{Variable Attributes}\n+\n+@end table\n+\n+\n @node Code Gen Options\n @section Options for Code Generation Conventions\n @cindex code generation conventions"}]}