#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 10 04:09:03 2021
# Process ID: 10360
# Current directory: D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14052 D:\大學資料\大二\(資工)計算機組織概論\Hw\1\Lab1\Lab1.xpr
# Log file: D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/vivado.log
# Journal file: D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/T480/Desktop/Lab1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.gen/sources_1', nor could it be found using path 'C:/Users/T480/Desktop/Lab1/Lab1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.848 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/op.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/src1.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/result.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/src2.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/zcv.txt'
INFO: [SIM-utils-43] Exported 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/test case.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto 5c5fbb0af09f4ce4b4736ba5212692bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5c5fbb0af09f4ce4b4736ba5212692bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/nor_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/slt_32.v:130]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v:68]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v:69]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v:70]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v:73]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/alu.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.srcs/sources_1/new/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
***************************************************
 Congratulation! All data are correct! 
***************************************************
$stop called at time : 175 ns : File "D:/大學資料/大二/(資工)計算機組織概論/Hw/1/Lab1/testbench.v" Line 114
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.848 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1017.848 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 04:11:10 2021...
