Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Sat Mar  7 16:57:24 2020

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------------------------------------------+
| Topcell | Alpha_Max_plus_Beta_Min                                                                                |
| Format  | Verilog                                                                                                |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.vm |
+---------+--------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 127  | 12084 | 1.05       |
| DFF                       | 108  | 12084 | 0.89       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 29   | 84    | 34.52      |
| -- Single-ended I/O       | 29   | 84    | 34.52      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 1    | 22    | 4.55       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 91   | 72  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 36   | 36  |
| Total Used               | 127  | 108 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 9      | 2    |
| 19     | 1    |
| Total  | 3    |
+--------+------+

Detailed MACC Resource Usage
+--------+------+
| Length | Used |
| 1      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 19           | 0           | 0               |
| Output I/O                    | 10           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  19   |  10    |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  29   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------+
| Fanout | Type    | Name                              |
+--------+---------+-----------------------------------+
| 74     | INT_NET | Net   : RSTn_c                    |
|        |         | Driver: RSTn_ibuf_RNICUT3/U0_RGB1 |
|        |         | Source: NETLIST                   |
| 74     | INT_NET | Net   : PCLK_c                    |
|        |         | Driver: PCLK_ibuf_RNIFTKA/U0_RGB1 |
|        |         | Source: NETLIST                   |
+--------+---------+-----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-----------------------------------------------------------+
| Fanout | Type    | Name                                                      |
+--------+---------+-----------------------------------------------------------+
| 13     | INT_NET | Net   : CFG0_GND_INST_NET                                 |
|        |         | Driver: CFG0_GND_INST                                     |
| 11     | INT_NET | Net   : val_A_sig[7]                                      |
|        |         | Driver: val_A_sig[7]                                      |
| 11     | INT_NET | Net   : val_B_sig[7]                                      |
|        |         | Driver: val_B_sig[7]                                      |
| 9      | INT_NET | Net   : mult_result[8]                                    |
|        |         | Driver: HARD_MULT_ADDSUB_C1_0/HARD_MULT_ADDSUB_C1_0/U0/U0 |
| 8      | INT_NET | Net   : val_A_sig[0]                                      |
|        |         | Driver: val_A_sig[0]                                      |
| 8      | INT_NET | Net   : val_B_sig[0]                                      |
|        |         | Driver: val_B_sig[0]                                      |
| 8      | INT_NET | Net   : val_max_1                                         |
|        |         | Driver: val_max_1_cry_0                                   |
| 8      | INT_NET | Net   : val_min_1                                         |
|        |         | Driver: val_min_1_cry_0                                   |
| 6      | INT_NET | Net   : val_A_sig[2]                                      |
|        |         | Driver: val_A_sig[2]                                      |
| 6      | INT_NET | Net   : val_A_sig[1]                                      |
|        |         | Driver: val_A_sig[1]                                      |
+--------+---------+-----------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-----------------------------------------------------------+
| Fanout | Type    | Name                                                      |
+--------+---------+-----------------------------------------------------------+
| 13     | INT_NET | Net   : CFG0_GND_INST_NET                                 |
|        |         | Driver: CFG0_GND_INST                                     |
| 11     | INT_NET | Net   : val_A_sig[7]                                      |
|        |         | Driver: val_A_sig[7]                                      |
| 11     | INT_NET | Net   : val_B_sig[7]                                      |
|        |         | Driver: val_B_sig[7]                                      |
| 9      | INT_NET | Net   : mult_result[8]                                    |
|        |         | Driver: HARD_MULT_ADDSUB_C1_0/HARD_MULT_ADDSUB_C1_0/U0/U0 |
| 8      | INT_NET | Net   : val_A_sig[0]                                      |
|        |         | Driver: val_A_sig[0]                                      |
| 8      | INT_NET | Net   : val_B_sig[0]                                      |
|        |         | Driver: val_B_sig[0]                                      |
| 8      | INT_NET | Net   : val_max_1                                         |
|        |         | Driver: val_max_1_cry_0                                   |
| 8      | INT_NET | Net   : val_min_1                                         |
|        |         | Driver: val_min_1_cry_0                                   |
| 6      | INT_NET | Net   : val_A_sig[2]                                      |
|        |         | Driver: val_A_sig[2]                                      |
| 6      | INT_NET | Net   : val_A_sig[1]                                      |
|        |         | Driver: val_A_sig[1]                                      |
+--------+---------+-----------------------------------------------------------+

