-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_stream_accel_dataflow_section is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img0_ce0 : OUT STD_LOGIC;
    pad_img0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img0_ce1 : OUT STD_LOGIC;
    pad_img0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img1_ce0 : OUT STD_LOGIC;
    pad_img1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img1_ce1 : OUT STD_LOGIC;
    pad_img1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img2_ce0 : OUT STD_LOGIC;
    pad_img2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img2_ce1 : OUT STD_LOGIC;
    pad_img2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img3_ce0 : OUT STD_LOGIC;
    pad_img3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_img3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pad_img3_ce1 : OUT STD_LOGIC;
    pad_img3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce0 : OUT STD_LOGIC;
    prediction_we0 : OUT STD_LOGIC;
    prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce1 : OUT STD_LOGIC;
    prediction_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_ce : OUT STD_LOGIC );
end;


architecture behav of cnn_stream_accel_dataflow_section is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_biases_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_biases_ce0 : STD_LOGIC;
    signal dense_biases_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten7_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten15_reg_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten23_reg_349 : STD_LOGIC_VECTOR (7 downto 0);
    signal d_reg_360 : STD_LOGIC_VECTOR (3 downto 0);
    signal exp_sum_reg_371 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_reg_383 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln11_fu_579_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal pool_to_flat_streams_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_to_flat_streams_0_V_empty_n : STD_LOGIC;
    signal pool_to_flat_streams_0_V_read : STD_LOGIC;
    signal icmp_ln11_reg_773 : STD_LOGIC_VECTOR (0 downto 0);
    signal flat_to_dense_streams_0_V_full_n : STD_LOGIC;
    signal flat_to_dense_streams_0_V_write : STD_LOGIC;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln11_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_1_fu_591_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state10_pp1_stage0_iter0 : BOOLEAN;
    signal pool_to_flat_streams_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_to_flat_streams_1_V_empty_n : STD_LOGIC;
    signal pool_to_flat_streams_1_V_read : STD_LOGIC;
    signal icmp_ln11_1_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal flat_to_dense_streams_1_V_full_n : STD_LOGIC;
    signal flat_to_dense_streams_1_V_write : STD_LOGIC;
    signal ap_block_state11_pp1_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln11_1_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_2_fu_603_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state13_pp2_stage0_iter0 : BOOLEAN;
    signal pool_to_flat_streams_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_to_flat_streams_2_V_empty_n : STD_LOGIC;
    signal pool_to_flat_streams_2_V_read : STD_LOGIC;
    signal icmp_ln11_2_reg_791 : STD_LOGIC_VECTOR (0 downto 0);
    signal flat_to_dense_streams_2_V_full_n : STD_LOGIC;
    signal flat_to_dense_streams_2_V_write : STD_LOGIC;
    signal ap_block_state14_pp2_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln11_2_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln11_3_fu_615_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp3_stage0_iter0 : BOOLEAN;
    signal pool_to_flat_streams_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_to_flat_streams_3_V_empty_n : STD_LOGIC;
    signal pool_to_flat_streams_3_V_read : STD_LOGIC;
    signal icmp_ln11_3_reg_800 : STD_LOGIC_VECTOR (0 downto 0);
    signal flat_to_dense_streams_3_V_full_n : STD_LOGIC;
    signal flat_to_dense_streams_3_V_write : STD_LOGIC;
    signal ap_block_state17_pp3_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal icmp_ln11_3_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln17_fu_627_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln17_reg_804 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state20_pp4_stage0_iter0 : BOOLEAN;
    signal dense_to_softmax_streams_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_0_V_empty_n : STD_LOGIC;
    signal dense_to_softmax_streams_0_V_read : STD_LOGIC;
    signal icmp_ln17_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_to_softmax_streams_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_empty_n : STD_LOGIC;
    signal dense_to_softmax_streams_1_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_empty_n : STD_LOGIC;
    signal dense_to_softmax_streams_2_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_empty_n : STD_LOGIC;
    signal dense_to_softmax_streams_3_V_read : STD_LOGIC;
    signal ap_block_state21_pp4_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_state22_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state23_pp4_stage0_iter3 : BOOLEAN;
    signal ap_block_state24_pp4_stage0_iter4 : BOOLEAN;
    signal ap_block_state25_pp4_stage0_iter5 : BOOLEAN;
    signal ap_block_state26_pp4_stage0_iter6 : BOOLEAN;
    signal ap_block_state27_pp4_stage0_iter7 : BOOLEAN;
    signal ap_block_state28_pp4_stage0_iter8 : BOOLEAN;
    signal ap_block_state29_pp4_stage0_iter9 : BOOLEAN;
    signal ap_block_state30_pp4_stage0_iter10 : BOOLEAN;
    signal ap_block_state31_pp4_stage0_iter11 : BOOLEAN;
    signal ap_block_state32_pp4_stage0_iter12 : BOOLEAN;
    signal ap_block_state33_pp4_stage0_iter13 : BOOLEAN;
    signal ap_block_state34_pp4_stage0_iter14 : BOOLEAN;
    signal ap_block_state35_pp4_stage0_iter15 : BOOLEAN;
    signal ap_block_state36_pp4_stage0_iter16 : BOOLEAN;
    signal ap_block_state37_pp4_stage0_iter17 : BOOLEAN;
    signal ap_block_state38_pp4_stage0_iter18 : BOOLEAN;
    signal ap_block_state39_pp4_stage0_iter19 : BOOLEAN;
    signal ap_block_state40_pp4_stage0_iter20 : BOOLEAN;
    signal ap_block_state41_pp4_stage0_iter21 : BOOLEAN;
    signal ap_block_state42_pp4_stage0_iter22 : BOOLEAN;
    signal ap_block_state43_pp4_stage0_iter23 : BOOLEAN;
    signal ap_block_state44_pp4_stage0_iter24 : BOOLEAN;
    signal ap_block_state45_pp4_stage0_iter25 : BOOLEAN;
    signal ap_block_state46_pp4_stage0_iter26 : BOOLEAN;
    signal ap_block_state47_pp4_stage0_iter27 : BOOLEAN;
    signal ap_block_state48_pp4_stage0_iter28 : BOOLEAN;
    signal ap_block_state49_pp4_stage0_iter29 : BOOLEAN;
    signal ap_block_state50_pp4_stage0_iter30 : BOOLEAN;
    signal ap_block_state51_pp4_stage0_iter31 : BOOLEAN;
    signal ap_block_state52_pp4_stage0_iter32 : BOOLEAN;
    signal ap_block_state53_pp4_stage0_iter33 : BOOLEAN;
    signal ap_block_state54_pp4_stage0_iter34 : BOOLEAN;
    signal ap_block_state55_pp4_stage0_iter35 : BOOLEAN;
    signal ap_block_state56_pp4_stage0_iter36 : BOOLEAN;
    signal ap_block_state57_pp4_stage0_iter37 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln17_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_reg_810_pp4_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal d_cast_fu_639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal d_cast_reg_814_pp4_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_0_V_read_reg_829 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln27_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_849_pp4_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_1_reg_859 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_2_reg_864 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_565_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_3_reg_869 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_874 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter37 : STD_LOGIC := '0';
    signal add_ln31_fu_655_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal ap_block_state59_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state60_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_state61_pp5_stage0_iter2 : BOOLEAN;
    signal ap_block_state62_pp5_stage0_iter3 : BOOLEAN;
    signal ap_block_state63_pp5_stage0_iter4 : BOOLEAN;
    signal ap_block_state64_pp5_stage0_iter5 : BOOLEAN;
    signal ap_block_state65_pp5_stage0_iter6 : BOOLEAN;
    signal ap_block_state66_pp5_stage0_iter7 : BOOLEAN;
    signal ap_block_state67_pp5_stage0_iter8 : BOOLEAN;
    signal ap_block_state68_pp5_stage0_iter9 : BOOLEAN;
    signal ap_block_state69_pp5_stage0_iter10 : BOOLEAN;
    signal ap_block_state70_pp5_stage0_iter11 : BOOLEAN;
    signal ap_block_state71_pp5_stage0_iter12 : BOOLEAN;
    signal ap_block_state72_pp5_stage0_iter13 : BOOLEAN;
    signal ap_block_state73_pp5_stage0_iter14 : BOOLEAN;
    signal ap_block_state74_pp5_stage0_iter15 : BOOLEAN;
    signal ap_block_state75_pp5_stage0_iter16 : BOOLEAN;
    signal ap_block_state76_pp5_stage0_iter17 : BOOLEAN;
    signal ap_block_state77_pp5_stage0_iter18 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal icmp_ln31_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_890_pp5_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal prediction_addr_1_reg_894 : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_addr_1_reg_894_pp5_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal prediction_load_reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal grp_fu_569_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_905 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_max_pooling_fu_535_ap_ready : STD_LOGIC;
    signal grp_max_pooling_fu_535_ap_done : STD_LOGIC;
    signal grp_max_pooling_fu_541_ap_ready : STD_LOGIC;
    signal grp_max_pooling_fu_541_ap_done : STD_LOGIC;
    signal grp_max_pooling_fu_547_ap_ready : STD_LOGIC;
    signal grp_max_pooling_fu_547_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state10 : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state13 : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state16 : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_dense_fu_423_ap_ready : STD_LOGIC;
    signal grp_dense_fu_423_ap_done : STD_LOGIC;
    signal grp_dense_fu_451_ap_ready : STD_LOGIC;
    signal grp_dense_fu_451_ap_done : STD_LOGIC;
    signal grp_dense_fu_479_ap_ready : STD_LOGIC;
    signal grp_dense_fu_479_ap_done : STD_LOGIC;
    signal grp_dense_fu_507_ap_ready : STD_LOGIC;
    signal grp_dense_fu_507_ap_done : STD_LOGIC;
    signal ap_block_state19_on_subcall_done : BOOLEAN;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state20 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter36 : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state59 : STD_LOGIC;
    signal ap_enable_reg_pp5_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp5_iter18 : STD_LOGIC := '0';
    signal grp_convolution_fu_394_ap_start : STD_LOGIC;
    signal grp_convolution_fu_394_ap_done : STD_LOGIC;
    signal grp_convolution_fu_394_ap_idle : STD_LOGIC;
    signal grp_convolution_fu_394_ap_ready : STD_LOGIC;
    signal grp_convolution_fu_394_pad_img_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_394_pad_img_ce0 : STD_LOGIC;
    signal grp_convolution_fu_394_pad_img_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution_fu_394_pad_img_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_394_pad_img_ce1 : STD_LOGIC;
    signal grp_convolution_fu_394_pad_img_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution_fu_394_filter : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution_fu_394_conv_to_pool_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution_fu_394_conv_to_pool_stream_V_full_n : STD_LOGIC;
    signal grp_convolution_fu_394_conv_to_pool_stream_V_write : STD_LOGIC;
    signal grp_convolution_fu_405_ap_start : STD_LOGIC;
    signal grp_convolution_fu_405_ap_done : STD_LOGIC;
    signal grp_convolution_fu_405_ap_idle : STD_LOGIC;
    signal grp_convolution_fu_405_ap_ready : STD_LOGIC;
    signal grp_convolution_fu_405_pad_img_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_405_pad_img_ce0 : STD_LOGIC;
    signal grp_convolution_fu_405_pad_img_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_405_pad_img_ce1 : STD_LOGIC;
    signal grp_convolution_fu_405_conv_to_pool_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution_fu_405_conv_to_pool_stream_V_write : STD_LOGIC;
    signal grp_convolution_fu_414_ap_start : STD_LOGIC;
    signal grp_convolution_fu_414_ap_done : STD_LOGIC;
    signal grp_convolution_fu_414_ap_idle : STD_LOGIC;
    signal grp_convolution_fu_414_ap_ready : STD_LOGIC;
    signal grp_convolution_fu_414_pad_img_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_414_pad_img_ce0 : STD_LOGIC;
    signal grp_convolution_fu_414_pad_img_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_convolution_fu_414_pad_img_ce1 : STD_LOGIC;
    signal grp_convolution_fu_414_conv_to_pool_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution_fu_414_conv_to_pool_stream_V_write : STD_LOGIC;
    signal grp_dense_fu_423_ap_start : STD_LOGIC;
    signal grp_dense_fu_423_ap_idle : STD_LOGIC;
    signal grp_dense_fu_423_flat_to_dense_stream_V_read : STD_LOGIC;
    signal grp_dense_fu_423_dense_to_softmax_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_fu_423_dense_to_softmax_stream_V_write : STD_LOGIC;
    signal grp_dense_fu_451_ap_start : STD_LOGIC;
    signal grp_dense_fu_451_ap_idle : STD_LOGIC;
    signal grp_dense_fu_451_flat_to_dense_stream_V_read : STD_LOGIC;
    signal grp_dense_fu_451_dense_to_softmax_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_fu_451_dense_to_softmax_stream_V_write : STD_LOGIC;
    signal grp_dense_fu_479_ap_start : STD_LOGIC;
    signal grp_dense_fu_479_ap_idle : STD_LOGIC;
    signal grp_dense_fu_479_flat_to_dense_stream_V_read : STD_LOGIC;
    signal grp_dense_fu_479_dense_to_softmax_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_fu_479_dense_to_softmax_stream_V_write : STD_LOGIC;
    signal grp_dense_fu_507_ap_start : STD_LOGIC;
    signal grp_dense_fu_507_ap_idle : STD_LOGIC;
    signal grp_dense_fu_507_flat_to_dense_stream_V_read : STD_LOGIC;
    signal grp_dense_fu_507_dense_to_softmax_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_fu_507_dense_to_softmax_stream_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_535_ap_start : STD_LOGIC;
    signal grp_max_pooling_fu_535_ap_idle : STD_LOGIC;
    signal grp_max_pooling_fu_535_conv_to_pool_stream_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n : STD_LOGIC;
    signal grp_max_pooling_fu_535_conv_to_pool_stream_V_read : STD_LOGIC;
    signal grp_max_pooling_fu_535_pool_to_flat_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n : STD_LOGIC;
    signal grp_max_pooling_fu_535_pool_to_flat_stream_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_541_ap_start : STD_LOGIC;
    signal grp_max_pooling_fu_541_ap_idle : STD_LOGIC;
    signal grp_max_pooling_fu_541_conv_to_pool_stream_V_read : STD_LOGIC;
    signal grp_max_pooling_fu_541_pool_to_flat_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pooling_fu_541_pool_to_flat_stream_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_547_ap_start : STD_LOGIC;
    signal grp_max_pooling_fu_547_ap_idle : STD_LOGIC;
    signal grp_max_pooling_fu_547_conv_to_pool_stream_V_read : STD_LOGIC;
    signal grp_max_pooling_fu_547_pool_to_flat_stream_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pooling_fu_547_pool_to_flat_stream_V_write : STD_LOGIC;
    signal ap_phi_mux_d_phi_fu_364_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal grp_convolution_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal conv_to_pool_streams_0_V_full_n : STD_LOGIC;
    signal conv_to_pool_streams_0_V_write : STD_LOGIC;
    signal conv_to_pool_streams_1_V_full_n : STD_LOGIC;
    signal conv_to_pool_streams_1_V_write : STD_LOGIC;
    signal grp_convolution_fu_405_ap_start_reg : STD_LOGIC := '0';
    signal conv_to_pool_streams_2_V_full_n : STD_LOGIC;
    signal conv_to_pool_streams_2_V_write : STD_LOGIC;
    signal grp_convolution_fu_414_ap_start_reg : STD_LOGIC := '0';
    signal conv_to_pool_streams_3_V_full_n : STD_LOGIC;
    signal conv_to_pool_streams_3_V_write : STD_LOGIC;
    signal grp_dense_fu_423_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal flat_to_dense_streams_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_to_dense_streams_0_V_empty_n : STD_LOGIC;
    signal flat_to_dense_streams_0_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_0_V_full_n : STD_LOGIC;
    signal dense_to_softmax_streams_0_V_write : STD_LOGIC;
    signal grp_dense_fu_451_ap_start_reg : STD_LOGIC := '0';
    signal flat_to_dense_streams_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_to_dense_streams_1_V_empty_n : STD_LOGIC;
    signal flat_to_dense_streams_1_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_1_V_full_n : STD_LOGIC;
    signal dense_to_softmax_streams_1_V_write : STD_LOGIC;
    signal grp_dense_fu_479_ap_start_reg : STD_LOGIC := '0';
    signal flat_to_dense_streams_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_to_dense_streams_2_V_empty_n : STD_LOGIC;
    signal flat_to_dense_streams_2_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_2_V_full_n : STD_LOGIC;
    signal dense_to_softmax_streams_2_V_write : STD_LOGIC;
    signal grp_dense_fu_507_ap_start_reg : STD_LOGIC := '0';
    signal flat_to_dense_streams_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_to_dense_streams_3_V_empty_n : STD_LOGIC;
    signal flat_to_dense_streams_3_V_read : STD_LOGIC;
    signal dense_to_softmax_streams_3_V_full_n : STD_LOGIC;
    signal dense_to_softmax_streams_3_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_535_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal conv_to_pool_streams_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_to_pool_streams_0_V_empty_n : STD_LOGIC;
    signal conv_to_pool_streams_0_V_read : STD_LOGIC;
    signal conv_to_pool_streams_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_to_pool_streams_1_V_empty_n : STD_LOGIC;
    signal conv_to_pool_streams_1_V_read : STD_LOGIC;
    signal pool_to_flat_streams_0_V_full_n : STD_LOGIC;
    signal pool_to_flat_streams_0_V_write : STD_LOGIC;
    signal pool_to_flat_streams_1_V_full_n : STD_LOGIC;
    signal pool_to_flat_streams_1_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_541_ap_start_reg : STD_LOGIC := '0';
    signal conv_to_pool_streams_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_to_pool_streams_2_V_empty_n : STD_LOGIC;
    signal conv_to_pool_streams_2_V_read : STD_LOGIC;
    signal pool_to_flat_streams_2_V_full_n : STD_LOGIC;
    signal pool_to_flat_streams_2_V_write : STD_LOGIC;
    signal grp_max_pooling_fu_547_ap_start_reg : STD_LOGIC := '0';
    signal conv_to_pool_streams_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_to_pool_streams_3_V_empty_n : STD_LOGIC;
    signal conv_to_pool_streams_3_V_read : STD_LOGIC;
    signal pool_to_flat_streams_3_V_full_n : STD_LOGIC;
    signal pool_to_flat_streams_3_V_write : STD_LOGIC;
    signal p_cast_fu_667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal grp_fu_569_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal grp_fu_553_ce : STD_LOGIC;
    signal grp_fu_557_ce : STD_LOGIC;
    signal grp_fu_561_ce : STD_LOGIC;
    signal grp_fu_565_ce : STD_LOGIC;
    signal grp_fu_569_ce : STD_LOGIC;
    signal grp_fu_574_ce : STD_LOGIC;
    signal grp_fu_649_ce : STD_LOGIC;
    signal grp_fu_649_in_valid : STD_LOGIC;
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal grp_fu_649_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component cnn_stream_accel_convolution IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pad_img_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img_ce0 : OUT STD_LOGIC;
        pad_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img_ce1 : OUT STD_LOGIC;
        pad_img_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter : IN STD_LOGIC_VECTOR (1 downto 0);
        conv_to_pool_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv_to_pool_stream_V_full_n : IN STD_LOGIC;
        conv_to_pool_stream_V_write : OUT STD_LOGIC );
    end component;


    component cnn_stream_accel_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flat_to_dense_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        flat_to_dense_stream_V_empty_n : IN STD_LOGIC;
        flat_to_dense_stream_V_read : OUT STD_LOGIC;
        filter : IN STD_LOGIC_VECTOR (1 downto 0);
        dense_to_softmax_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dense_to_softmax_stream_V_full_n : IN STD_LOGIC;
        dense_to_softmax_stream_V_write : OUT STD_LOGIC );
    end component;


    component cnn_stream_accel_max_pooling IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_to_pool_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_to_pool_stream_V_empty_n : IN STD_LOGIC;
        conv_to_pool_stream_V_read : OUT STD_LOGIC;
        pool_to_flat_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool_to_flat_stream_V_full_n : IN STD_LOGIC;
        pool_to_flat_stream_V_write : OUT STD_LOGIC );
    end component;


    component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1 IS
    generic (
        DWIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        ce : IN STD_LOGIC;
        in_data : IN STD_LOGIC_VECTOR (31 downto 0);
        in_last : IN STD_LOGIC_VECTOR (0 downto 0);
        in_valid : IN STD_LOGIC;
        out_data : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_dataflow_section_dense_biases IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_fifo_w32_d784_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_stream_accel_fifo_w32_d196_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cnn_stream_accel_fifo_w32_d10_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dense_biases_U : component cnn_stream_accel_dataflow_section_dense_biases
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_biases_address0,
        ce0 => dense_biases_ce0,
        q0 => dense_biases_q0);

    grp_convolution_fu_394 : component cnn_stream_accel_convolution
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convolution_fu_394_ap_start,
        ap_done => grp_convolution_fu_394_ap_done,
        ap_idle => grp_convolution_fu_394_ap_idle,
        ap_ready => grp_convolution_fu_394_ap_ready,
        pad_img_address0 => grp_convolution_fu_394_pad_img_address0,
        pad_img_ce0 => grp_convolution_fu_394_pad_img_ce0,
        pad_img_q0 => grp_convolution_fu_394_pad_img_q0,
        pad_img_address1 => grp_convolution_fu_394_pad_img_address1,
        pad_img_ce1 => grp_convolution_fu_394_pad_img_ce1,
        pad_img_q1 => grp_convolution_fu_394_pad_img_q1,
        filter => grp_convolution_fu_394_filter,
        conv_to_pool_stream_V_din => grp_convolution_fu_394_conv_to_pool_stream_V_din,
        conv_to_pool_stream_V_full_n => grp_convolution_fu_394_conv_to_pool_stream_V_full_n,
        conv_to_pool_stream_V_write => grp_convolution_fu_394_conv_to_pool_stream_V_write);

    grp_convolution_fu_405 : component cnn_stream_accel_convolution
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convolution_fu_405_ap_start,
        ap_done => grp_convolution_fu_405_ap_done,
        ap_idle => grp_convolution_fu_405_ap_idle,
        ap_ready => grp_convolution_fu_405_ap_ready,
        pad_img_address0 => grp_convolution_fu_405_pad_img_address0,
        pad_img_ce0 => grp_convolution_fu_405_pad_img_ce0,
        pad_img_q0 => pad_img2_q0,
        pad_img_address1 => grp_convolution_fu_405_pad_img_address1,
        pad_img_ce1 => grp_convolution_fu_405_pad_img_ce1,
        pad_img_q1 => pad_img2_q1,
        filter => ap_const_lv2_2,
        conv_to_pool_stream_V_din => grp_convolution_fu_405_conv_to_pool_stream_V_din,
        conv_to_pool_stream_V_full_n => conv_to_pool_streams_2_V_full_n,
        conv_to_pool_stream_V_write => grp_convolution_fu_405_conv_to_pool_stream_V_write);

    grp_convolution_fu_414 : component cnn_stream_accel_convolution
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convolution_fu_414_ap_start,
        ap_done => grp_convolution_fu_414_ap_done,
        ap_idle => grp_convolution_fu_414_ap_idle,
        ap_ready => grp_convolution_fu_414_ap_ready,
        pad_img_address0 => grp_convolution_fu_414_pad_img_address0,
        pad_img_ce0 => grp_convolution_fu_414_pad_img_ce0,
        pad_img_q0 => pad_img3_q0,
        pad_img_address1 => grp_convolution_fu_414_pad_img_address1,
        pad_img_ce1 => grp_convolution_fu_414_pad_img_ce1,
        pad_img_q1 => pad_img3_q1,
        filter => ap_const_lv2_3,
        conv_to_pool_stream_V_din => grp_convolution_fu_414_conv_to_pool_stream_V_din,
        conv_to_pool_stream_V_full_n => conv_to_pool_streams_3_V_full_n,
        conv_to_pool_stream_V_write => grp_convolution_fu_414_conv_to_pool_stream_V_write);

    grp_dense_fu_423 : component cnn_stream_accel_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_fu_423_ap_start,
        ap_done => grp_dense_fu_423_ap_done,
        ap_idle => grp_dense_fu_423_ap_idle,
        ap_ready => grp_dense_fu_423_ap_ready,
        flat_to_dense_stream_V_dout => flat_to_dense_streams_0_V_dout,
        flat_to_dense_stream_V_empty_n => flat_to_dense_streams_0_V_empty_n,
        flat_to_dense_stream_V_read => grp_dense_fu_423_flat_to_dense_stream_V_read,
        filter => ap_const_lv2_0,
        dense_to_softmax_stream_V_din => grp_dense_fu_423_dense_to_softmax_stream_V_din,
        dense_to_softmax_stream_V_full_n => dense_to_softmax_streams_0_V_full_n,
        dense_to_softmax_stream_V_write => grp_dense_fu_423_dense_to_softmax_stream_V_write);

    grp_dense_fu_451 : component cnn_stream_accel_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_fu_451_ap_start,
        ap_done => grp_dense_fu_451_ap_done,
        ap_idle => grp_dense_fu_451_ap_idle,
        ap_ready => grp_dense_fu_451_ap_ready,
        flat_to_dense_stream_V_dout => flat_to_dense_streams_1_V_dout,
        flat_to_dense_stream_V_empty_n => flat_to_dense_streams_1_V_empty_n,
        flat_to_dense_stream_V_read => grp_dense_fu_451_flat_to_dense_stream_V_read,
        filter => ap_const_lv2_1,
        dense_to_softmax_stream_V_din => grp_dense_fu_451_dense_to_softmax_stream_V_din,
        dense_to_softmax_stream_V_full_n => dense_to_softmax_streams_1_V_full_n,
        dense_to_softmax_stream_V_write => grp_dense_fu_451_dense_to_softmax_stream_V_write);

    grp_dense_fu_479 : component cnn_stream_accel_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_fu_479_ap_start,
        ap_done => grp_dense_fu_479_ap_done,
        ap_idle => grp_dense_fu_479_ap_idle,
        ap_ready => grp_dense_fu_479_ap_ready,
        flat_to_dense_stream_V_dout => flat_to_dense_streams_2_V_dout,
        flat_to_dense_stream_V_empty_n => flat_to_dense_streams_2_V_empty_n,
        flat_to_dense_stream_V_read => grp_dense_fu_479_flat_to_dense_stream_V_read,
        filter => ap_const_lv2_2,
        dense_to_softmax_stream_V_din => grp_dense_fu_479_dense_to_softmax_stream_V_din,
        dense_to_softmax_stream_V_full_n => dense_to_softmax_streams_2_V_full_n,
        dense_to_softmax_stream_V_write => grp_dense_fu_479_dense_to_softmax_stream_V_write);

    grp_dense_fu_507 : component cnn_stream_accel_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_fu_507_ap_start,
        ap_done => grp_dense_fu_507_ap_done,
        ap_idle => grp_dense_fu_507_ap_idle,
        ap_ready => grp_dense_fu_507_ap_ready,
        flat_to_dense_stream_V_dout => flat_to_dense_streams_3_V_dout,
        flat_to_dense_stream_V_empty_n => flat_to_dense_streams_3_V_empty_n,
        flat_to_dense_stream_V_read => grp_dense_fu_507_flat_to_dense_stream_V_read,
        filter => ap_const_lv2_3,
        dense_to_softmax_stream_V_din => grp_dense_fu_507_dense_to_softmax_stream_V_din,
        dense_to_softmax_stream_V_full_n => dense_to_softmax_streams_3_V_full_n,
        dense_to_softmax_stream_V_write => grp_dense_fu_507_dense_to_softmax_stream_V_write);

    grp_max_pooling_fu_535 : component cnn_stream_accel_max_pooling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pooling_fu_535_ap_start,
        ap_done => grp_max_pooling_fu_535_ap_done,
        ap_idle => grp_max_pooling_fu_535_ap_idle,
        ap_ready => grp_max_pooling_fu_535_ap_ready,
        conv_to_pool_stream_V_dout => grp_max_pooling_fu_535_conv_to_pool_stream_V_dout,
        conv_to_pool_stream_V_empty_n => grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n,
        conv_to_pool_stream_V_read => grp_max_pooling_fu_535_conv_to_pool_stream_V_read,
        pool_to_flat_stream_V_din => grp_max_pooling_fu_535_pool_to_flat_stream_V_din,
        pool_to_flat_stream_V_full_n => grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n,
        pool_to_flat_stream_V_write => grp_max_pooling_fu_535_pool_to_flat_stream_V_write);

    grp_max_pooling_fu_541 : component cnn_stream_accel_max_pooling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pooling_fu_541_ap_start,
        ap_done => grp_max_pooling_fu_541_ap_done,
        ap_idle => grp_max_pooling_fu_541_ap_idle,
        ap_ready => grp_max_pooling_fu_541_ap_ready,
        conv_to_pool_stream_V_dout => conv_to_pool_streams_2_V_dout,
        conv_to_pool_stream_V_empty_n => conv_to_pool_streams_2_V_empty_n,
        conv_to_pool_stream_V_read => grp_max_pooling_fu_541_conv_to_pool_stream_V_read,
        pool_to_flat_stream_V_din => grp_max_pooling_fu_541_pool_to_flat_stream_V_din,
        pool_to_flat_stream_V_full_n => pool_to_flat_streams_2_V_full_n,
        pool_to_flat_stream_V_write => grp_max_pooling_fu_541_pool_to_flat_stream_V_write);

    grp_max_pooling_fu_547 : component cnn_stream_accel_max_pooling
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_max_pooling_fu_547_ap_start,
        ap_done => grp_max_pooling_fu_547_ap_done,
        ap_idle => grp_max_pooling_fu_547_ap_idle,
        ap_ready => grp_max_pooling_fu_547_ap_ready,
        conv_to_pool_stream_V_dout => conv_to_pool_streams_3_V_dout,
        conv_to_pool_stream_V_empty_n => conv_to_pool_streams_3_V_empty_n,
        conv_to_pool_stream_V_read => grp_max_pooling_fu_547_conv_to_pool_stream_V_read,
        pool_to_flat_stream_V_din => grp_max_pooling_fu_547_pool_to_flat_stream_V_din,
        pool_to_flat_stream_V_full_n => pool_to_flat_streams_3_V_full_n,
        pool_to_flat_stream_V_write => grp_max_pooling_fu_547_pool_to_flat_stream_V_write);

    fadd_32ns_32ns_32_5_full_dsp_1_U84 : component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_reg_824,
        din1 => dense_to_softmax_streams_0_V_read_reg_829,
        ce => grp_fu_553_ce,
        dout => grp_fu_553_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U85 : component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_2_reg_854,
        din1 => dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg,
        ce => grp_fu_557_ce,
        dout => grp_fu_557_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U86 : component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_2_1_reg_859,
        din1 => dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg,
        ce => grp_fu_561_ce,
        dout => grp_fu_561_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U87 : component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_2_2_reg_864,
        din1 => dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg,
        ce => grp_fu_565_ce,
        dout => grp_fu_565_p2);

    fexp_32ns_32ns_32_10_full_dsp_1_U89 : component cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => sum_2_3_reg_869,
        ce => grp_fu_574_ce,
        dout => grp_fu_574_p2);

    facc_32ns_32ns_1ns_32_6_no_dsp_1_U90 : component cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1
    generic map (
        DWIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        ce => grp_fu_649_ce,
        in_data => tmp_4_reg_874,
        in_last => icmp_ln27_reg_849_pp4_iter31_reg,
        in_valid => grp_fu_649_in_valid,
        out_data => grp_fu_649_p3);

    conv_to_pool_streams_0_V_fifo_U : component cnn_stream_accel_fifo_w32_d784_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_convolution_fu_394_conv_to_pool_stream_V_din,
        if_full_n => conv_to_pool_streams_0_V_full_n,
        if_write => conv_to_pool_streams_0_V_write,
        if_dout => conv_to_pool_streams_0_V_dout,
        if_empty_n => conv_to_pool_streams_0_V_empty_n,
        if_read => conv_to_pool_streams_0_V_read);

    conv_to_pool_streams_1_V_fifo_U : component cnn_stream_accel_fifo_w32_d784_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_convolution_fu_394_conv_to_pool_stream_V_din,
        if_full_n => conv_to_pool_streams_1_V_full_n,
        if_write => conv_to_pool_streams_1_V_write,
        if_dout => conv_to_pool_streams_1_V_dout,
        if_empty_n => conv_to_pool_streams_1_V_empty_n,
        if_read => conv_to_pool_streams_1_V_read);

    conv_to_pool_streams_2_V_fifo_U : component cnn_stream_accel_fifo_w32_d784_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_convolution_fu_405_conv_to_pool_stream_V_din,
        if_full_n => conv_to_pool_streams_2_V_full_n,
        if_write => conv_to_pool_streams_2_V_write,
        if_dout => conv_to_pool_streams_2_V_dout,
        if_empty_n => conv_to_pool_streams_2_V_empty_n,
        if_read => conv_to_pool_streams_2_V_read);

    conv_to_pool_streams_3_V_fifo_U : component cnn_stream_accel_fifo_w32_d784_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_convolution_fu_414_conv_to_pool_stream_V_din,
        if_full_n => conv_to_pool_streams_3_V_full_n,
        if_write => conv_to_pool_streams_3_V_write,
        if_dout => conv_to_pool_streams_3_V_dout,
        if_empty_n => conv_to_pool_streams_3_V_empty_n,
        if_read => conv_to_pool_streams_3_V_read);

    pool_to_flat_streams_0_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_max_pooling_fu_535_pool_to_flat_stream_V_din,
        if_full_n => pool_to_flat_streams_0_V_full_n,
        if_write => pool_to_flat_streams_0_V_write,
        if_dout => pool_to_flat_streams_0_V_dout,
        if_empty_n => pool_to_flat_streams_0_V_empty_n,
        if_read => pool_to_flat_streams_0_V_read);

    pool_to_flat_streams_1_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_max_pooling_fu_535_pool_to_flat_stream_V_din,
        if_full_n => pool_to_flat_streams_1_V_full_n,
        if_write => pool_to_flat_streams_1_V_write,
        if_dout => pool_to_flat_streams_1_V_dout,
        if_empty_n => pool_to_flat_streams_1_V_empty_n,
        if_read => pool_to_flat_streams_1_V_read);

    pool_to_flat_streams_2_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_max_pooling_fu_541_pool_to_flat_stream_V_din,
        if_full_n => pool_to_flat_streams_2_V_full_n,
        if_write => pool_to_flat_streams_2_V_write,
        if_dout => pool_to_flat_streams_2_V_dout,
        if_empty_n => pool_to_flat_streams_2_V_empty_n,
        if_read => pool_to_flat_streams_2_V_read);

    pool_to_flat_streams_3_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_max_pooling_fu_547_pool_to_flat_stream_V_din,
        if_full_n => pool_to_flat_streams_3_V_full_n,
        if_write => pool_to_flat_streams_3_V_write,
        if_dout => pool_to_flat_streams_3_V_dout,
        if_empty_n => pool_to_flat_streams_3_V_empty_n,
        if_read => pool_to_flat_streams_3_V_read);

    flat_to_dense_streams_0_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_to_flat_streams_0_V_dout,
        if_full_n => flat_to_dense_streams_0_V_full_n,
        if_write => flat_to_dense_streams_0_V_write,
        if_dout => flat_to_dense_streams_0_V_dout,
        if_empty_n => flat_to_dense_streams_0_V_empty_n,
        if_read => flat_to_dense_streams_0_V_read);

    flat_to_dense_streams_1_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_to_flat_streams_1_V_dout,
        if_full_n => flat_to_dense_streams_1_V_full_n,
        if_write => flat_to_dense_streams_1_V_write,
        if_dout => flat_to_dense_streams_1_V_dout,
        if_empty_n => flat_to_dense_streams_1_V_empty_n,
        if_read => flat_to_dense_streams_1_V_read);

    flat_to_dense_streams_2_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_to_flat_streams_2_V_dout,
        if_full_n => flat_to_dense_streams_2_V_full_n,
        if_write => flat_to_dense_streams_2_V_write,
        if_dout => flat_to_dense_streams_2_V_dout,
        if_empty_n => flat_to_dense_streams_2_V_empty_n,
        if_read => flat_to_dense_streams_2_V_read);

    flat_to_dense_streams_3_V_fifo_U : component cnn_stream_accel_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_to_flat_streams_3_V_dout,
        if_full_n => flat_to_dense_streams_3_V_full_n,
        if_write => flat_to_dense_streams_3_V_write,
        if_dout => flat_to_dense_streams_3_V_dout,
        if_empty_n => flat_to_dense_streams_3_V_empty_n,
        if_read => flat_to_dense_streams_3_V_read);

    dense_to_softmax_streams_0_V_fifo_U : component cnn_stream_accel_fifo_w32_d10_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_dense_fu_423_dense_to_softmax_stream_V_din,
        if_full_n => dense_to_softmax_streams_0_V_full_n,
        if_write => dense_to_softmax_streams_0_V_write,
        if_dout => dense_to_softmax_streams_0_V_dout,
        if_empty_n => dense_to_softmax_streams_0_V_empty_n,
        if_read => dense_to_softmax_streams_0_V_read);

    dense_to_softmax_streams_1_V_fifo_U : component cnn_stream_accel_fifo_w32_d10_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_dense_fu_451_dense_to_softmax_stream_V_din,
        if_full_n => dense_to_softmax_streams_1_V_full_n,
        if_write => dense_to_softmax_streams_1_V_write,
        if_dout => dense_to_softmax_streams_1_V_dout,
        if_empty_n => dense_to_softmax_streams_1_V_empty_n,
        if_read => dense_to_softmax_streams_1_V_read);

    dense_to_softmax_streams_2_V_fifo_U : component cnn_stream_accel_fifo_w32_d10_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_dense_fu_479_dense_to_softmax_stream_V_din,
        if_full_n => dense_to_softmax_streams_2_V_full_n,
        if_write => dense_to_softmax_streams_2_V_write,
        if_dout => dense_to_softmax_streams_2_V_dout,
        if_empty_n => dense_to_softmax_streams_2_V_empty_n,
        if_read => dense_to_softmax_streams_2_V_read);

    dense_to_softmax_streams_3_V_fifo_U : component cnn_stream_accel_fifo_w32_d10_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_dense_fu_507_dense_to_softmax_stream_V_din,
        if_full_n => dense_to_softmax_streams_3_V_full_n,
        if_write => dense_to_softmax_streams_3_V_write,
        if_dout => dense_to_softmax_streams_3_V_dout,
        if_empty_n => dense_to_softmax_streams_3_V_empty_n,
        if_read => dense_to_softmax_streams_3_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state7);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state10) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state10);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state13) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state13);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state16) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state16) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state16);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state20) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state20)) then 
                        ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state20);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter10 <= ap_enable_reg_pp4_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter11 <= ap_enable_reg_pp4_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter12 <= ap_enable_reg_pp4_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter13 <= ap_enable_reg_pp4_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter14 <= ap_enable_reg_pp4_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter15 <= ap_enable_reg_pp4_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter16 <= ap_enable_reg_pp4_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter17 <= ap_enable_reg_pp4_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter18 <= ap_enable_reg_pp4_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter19 <= ap_enable_reg_pp4_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter20 <= ap_enable_reg_pp4_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter21 <= ap_enable_reg_pp4_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter22 <= ap_enable_reg_pp4_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter23 <= ap_enable_reg_pp4_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter24 <= ap_enable_reg_pp4_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter25 <= ap_enable_reg_pp4_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter26 <= ap_enable_reg_pp4_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter27 <= ap_enable_reg_pp4_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter28 <= ap_enable_reg_pp4_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter29 <= ap_enable_reg_pp4_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter30 <= ap_enable_reg_pp4_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter31 <= ap_enable_reg_pp4_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter32 <= ap_enable_reg_pp4_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter33 <= ap_enable_reg_pp4_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter34 <= ap_enable_reg_pp4_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter35 <= ap_enable_reg_pp4_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter36 <= ap_enable_reg_pp4_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter37 <= ap_enable_reg_pp4_iter36;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then 
                    ap_enable_reg_pp4_iter37 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter5 <= ap_enable_reg_pp4_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter6 <= ap_enable_reg_pp4_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter7 <= ap_enable_reg_pp4_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter8 <= ap_enable_reg_pp4_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter9 <= ap_enable_reg_pp4_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state59) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state59)) then 
                        ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state59);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter10 <= ap_enable_reg_pp5_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter11 <= ap_enable_reg_pp5_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter12 <= ap_enable_reg_pp5_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter13 <= ap_enable_reg_pp5_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter14 <= ap_enable_reg_pp5_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter15 <= ap_enable_reg_pp5_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter16 <= ap_enable_reg_pp5_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter17 <= ap_enable_reg_pp5_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter18 <= ap_enable_reg_pp5_iter17;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    ap_enable_reg_pp5_iter18 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter3 <= ap_enable_reg_pp5_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter4 <= ap_enable_reg_pp5_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter5 <= ap_enable_reg_pp5_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter6 <= ap_enable_reg_pp5_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter7 <= ap_enable_reg_pp5_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter8 <= ap_enable_reg_pp5_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter9 <= ap_enable_reg_pp5_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convolution_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_convolution_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_convolution_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution_fu_405_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convolution_fu_405_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_convolution_fu_405_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution_fu_405_ap_ready = ap_const_logic_1)) then 
                    grp_convolution_fu_405_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution_fu_414_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convolution_fu_414_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_convolution_fu_414_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution_fu_414_ap_ready = ap_const_logic_1)) then 
                    grp_convolution_fu_414_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_fu_423_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_fu_423_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_dense_fu_423_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_fu_423_ap_ready = ap_const_logic_1)) then 
                    grp_dense_fu_423_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_fu_451_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_fu_451_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_dense_fu_451_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_fu_451_ap_ready = ap_const_logic_1)) then 
                    grp_dense_fu_451_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_fu_479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_fu_479_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_dense_fu_479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_fu_479_ap_ready = ap_const_logic_1)) then 
                    grp_dense_fu_479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_fu_507_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_fu_507_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_dense_fu_507_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_fu_507_ap_ready = ap_const_logic_1)) then 
                    grp_dense_fu_507_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pooling_fu_535_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pooling_fu_535_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_max_pooling_fu_535_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pooling_fu_535_ap_ready = ap_const_logic_1)) then 
                    grp_max_pooling_fu_535_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pooling_fu_541_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pooling_fu_541_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_max_pooling_fu_541_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pooling_fu_541_ap_ready = ap_const_logic_1)) then 
                    grp_max_pooling_fu_541_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pooling_fu_547_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_max_pooling_fu_547_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_max_pooling_fu_547_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pooling_fu_547_ap_ready = ap_const_logic_1)) then 
                    grp_max_pooling_fu_547_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then 
                d_reg_360 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
                d_reg_360 <= add_ln17_reg_804;
            end if; 
        end if;
    end process;

    exp_sum_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then 
                exp_sum_reg_371 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp4_iter37 = ap_const_logic_1) and (icmp_ln17_reg_810_pp4_iter36_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
                exp_sum_reg_371 <= grp_fu_649_p3;
            end if; 
        end if;
    end process;

    indvar_flatten15_reg_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                indvar_flatten15_reg_338 <= ap_const_lv8_0;
            elsif (((icmp_ln11_2_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                indvar_flatten15_reg_338 <= add_ln11_2_fu_603_p2;
            end if; 
        end if;
    end process;

    indvar_flatten23_reg_349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvar_flatten23_reg_349 <= ap_const_lv8_0;
            elsif (((icmp_ln11_3_fu_621_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
                indvar_flatten23_reg_349 <= add_ln11_3_fu_615_p2;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten7_reg_327 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln11_1_fu_597_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar_flatten7_reg_327 <= add_ln11_1_fu_591_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln11_fu_585_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_316 <= add_ln11_fu_579_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                indvar_flatten_reg_316 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    p_reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                p_reg_383 <= ap_const_lv4_0;
            elsif (((icmp_ln31_fu_661_p2 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
                p_reg_383 <= add_ln31_fu_655_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                add_ln17_reg_804 <= add_ln17_fu_627_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_fu_633_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                    d_cast_reg_814(3 downto 0) <= d_cast_fu_639_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp4_stage0_11001)) then
                    d_cast_reg_814_pp4_iter10_reg(3 downto 0) <= d_cast_reg_814_pp4_iter9_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter11_reg(3 downto 0) <= d_cast_reg_814_pp4_iter10_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter12_reg(3 downto 0) <= d_cast_reg_814_pp4_iter11_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter13_reg(3 downto 0) <= d_cast_reg_814_pp4_iter12_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter14_reg(3 downto 0) <= d_cast_reg_814_pp4_iter13_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter15_reg(3 downto 0) <= d_cast_reg_814_pp4_iter14_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter16_reg(3 downto 0) <= d_cast_reg_814_pp4_iter15_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter17_reg(3 downto 0) <= d_cast_reg_814_pp4_iter16_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter18_reg(3 downto 0) <= d_cast_reg_814_pp4_iter17_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter19_reg(3 downto 0) <= d_cast_reg_814_pp4_iter18_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter20_reg(3 downto 0) <= d_cast_reg_814_pp4_iter19_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter21_reg(3 downto 0) <= d_cast_reg_814_pp4_iter20_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter22_reg(3 downto 0) <= d_cast_reg_814_pp4_iter21_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter23_reg(3 downto 0) <= d_cast_reg_814_pp4_iter22_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter24_reg(3 downto 0) <= d_cast_reg_814_pp4_iter23_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter25_reg(3 downto 0) <= d_cast_reg_814_pp4_iter24_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter26_reg(3 downto 0) <= d_cast_reg_814_pp4_iter25_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter27_reg(3 downto 0) <= d_cast_reg_814_pp4_iter26_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter28_reg(3 downto 0) <= d_cast_reg_814_pp4_iter27_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter29_reg(3 downto 0) <= d_cast_reg_814_pp4_iter28_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter2_reg(3 downto 0) <= d_cast_reg_814_pp4_iter1_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter30_reg(3 downto 0) <= d_cast_reg_814_pp4_iter29_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter31_reg(3 downto 0) <= d_cast_reg_814_pp4_iter30_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter3_reg(3 downto 0) <= d_cast_reg_814_pp4_iter2_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter4_reg(3 downto 0) <= d_cast_reg_814_pp4_iter3_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter5_reg(3 downto 0) <= d_cast_reg_814_pp4_iter4_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter6_reg(3 downto 0) <= d_cast_reg_814_pp4_iter5_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter7_reg(3 downto 0) <= d_cast_reg_814_pp4_iter6_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter8_reg(3 downto 0) <= d_cast_reg_814_pp4_iter7_reg(3 downto 0);
                    d_cast_reg_814_pp4_iter9_reg(3 downto 0) <= d_cast_reg_814_pp4_iter8_reg(3 downto 0);
                dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg <= dense_to_softmax_streams_1_V_read_reg_834;
                dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter2_reg;
                dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter3_reg;
                dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter4_reg;
                dense_to_softmax_streams_1_V_read_reg_834_pp4_iter6_reg <= dense_to_softmax_streams_1_V_read_reg_834_pp4_iter5_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter11_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter10_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg <= dense_to_softmax_streams_2_V_read_reg_839;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter2_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter3_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter4_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter5_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter6_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter7_reg;
                dense_to_softmax_streams_2_V_read_reg_839_pp4_iter9_reg <= dense_to_softmax_streams_2_V_read_reg_839_pp4_iter8_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter10_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter11_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter12_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter13_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter14_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter16_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter15_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg <= dense_to_softmax_streams_3_V_read_reg_844;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter2_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter3_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter4_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter5_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter6_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter7_reg;
                dense_to_softmax_streams_3_V_read_reg_844_pp4_iter9_reg <= dense_to_softmax_streams_3_V_read_reg_844_pp4_iter8_reg;
                icmp_ln17_reg_810_pp4_iter10_reg <= icmp_ln17_reg_810_pp4_iter9_reg;
                icmp_ln17_reg_810_pp4_iter11_reg <= icmp_ln17_reg_810_pp4_iter10_reg;
                icmp_ln17_reg_810_pp4_iter12_reg <= icmp_ln17_reg_810_pp4_iter11_reg;
                icmp_ln17_reg_810_pp4_iter13_reg <= icmp_ln17_reg_810_pp4_iter12_reg;
                icmp_ln17_reg_810_pp4_iter14_reg <= icmp_ln17_reg_810_pp4_iter13_reg;
                icmp_ln17_reg_810_pp4_iter15_reg <= icmp_ln17_reg_810_pp4_iter14_reg;
                icmp_ln17_reg_810_pp4_iter16_reg <= icmp_ln17_reg_810_pp4_iter15_reg;
                icmp_ln17_reg_810_pp4_iter17_reg <= icmp_ln17_reg_810_pp4_iter16_reg;
                icmp_ln17_reg_810_pp4_iter18_reg <= icmp_ln17_reg_810_pp4_iter17_reg;
                icmp_ln17_reg_810_pp4_iter19_reg <= icmp_ln17_reg_810_pp4_iter18_reg;
                icmp_ln17_reg_810_pp4_iter20_reg <= icmp_ln17_reg_810_pp4_iter19_reg;
                icmp_ln17_reg_810_pp4_iter21_reg <= icmp_ln17_reg_810_pp4_iter20_reg;
                icmp_ln17_reg_810_pp4_iter22_reg <= icmp_ln17_reg_810_pp4_iter21_reg;
                icmp_ln17_reg_810_pp4_iter23_reg <= icmp_ln17_reg_810_pp4_iter22_reg;
                icmp_ln17_reg_810_pp4_iter24_reg <= icmp_ln17_reg_810_pp4_iter23_reg;
                icmp_ln17_reg_810_pp4_iter25_reg <= icmp_ln17_reg_810_pp4_iter24_reg;
                icmp_ln17_reg_810_pp4_iter26_reg <= icmp_ln17_reg_810_pp4_iter25_reg;
                icmp_ln17_reg_810_pp4_iter27_reg <= icmp_ln17_reg_810_pp4_iter26_reg;
                icmp_ln17_reg_810_pp4_iter28_reg <= icmp_ln17_reg_810_pp4_iter27_reg;
                icmp_ln17_reg_810_pp4_iter29_reg <= icmp_ln17_reg_810_pp4_iter28_reg;
                icmp_ln17_reg_810_pp4_iter2_reg <= icmp_ln17_reg_810_pp4_iter1_reg;
                icmp_ln17_reg_810_pp4_iter30_reg <= icmp_ln17_reg_810_pp4_iter29_reg;
                icmp_ln17_reg_810_pp4_iter31_reg <= icmp_ln17_reg_810_pp4_iter30_reg;
                icmp_ln17_reg_810_pp4_iter32_reg <= icmp_ln17_reg_810_pp4_iter31_reg;
                icmp_ln17_reg_810_pp4_iter33_reg <= icmp_ln17_reg_810_pp4_iter32_reg;
                icmp_ln17_reg_810_pp4_iter34_reg <= icmp_ln17_reg_810_pp4_iter33_reg;
                icmp_ln17_reg_810_pp4_iter35_reg <= icmp_ln17_reg_810_pp4_iter34_reg;
                icmp_ln17_reg_810_pp4_iter36_reg <= icmp_ln17_reg_810_pp4_iter35_reg;
                icmp_ln17_reg_810_pp4_iter3_reg <= icmp_ln17_reg_810_pp4_iter2_reg;
                icmp_ln17_reg_810_pp4_iter4_reg <= icmp_ln17_reg_810_pp4_iter3_reg;
                icmp_ln17_reg_810_pp4_iter5_reg <= icmp_ln17_reg_810_pp4_iter4_reg;
                icmp_ln17_reg_810_pp4_iter6_reg <= icmp_ln17_reg_810_pp4_iter5_reg;
                icmp_ln17_reg_810_pp4_iter7_reg <= icmp_ln17_reg_810_pp4_iter6_reg;
                icmp_ln17_reg_810_pp4_iter8_reg <= icmp_ln17_reg_810_pp4_iter7_reg;
                icmp_ln17_reg_810_pp4_iter9_reg <= icmp_ln17_reg_810_pp4_iter8_reg;
                icmp_ln27_reg_849_pp4_iter10_reg <= icmp_ln27_reg_849_pp4_iter9_reg;
                icmp_ln27_reg_849_pp4_iter11_reg <= icmp_ln27_reg_849_pp4_iter10_reg;
                icmp_ln27_reg_849_pp4_iter12_reg <= icmp_ln27_reg_849_pp4_iter11_reg;
                icmp_ln27_reg_849_pp4_iter13_reg <= icmp_ln27_reg_849_pp4_iter12_reg;
                icmp_ln27_reg_849_pp4_iter14_reg <= icmp_ln27_reg_849_pp4_iter13_reg;
                icmp_ln27_reg_849_pp4_iter15_reg <= icmp_ln27_reg_849_pp4_iter14_reg;
                icmp_ln27_reg_849_pp4_iter16_reg <= icmp_ln27_reg_849_pp4_iter15_reg;
                icmp_ln27_reg_849_pp4_iter17_reg <= icmp_ln27_reg_849_pp4_iter16_reg;
                icmp_ln27_reg_849_pp4_iter18_reg <= icmp_ln27_reg_849_pp4_iter17_reg;
                icmp_ln27_reg_849_pp4_iter19_reg <= icmp_ln27_reg_849_pp4_iter18_reg;
                icmp_ln27_reg_849_pp4_iter20_reg <= icmp_ln27_reg_849_pp4_iter19_reg;
                icmp_ln27_reg_849_pp4_iter21_reg <= icmp_ln27_reg_849_pp4_iter20_reg;
                icmp_ln27_reg_849_pp4_iter22_reg <= icmp_ln27_reg_849_pp4_iter21_reg;
                icmp_ln27_reg_849_pp4_iter23_reg <= icmp_ln27_reg_849_pp4_iter22_reg;
                icmp_ln27_reg_849_pp4_iter24_reg <= icmp_ln27_reg_849_pp4_iter23_reg;
                icmp_ln27_reg_849_pp4_iter25_reg <= icmp_ln27_reg_849_pp4_iter24_reg;
                icmp_ln27_reg_849_pp4_iter26_reg <= icmp_ln27_reg_849_pp4_iter25_reg;
                icmp_ln27_reg_849_pp4_iter27_reg <= icmp_ln27_reg_849_pp4_iter26_reg;
                icmp_ln27_reg_849_pp4_iter28_reg <= icmp_ln27_reg_849_pp4_iter27_reg;
                icmp_ln27_reg_849_pp4_iter29_reg <= icmp_ln27_reg_849_pp4_iter28_reg;
                icmp_ln27_reg_849_pp4_iter2_reg <= icmp_ln27_reg_849;
                icmp_ln27_reg_849_pp4_iter30_reg <= icmp_ln27_reg_849_pp4_iter29_reg;
                icmp_ln27_reg_849_pp4_iter31_reg <= icmp_ln27_reg_849_pp4_iter30_reg;
                icmp_ln27_reg_849_pp4_iter3_reg <= icmp_ln27_reg_849_pp4_iter2_reg;
                icmp_ln27_reg_849_pp4_iter4_reg <= icmp_ln27_reg_849_pp4_iter3_reg;
                icmp_ln27_reg_849_pp4_iter5_reg <= icmp_ln27_reg_849_pp4_iter4_reg;
                icmp_ln27_reg_849_pp4_iter6_reg <= icmp_ln27_reg_849_pp4_iter5_reg;
                icmp_ln27_reg_849_pp4_iter7_reg <= icmp_ln27_reg_849_pp4_iter6_reg;
                icmp_ln27_reg_849_pp4_iter8_reg <= icmp_ln27_reg_849_pp4_iter7_reg;
                icmp_ln27_reg_849_pp4_iter9_reg <= icmp_ln27_reg_849_pp4_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                    d_cast_reg_814_pp4_iter1_reg(3 downto 0) <= d_cast_reg_814(3 downto 0);
                icmp_ln17_reg_810 <= icmp_ln17_fu_633_p2;
                icmp_ln17_reg_810_pp4_iter1_reg <= icmp_ln17_reg_810;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                dense_to_softmax_streams_0_V_read_reg_829 <= dense_to_softmax_streams_0_V_dout;
                dense_to_softmax_streams_1_V_read_reg_834 <= dense_to_softmax_streams_1_V_dout;
                dense_to_softmax_streams_2_V_read_reg_839 <= dense_to_softmax_streams_2_V_dout;
                dense_to_softmax_streams_3_V_read_reg_844 <= dense_to_softmax_streams_3_V_dout;
                icmp_ln27_reg_849 <= icmp_ln27_fu_644_p2;
                sum_reg_824 <= dense_biases_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_reg_890_pp5_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                div_i_reg_905 <= grp_fu_489_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln11_1_reg_782 <= icmp_ln11_1_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln11_2_reg_791 <= icmp_ln11_2_fu_609_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                icmp_ln11_3_reg_800 <= icmp_ln11_3_fu_621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln11_reg_773 <= icmp_ln11_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                icmp_ln31_reg_890 <= icmp_ln31_fu_661_p2;
                icmp_ln31_reg_890_pp5_iter1_reg <= icmp_ln31_reg_890;
                prediction_addr_1_reg_894_pp5_iter1_reg <= prediction_addr_1_reg_894;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp5_stage0_11001)) then
                icmp_ln31_reg_890_pp5_iter10_reg <= icmp_ln31_reg_890_pp5_iter9_reg;
                icmp_ln31_reg_890_pp5_iter11_reg <= icmp_ln31_reg_890_pp5_iter10_reg;
                icmp_ln31_reg_890_pp5_iter12_reg <= icmp_ln31_reg_890_pp5_iter11_reg;
                icmp_ln31_reg_890_pp5_iter13_reg <= icmp_ln31_reg_890_pp5_iter12_reg;
                icmp_ln31_reg_890_pp5_iter14_reg <= icmp_ln31_reg_890_pp5_iter13_reg;
                icmp_ln31_reg_890_pp5_iter15_reg <= icmp_ln31_reg_890_pp5_iter14_reg;
                icmp_ln31_reg_890_pp5_iter16_reg <= icmp_ln31_reg_890_pp5_iter15_reg;
                icmp_ln31_reg_890_pp5_iter17_reg <= icmp_ln31_reg_890_pp5_iter16_reg;
                icmp_ln31_reg_890_pp5_iter2_reg <= icmp_ln31_reg_890_pp5_iter1_reg;
                icmp_ln31_reg_890_pp5_iter3_reg <= icmp_ln31_reg_890_pp5_iter2_reg;
                icmp_ln31_reg_890_pp5_iter4_reg <= icmp_ln31_reg_890_pp5_iter3_reg;
                icmp_ln31_reg_890_pp5_iter5_reg <= icmp_ln31_reg_890_pp5_iter4_reg;
                icmp_ln31_reg_890_pp5_iter6_reg <= icmp_ln31_reg_890_pp5_iter5_reg;
                icmp_ln31_reg_890_pp5_iter7_reg <= icmp_ln31_reg_890_pp5_iter6_reg;
                icmp_ln31_reg_890_pp5_iter8_reg <= icmp_ln31_reg_890_pp5_iter7_reg;
                icmp_ln31_reg_890_pp5_iter9_reg <= icmp_ln31_reg_890_pp5_iter8_reg;
                prediction_addr_1_reg_894_pp5_iter10_reg <= prediction_addr_1_reg_894_pp5_iter9_reg;
                prediction_addr_1_reg_894_pp5_iter11_reg <= prediction_addr_1_reg_894_pp5_iter10_reg;
                prediction_addr_1_reg_894_pp5_iter12_reg <= prediction_addr_1_reg_894_pp5_iter11_reg;
                prediction_addr_1_reg_894_pp5_iter13_reg <= prediction_addr_1_reg_894_pp5_iter12_reg;
                prediction_addr_1_reg_894_pp5_iter14_reg <= prediction_addr_1_reg_894_pp5_iter13_reg;
                prediction_addr_1_reg_894_pp5_iter15_reg <= prediction_addr_1_reg_894_pp5_iter14_reg;
                prediction_addr_1_reg_894_pp5_iter16_reg <= prediction_addr_1_reg_894_pp5_iter15_reg;
                prediction_addr_1_reg_894_pp5_iter17_reg <= prediction_addr_1_reg_894_pp5_iter16_reg;
                prediction_addr_1_reg_894_pp5_iter2_reg <= prediction_addr_1_reg_894_pp5_iter1_reg;
                prediction_addr_1_reg_894_pp5_iter3_reg <= prediction_addr_1_reg_894_pp5_iter2_reg;
                prediction_addr_1_reg_894_pp5_iter4_reg <= prediction_addr_1_reg_894_pp5_iter3_reg;
                prediction_addr_1_reg_894_pp5_iter5_reg <= prediction_addr_1_reg_894_pp5_iter4_reg;
                prediction_addr_1_reg_894_pp5_iter6_reg <= prediction_addr_1_reg_894_pp5_iter5_reg;
                prediction_addr_1_reg_894_pp5_iter7_reg <= prediction_addr_1_reg_894_pp5_iter6_reg;
                prediction_addr_1_reg_894_pp5_iter8_reg <= prediction_addr_1_reg_894_pp5_iter7_reg;
                prediction_addr_1_reg_894_pp5_iter9_reg <= prediction_addr_1_reg_894_pp5_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_661_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                prediction_addr_1_reg_894 <= p_cast_fu_667_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (icmp_ln31_reg_890 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then
                prediction_load_reg_900 <= prediction_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810_pp4_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                sum_2_1_reg_859 <= grp_fu_557_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810_pp4_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                sum_2_2_reg_864 <= grp_fu_561_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810_pp4_iter20_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                sum_2_3_reg_869 <= grp_fu_565_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810_pp4_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                sum_2_reg_854 <= grp_fu_553_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln17_reg_810_pp4_iter30_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                tmp_4_reg_874 <= grp_fu_574_p2;
            end if;
        end if;
    end process;
    d_cast_reg_814(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter3_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter4_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter5_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter6_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter7_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter8_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter9_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter10_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter11_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter12_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter13_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter14_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter15_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter16_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter17_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter18_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter19_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter20_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter21_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter22_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter23_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter24_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter25_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter26_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter27_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter28_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter29_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter30_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    d_cast_reg_814_pp4_iter31_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln11_fu_585_p2, ap_enable_reg_pp1_iter0, icmp_ln11_1_fu_597_p2, ap_enable_reg_pp2_iter0, icmp_ln11_2_fu_609_p2, ap_enable_reg_pp3_iter0, icmp_ln11_3_fu_621_p2, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, icmp_ln17_fu_633_p2, ap_enable_reg_pp4_iter37, ap_enable_reg_pp5_iter0, icmp_ln31_fu_661_p2, ap_enable_reg_pp5_iter1, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_CS_fsm_state19, ap_block_state19_on_subcall_done, ap_block_pp4_stage0_subdone, ap_enable_reg_pp4_iter36, ap_block_pp5_stage0_subdone, ap_enable_reg_pp5_iter17, ap_enable_reg_pp5_iter18, grp_convolution_fu_394_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_convolution_fu_394_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln11_fu_585_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln11_fu_585_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln11_1_fu_597_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln11_1_fu_597_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((icmp_ln11_2_fu_609_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((icmp_ln11_2_fu_609_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((icmp_ln11_3_fu_621_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln11_3_fu_621_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((icmp_ln17_fu_633_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and not(((ap_enable_reg_pp4_iter36 = ap_const_logic_0) and (ap_enable_reg_pp4_iter37 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif ((((ap_enable_reg_pp4_iter36 = ap_const_logic_0) and (ap_enable_reg_pp4_iter37 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) or ((icmp_ln17_fu_633_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
            when ap_ST_fsm_pp5_stage0 => 
                if ((not(((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (icmp_ln31_fu_661_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) and not(((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (ap_enable_reg_pp5_iter17 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif ((((ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (icmp_ln31_fu_661_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) or ((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (ap_enable_reg_pp5_iter17 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln11_1_fu_591_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_327) + unsigned(ap_const_lv8_1));
    add_ln11_2_fu_603_p2 <= std_logic_vector(unsigned(indvar_flatten15_reg_338) + unsigned(ap_const_lv8_1));
    add_ln11_3_fu_615_p2 <= std_logic_vector(unsigned(indvar_flatten23_reg_349) + unsigned(ap_const_lv8_1));
    add_ln11_fu_579_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_316) + unsigned(ap_const_lv8_1));
    add_ln17_fu_627_p2 <= std_logic_vector(unsigned(ap_phi_mux_d_phi_fu_364_p4) + unsigned(ap_const_lv4_1));
    add_ln31_fu_655_p2 <= std_logic_vector(unsigned(p_reg_383) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(15);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(17);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(11);
    ap_CS_fsm_state18 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state58 <= ap_CS_fsm(16);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state78 <= ap_CS_fsm(18);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(pool_to_flat_streams_0_V_empty_n, icmp_ln11_reg_773, flat_to_dense_streams_0_V_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_0_V_full_n = ap_const_logic_0) and (icmp_ln11_reg_773 = ap_const_lv1_0)) or ((icmp_ln11_reg_773 = ap_const_lv1_0) and (pool_to_flat_streams_0_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(pool_to_flat_streams_0_V_empty_n, icmp_ln11_reg_773, flat_to_dense_streams_0_V_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_0_V_full_n = ap_const_logic_0) and (icmp_ln11_reg_773 = ap_const_lv1_0)) or ((icmp_ln11_reg_773 = ap_const_lv1_0) and (pool_to_flat_streams_0_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(pool_to_flat_streams_0_V_empty_n, icmp_ln11_reg_773, flat_to_dense_streams_0_V_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_0_V_full_n = ap_const_logic_0) and (icmp_ln11_reg_773 = ap_const_lv1_0)) or ((icmp_ln11_reg_773 = ap_const_lv1_0) and (pool_to_flat_streams_0_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(pool_to_flat_streams_1_V_empty_n, icmp_ln11_1_reg_782, flat_to_dense_streams_1_V_full_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_01001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_1_V_full_n = ap_const_logic_0) and (icmp_ln11_1_reg_782 = ap_const_lv1_0)) or ((icmp_ln11_1_reg_782 = ap_const_lv1_0) and (pool_to_flat_streams_1_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(pool_to_flat_streams_1_V_empty_n, icmp_ln11_1_reg_782, flat_to_dense_streams_1_V_full_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_1_V_full_n = ap_const_logic_0) and (icmp_ln11_1_reg_782 = ap_const_lv1_0)) or ((icmp_ln11_1_reg_782 = ap_const_lv1_0) and (pool_to_flat_streams_1_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(pool_to_flat_streams_1_V_empty_n, icmp_ln11_1_reg_782, flat_to_dense_streams_1_V_full_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_1_V_full_n = ap_const_logic_0) and (icmp_ln11_1_reg_782 = ap_const_lv1_0)) or ((icmp_ln11_1_reg_782 = ap_const_lv1_0) and (pool_to_flat_streams_1_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(pool_to_flat_streams_2_V_empty_n, icmp_ln11_2_reg_791, flat_to_dense_streams_2_V_full_n, ap_enable_reg_pp2_iter1)
    begin
                ap_block_pp2_stage0_01001 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_2_V_full_n = ap_const_logic_0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0)) or ((icmp_ln11_2_reg_791 = ap_const_lv1_0) and (pool_to_flat_streams_2_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(pool_to_flat_streams_2_V_empty_n, icmp_ln11_2_reg_791, flat_to_dense_streams_2_V_full_n, ap_enable_reg_pp2_iter1)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_2_V_full_n = ap_const_logic_0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0)) or ((icmp_ln11_2_reg_791 = ap_const_lv1_0) and (pool_to_flat_streams_2_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(pool_to_flat_streams_2_V_empty_n, icmp_ln11_2_reg_791, flat_to_dense_streams_2_V_full_n, ap_enable_reg_pp2_iter1)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_2_V_full_n = ap_const_logic_0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0)) or ((icmp_ln11_2_reg_791 = ap_const_lv1_0) and (pool_to_flat_streams_2_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(pool_to_flat_streams_3_V_empty_n, icmp_ln11_3_reg_800, flat_to_dense_streams_3_V_full_n, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_01001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_3_V_full_n = ap_const_logic_0) and (icmp_ln11_3_reg_800 = ap_const_lv1_0)) or ((icmp_ln11_3_reg_800 = ap_const_lv1_0) and (pool_to_flat_streams_3_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(pool_to_flat_streams_3_V_empty_n, icmp_ln11_3_reg_800, flat_to_dense_streams_3_V_full_n, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_3_V_full_n = ap_const_logic_0) and (icmp_ln11_3_reg_800 = ap_const_lv1_0)) or ((icmp_ln11_3_reg_800 = ap_const_lv1_0) and (pool_to_flat_streams_3_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(pool_to_flat_streams_3_V_empty_n, icmp_ln11_3_reg_800, flat_to_dense_streams_3_V_full_n, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((flat_to_dense_streams_3_V_full_n = ap_const_logic_0) and (icmp_ln11_3_reg_800 = ap_const_lv1_0)) or ((icmp_ln11_3_reg_800 = ap_const_lv1_0) and (pool_to_flat_streams_3_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_11001_assign_proc : process(dense_to_softmax_streams_0_V_empty_n, icmp_ln17_reg_810, dense_to_softmax_streams_1_V_empty_n, dense_to_softmax_streams_2_V_empty_n, dense_to_softmax_streams_3_V_empty_n, ap_enable_reg_pp4_iter1)
    begin
                ap_block_pp4_stage0_11001 <= ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (((dense_to_softmax_streams_3_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_2_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_1_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((icmp_ln17_reg_810 = ap_const_lv1_0) and (dense_to_softmax_streams_0_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(dense_to_softmax_streams_0_V_empty_n, icmp_ln17_reg_810, dense_to_softmax_streams_1_V_empty_n, dense_to_softmax_streams_2_V_empty_n, dense_to_softmax_streams_3_V_empty_n, ap_enable_reg_pp4_iter1)
    begin
                ap_block_pp4_stage0_subdone <= ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (((dense_to_softmax_streams_3_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_2_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_1_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((icmp_ln17_reg_810 = ap_const_lv1_0) and (dense_to_softmax_streams_0_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp1_stage0_iter1_assign_proc : process(pool_to_flat_streams_1_V_empty_n, icmp_ln11_1_reg_782, flat_to_dense_streams_1_V_full_n)
    begin
                ap_block_state11_pp1_stage0_iter1 <= (((flat_to_dense_streams_1_V_full_n = ap_const_logic_0) and (icmp_ln11_1_reg_782 = ap_const_lv1_0)) or ((icmp_ln11_1_reg_782 = ap_const_lv1_0) and (pool_to_flat_streams_1_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state13_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp2_stage0_iter1_assign_proc : process(pool_to_flat_streams_2_V_empty_n, icmp_ln11_2_reg_791, flat_to_dense_streams_2_V_full_n)
    begin
                ap_block_state14_pp2_stage0_iter1 <= (((flat_to_dense_streams_2_V_full_n = ap_const_logic_0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0)) or ((icmp_ln11_2_reg_791 = ap_const_lv1_0) and (pool_to_flat_streams_2_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state16_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp3_stage0_iter1_assign_proc : process(pool_to_flat_streams_3_V_empty_n, icmp_ln11_3_reg_800, flat_to_dense_streams_3_V_full_n)
    begin
                ap_block_state17_pp3_stage0_iter1 <= (((flat_to_dense_streams_3_V_full_n = ap_const_logic_0) and (icmp_ln11_3_reg_800 = ap_const_lv1_0)) or ((icmp_ln11_3_reg_800 = ap_const_lv1_0) and (pool_to_flat_streams_3_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state19_on_subcall_done_assign_proc : process(grp_dense_fu_423_ap_done, grp_dense_fu_451_ap_done, grp_dense_fu_479_ap_done, grp_dense_fu_507_ap_done)
    begin
                ap_block_state19_on_subcall_done <= ((grp_dense_fu_507_ap_done = ap_const_logic_0) or (grp_dense_fu_479_ap_done = ap_const_logic_0) or (grp_dense_fu_451_ap_done = ap_const_logic_0) or (grp_dense_fu_423_ap_done = ap_const_logic_0));
    end process;

        ap_block_state20_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_pp4_stage0_iter1_assign_proc : process(dense_to_softmax_streams_0_V_empty_n, icmp_ln17_reg_810, dense_to_softmax_streams_1_V_empty_n, dense_to_softmax_streams_2_V_empty_n, dense_to_softmax_streams_3_V_empty_n)
    begin
                ap_block_state21_pp4_stage0_iter1 <= (((dense_to_softmax_streams_3_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_2_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((dense_to_softmax_streams_1_V_empty_n = ap_const_logic_0) and (icmp_ln17_reg_810 = ap_const_lv1_0)) or ((icmp_ln17_reg_810 = ap_const_lv1_0) and (dense_to_softmax_streams_0_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state22_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp4_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp4_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp4_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp4_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp4_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp4_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp4_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp4_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp4_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp4_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp4_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp4_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp4_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp4_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp4_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp4_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp4_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp4_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp4_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp4_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp4_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp4_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp4_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp4_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp4_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp4_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp4_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_on_subcall_done_assign_proc : process(grp_max_pooling_fu_535_ap_done, grp_convolution_fu_394_ap_done, grp_convolution_fu_405_ap_done, grp_convolution_fu_414_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_convolution_fu_405_ap_done = ap_const_logic_0) or (grp_convolution_fu_394_ap_done = ap_const_logic_0) or (grp_max_pooling_fu_535_ap_done = ap_const_logic_0) or (grp_convolution_fu_414_ap_done = ap_const_logic_0));
    end process;

        ap_block_state50_pp4_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp4_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp4_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp4_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp4_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp4_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp4_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp4_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp5_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp5_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp5_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp5_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp5_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp5_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp5_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp5_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp5_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_on_subcall_done_assign_proc : process(grp_max_pooling_fu_535_ap_done, grp_max_pooling_fu_541_ap_done, grp_max_pooling_fu_547_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_max_pooling_fu_547_ap_done = ap_const_logic_0) or (grp_max_pooling_fu_541_ap_done = ap_const_logic_0) or (grp_max_pooling_fu_535_ap_done = ap_const_logic_0));
    end process;

        ap_block_state70_pp5_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp5_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp5_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp5_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp5_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp5_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp5_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp5_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter1_assign_proc : process(pool_to_flat_streams_0_V_empty_n, icmp_ln11_reg_773, flat_to_dense_streams_0_V_full_n)
    begin
                ap_block_state8_pp0_stage0_iter1 <= (((flat_to_dense_streams_0_V_full_n = ap_const_logic_0) and (icmp_ln11_reg_773 = ap_const_lv1_0)) or ((icmp_ln11_reg_773 = ap_const_lv1_0) and (pool_to_flat_streams_0_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_pp0_exit_iter0_state7_assign_proc : process(icmp_ln11_fu_585_p2)
    begin
        if ((icmp_ln11_fu_585_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state10_assign_proc : process(icmp_ln11_1_fu_597_p2)
    begin
        if ((icmp_ln11_1_fu_597_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state13_assign_proc : process(icmp_ln11_2_fu_609_p2)
    begin
        if ((icmp_ln11_2_fu_609_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state16_assign_proc : process(icmp_ln11_3_fu_621_p2)
    begin
        if ((icmp_ln11_3_fu_621_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state20_assign_proc : process(icmp_ln17_fu_633_p2)
    begin
        if ((icmp_ln17_fu_633_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state20 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state59_assign_proc : process(icmp_ln31_fu_661_p2)
    begin
        if ((icmp_ln31_fu_661_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state59 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state59 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state78) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter37, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter3, ap_enable_reg_pp4_iter4, ap_enable_reg_pp4_iter5, ap_enable_reg_pp4_iter6, ap_enable_reg_pp4_iter7, ap_enable_reg_pp4_iter8, ap_enable_reg_pp4_iter9, ap_enable_reg_pp4_iter10, ap_enable_reg_pp4_iter11, ap_enable_reg_pp4_iter12, ap_enable_reg_pp4_iter13, ap_enable_reg_pp4_iter14, ap_enable_reg_pp4_iter15, ap_enable_reg_pp4_iter16, ap_enable_reg_pp4_iter17, ap_enable_reg_pp4_iter18, ap_enable_reg_pp4_iter19, ap_enable_reg_pp4_iter20, ap_enable_reg_pp4_iter21, ap_enable_reg_pp4_iter22, ap_enable_reg_pp4_iter23, ap_enable_reg_pp4_iter24, ap_enable_reg_pp4_iter25, ap_enable_reg_pp4_iter26, ap_enable_reg_pp4_iter27, ap_enable_reg_pp4_iter28, ap_enable_reg_pp4_iter29, ap_enable_reg_pp4_iter30, ap_enable_reg_pp4_iter31, ap_enable_reg_pp4_iter32, ap_enable_reg_pp4_iter33, ap_enable_reg_pp4_iter34, ap_enable_reg_pp4_iter35, ap_enable_reg_pp4_iter36)
    begin
        if (((ap_enable_reg_pp4_iter36 = ap_const_logic_0) and (ap_enable_reg_pp4_iter35 = ap_const_logic_0) and (ap_enable_reg_pp4_iter34 = ap_const_logic_0) and (ap_enable_reg_pp4_iter33 = ap_const_logic_0) and (ap_enable_reg_pp4_iter32 = ap_const_logic_0) and (ap_enable_reg_pp4_iter31 = ap_const_logic_0) and (ap_enable_reg_pp4_iter30 = ap_const_logic_0) and (ap_enable_reg_pp4_iter29 = ap_const_logic_0) and (ap_enable_reg_pp4_iter28 = ap_const_logic_0) and (ap_enable_reg_pp4_iter27 = ap_const_logic_0) and (ap_enable_reg_pp4_iter26 = ap_const_logic_0) and (ap_enable_reg_pp4_iter25 = ap_const_logic_0) and (ap_enable_reg_pp4_iter24 = ap_const_logic_0) and (ap_enable_reg_pp4_iter23 = ap_const_logic_0) and (ap_enable_reg_pp4_iter22 = ap_const_logic_0) and (ap_enable_reg_pp4_iter21 = ap_const_logic_0) and (ap_enable_reg_pp4_iter20 = ap_const_logic_0) and (ap_enable_reg_pp4_iter19 = ap_const_logic_0) and (ap_enable_reg_pp4_iter18 = ap_const_logic_0) and (ap_enable_reg_pp4_iter17 = ap_const_logic_0) and (ap_enable_reg_pp4_iter16 = ap_const_logic_0) and (ap_enable_reg_pp4_iter15 = ap_const_logic_0) and (ap_enable_reg_pp4_iter14 = ap_const_logic_0) and (ap_enable_reg_pp4_iter13 = ap_const_logic_0) and (ap_enable_reg_pp4_iter12 = ap_const_logic_0) and (ap_enable_reg_pp4_iter11 = ap_const_logic_0) and (ap_enable_reg_pp4_iter10 = ap_const_logic_0) and (ap_enable_reg_pp4_iter9 = ap_const_logic_0) and (ap_enable_reg_pp4_iter8 = ap_const_logic_0) and (ap_enable_reg_pp4_iter7 = ap_const_logic_0) and (ap_enable_reg_pp4_iter6 = ap_const_logic_0) and (ap_enable_reg_pp4_iter5 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_0) and (ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter37 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1, ap_enable_reg_pp5_iter2, ap_enable_reg_pp5_iter3, ap_enable_reg_pp5_iter4, ap_enable_reg_pp5_iter5, ap_enable_reg_pp5_iter6, ap_enable_reg_pp5_iter7, ap_enable_reg_pp5_iter8, ap_enable_reg_pp5_iter9, ap_enable_reg_pp5_iter10, ap_enable_reg_pp5_iter11, ap_enable_reg_pp5_iter12, ap_enable_reg_pp5_iter13, ap_enable_reg_pp5_iter14, ap_enable_reg_pp5_iter15, ap_enable_reg_pp5_iter16, ap_enable_reg_pp5_iter17, ap_enable_reg_pp5_iter18)
    begin
        if (((ap_enable_reg_pp5_iter18 = ap_const_logic_0) and (ap_enable_reg_pp5_iter17 = ap_const_logic_0) and (ap_enable_reg_pp5_iter16 = ap_const_logic_0) and (ap_enable_reg_pp5_iter15 = ap_const_logic_0) and (ap_enable_reg_pp5_iter14 = ap_const_logic_0) and (ap_enable_reg_pp5_iter13 = ap_const_logic_0) and (ap_enable_reg_pp5_iter12 = ap_const_logic_0) and (ap_enable_reg_pp5_iter11 = ap_const_logic_0) and (ap_enable_reg_pp5_iter10 = ap_const_logic_0) and (ap_enable_reg_pp5_iter9 = ap_const_logic_0) and (ap_enable_reg_pp5_iter8 = ap_const_logic_0) and (ap_enable_reg_pp5_iter7 = ap_const_logic_0) and (ap_enable_reg_pp5_iter6 = ap_const_logic_0) and (ap_enable_reg_pp5_iter5 = ap_const_logic_0) and (ap_enable_reg_pp5_iter4 = ap_const_logic_0) and (ap_enable_reg_pp5_iter3 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d_phi_fu_364_p4_assign_proc : process(d_reg_360, add_ln17_reg_804, ap_CS_fsm_pp4_stage0, icmp_ln17_reg_810, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_d_phi_fu_364_p4 <= add_ln17_reg_804;
        else 
            ap_phi_mux_d_phi_fu_364_p4 <= d_reg_360;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_0_V_read_assign_proc : process(grp_max_pooling_fu_535_conv_to_pool_stream_V_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_to_pool_streams_0_V_read <= grp_max_pooling_fu_535_conv_to_pool_stream_V_read;
        else 
            conv_to_pool_streams_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_0_V_write_assign_proc : process(grp_convolution_fu_394_conv_to_pool_stream_V_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv_to_pool_streams_0_V_write <= grp_convolution_fu_394_conv_to_pool_stream_V_write;
        else 
            conv_to_pool_streams_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_1_V_read_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_535_conv_to_pool_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_to_pool_streams_1_V_read <= grp_max_pooling_fu_535_conv_to_pool_stream_V_read;
        else 
            conv_to_pool_streams_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_1_V_write_assign_proc : process(grp_convolution_fu_394_conv_to_pool_stream_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_to_pool_streams_1_V_write <= grp_convolution_fu_394_conv_to_pool_stream_V_write;
        else 
            conv_to_pool_streams_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_2_V_read_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_541_conv_to_pool_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_to_pool_streams_2_V_read <= grp_max_pooling_fu_541_conv_to_pool_stream_V_read;
        else 
            conv_to_pool_streams_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_2_V_write_assign_proc : process(grp_convolution_fu_405_conv_to_pool_stream_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_to_pool_streams_2_V_write <= grp_convolution_fu_405_conv_to_pool_stream_V_write;
        else 
            conv_to_pool_streams_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_3_V_read_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_547_conv_to_pool_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_to_pool_streams_3_V_read <= grp_max_pooling_fu_547_conv_to_pool_stream_V_read;
        else 
            conv_to_pool_streams_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    conv_to_pool_streams_3_V_write_assign_proc : process(grp_convolution_fu_414_conv_to_pool_stream_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_to_pool_streams_3_V_write <= grp_convolution_fu_414_conv_to_pool_stream_V_write;
        else 
            conv_to_pool_streams_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    d_cast_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_d_phi_fu_364_p4),64));
    dense_biases_address0 <= d_cast_fu_639_p1(4 - 1 downto 0);

    dense_biases_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            dense_biases_ce0 <= ap_const_logic_1;
        else 
            dense_biases_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_0_V_read_assign_proc : process(ap_CS_fsm_pp4_stage0, icmp_ln17_reg_810, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_11001)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            dense_to_softmax_streams_0_V_read <= ap_const_logic_1;
        else 
            dense_to_softmax_streams_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_0_V_write_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_423_dense_to_softmax_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_to_softmax_streams_0_V_write <= grp_dense_fu_423_dense_to_softmax_stream_V_write;
        else 
            dense_to_softmax_streams_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_1_V_read_assign_proc : process(ap_CS_fsm_pp4_stage0, icmp_ln17_reg_810, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_11001)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            dense_to_softmax_streams_1_V_read <= ap_const_logic_1;
        else 
            dense_to_softmax_streams_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_1_V_write_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_451_dense_to_softmax_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_to_softmax_streams_1_V_write <= grp_dense_fu_451_dense_to_softmax_stream_V_write;
        else 
            dense_to_softmax_streams_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_2_V_read_assign_proc : process(ap_CS_fsm_pp4_stage0, icmp_ln17_reg_810, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_11001)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            dense_to_softmax_streams_2_V_read <= ap_const_logic_1;
        else 
            dense_to_softmax_streams_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_2_V_write_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_479_dense_to_softmax_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_to_softmax_streams_2_V_write <= grp_dense_fu_479_dense_to_softmax_stream_V_write;
        else 
            dense_to_softmax_streams_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_3_V_read_assign_proc : process(ap_CS_fsm_pp4_stage0, icmp_ln17_reg_810, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_11001)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln17_reg_810 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            dense_to_softmax_streams_3_V_read <= ap_const_logic_1;
        else 
            dense_to_softmax_streams_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dense_to_softmax_streams_3_V_write_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_507_dense_to_softmax_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_to_softmax_streams_3_V_write <= grp_dense_fu_507_dense_to_softmax_stream_V_write;
        else 
            dense_to_softmax_streams_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_0_V_read_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_423_flat_to_dense_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flat_to_dense_streams_0_V_read <= grp_dense_fu_423_flat_to_dense_stream_V_read;
        else 
            flat_to_dense_streams_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln11_reg_773, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln11_reg_773 = ap_const_lv1_0))) then 
            flat_to_dense_streams_0_V_write <= ap_const_logic_1;
        else 
            flat_to_dense_streams_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_1_V_read_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_451_flat_to_dense_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flat_to_dense_streams_1_V_read <= grp_dense_fu_451_flat_to_dense_stream_V_read;
        else 
            flat_to_dense_streams_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_1_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln11_1_reg_782, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln11_1_reg_782 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            flat_to_dense_streams_1_V_write <= ap_const_logic_1;
        else 
            flat_to_dense_streams_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_2_V_read_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_479_flat_to_dense_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flat_to_dense_streams_2_V_read <= grp_dense_fu_479_flat_to_dense_stream_V_read;
        else 
            flat_to_dense_streams_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_2_V_write_assign_proc : process(ap_CS_fsm_pp2_stage0, icmp_ln11_2_reg_791, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            flat_to_dense_streams_2_V_write <= ap_const_logic_1;
        else 
            flat_to_dense_streams_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_3_V_read_assign_proc : process(ap_CS_fsm_state19, grp_dense_fu_507_flat_to_dense_stream_V_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flat_to_dense_streams_3_V_read <= grp_dense_fu_507_flat_to_dense_stream_V_read;
        else 
            flat_to_dense_streams_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    flat_to_dense_streams_3_V_write_assign_proc : process(ap_CS_fsm_pp3_stage0, icmp_ln11_3_reg_800, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln11_3_reg_800 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            flat_to_dense_streams_3_V_write <= ap_const_logic_1;
        else 
            flat_to_dense_streams_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_convolution_fu_394_ap_start <= grp_convolution_fu_394_ap_start_reg;

    grp_convolution_fu_394_conv_to_pool_stream_V_full_n_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, conv_to_pool_streams_0_V_full_n, conv_to_pool_streams_1_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convolution_fu_394_conv_to_pool_stream_V_full_n <= conv_to_pool_streams_1_V_full_n;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convolution_fu_394_conv_to_pool_stream_V_full_n <= conv_to_pool_streams_0_V_full_n;
        else 
            grp_convolution_fu_394_conv_to_pool_stream_V_full_n <= conv_to_pool_streams_1_V_full_n;
        end if; 
    end process;


    grp_convolution_fu_394_filter_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convolution_fu_394_filter <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convolution_fu_394_filter <= ap_const_lv2_0;
        else 
            grp_convolution_fu_394_filter <= "XX";
        end if; 
    end process;


    grp_convolution_fu_394_pad_img_q0_assign_proc : process(pad_img0_q0, pad_img1_q0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convolution_fu_394_pad_img_q0 <= pad_img1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convolution_fu_394_pad_img_q0 <= pad_img0_q0;
        else 
            grp_convolution_fu_394_pad_img_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_convolution_fu_394_pad_img_q1_assign_proc : process(pad_img0_q1, pad_img1_q1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_convolution_fu_394_pad_img_q1 <= pad_img1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_convolution_fu_394_pad_img_q1 <= pad_img0_q1;
        else 
            grp_convolution_fu_394_pad_img_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_convolution_fu_405_ap_start <= grp_convolution_fu_405_ap_start_reg;
    grp_convolution_fu_414_ap_start <= grp_convolution_fu_414_ap_start_reg;
    grp_dense_fu_423_ap_start <= grp_dense_fu_423_ap_start_reg;
    grp_dense_fu_451_ap_start <= grp_dense_fu_451_ap_start_reg;
    grp_dense_fu_479_ap_start <= grp_dense_fu_479_ap_start_reg;
    grp_dense_fu_507_ap_start <= grp_dense_fu_507_ap_start_reg;
    grp_fu_489_p_ce <= ap_const_logic_1;
    grp_fu_489_p_din0 <= prediction_load_reg_900;
    grp_fu_489_p_din1 <= exp_sum_reg_371;

    grp_fu_553_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_553_ce <= ap_const_logic_1;
        else 
            grp_fu_553_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_557_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_557_ce <= ap_const_logic_1;
        else 
            grp_fu_557_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_561_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_561_ce <= ap_const_logic_1;
        else 
            grp_fu_561_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_565_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_565_ce <= ap_const_logic_1;
        else 
            grp_fu_565_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_569_ce <= ap_const_logic_1;
    grp_fu_569_p0 <= prediction_load_reg_900;
    grp_fu_569_p1 <= exp_sum_reg_371;
    grp_fu_569_p2 <= grp_fu_489_p_dout0;

    grp_fu_574_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_574_ce <= ap_const_logic_1;
        else 
            grp_fu_574_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_649_ce_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            grp_fu_649_ce <= ap_const_logic_1;
        else 
            grp_fu_649_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_649_in_valid_assign_proc : process(icmp_ln17_reg_810_pp4_iter31_reg, ap_enable_reg_pp4_iter32, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter32 = ap_const_logic_1) and (icmp_ln17_reg_810_pp4_iter31_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            grp_fu_649_in_valid <= ap_const_logic_1;
        else 
            grp_fu_649_in_valid <= ap_const_logic_0;
        end if; 
    end process;

    grp_max_pooling_fu_535_ap_start <= grp_max_pooling_fu_535_ap_start_reg;

    grp_max_pooling_fu_535_conv_to_pool_stream_V_dout_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4, conv_to_pool_streams_0_V_dout, conv_to_pool_streams_1_V_dout)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_dout <= conv_to_pool_streams_1_V_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_dout <= conv_to_pool_streams_0_V_dout;
        else 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_dout <= conv_to_pool_streams_1_V_dout;
        end if; 
    end process;


    grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4, conv_to_pool_streams_0_V_empty_n, conv_to_pool_streams_1_V_empty_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n <= conv_to_pool_streams_1_V_empty_n;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n <= conv_to_pool_streams_0_V_empty_n;
        else 
            grp_max_pooling_fu_535_conv_to_pool_stream_V_empty_n <= conv_to_pool_streams_1_V_empty_n;
        end if; 
    end process;


    grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4, pool_to_flat_streams_0_V_full_n, pool_to_flat_streams_1_V_full_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n <= pool_to_flat_streams_1_V_full_n;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n <= pool_to_flat_streams_0_V_full_n;
        else 
            grp_max_pooling_fu_535_pool_to_flat_stream_V_full_n <= pool_to_flat_streams_1_V_full_n;
        end if; 
    end process;

    grp_max_pooling_fu_541_ap_start <= grp_max_pooling_fu_541_ap_start_reg;
    grp_max_pooling_fu_547_ap_start <= grp_max_pooling_fu_547_ap_start_reg;
    icmp_ln11_1_fu_597_p2 <= "1" when (indvar_flatten7_reg_327 = ap_const_lv8_C4) else "0";
    icmp_ln11_2_fu_609_p2 <= "1" when (indvar_flatten15_reg_338 = ap_const_lv8_C4) else "0";
    icmp_ln11_3_fu_621_p2 <= "1" when (indvar_flatten23_reg_349 = ap_const_lv8_C4) else "0";
    icmp_ln11_fu_585_p2 <= "1" when (indvar_flatten_reg_316 = ap_const_lv8_C4) else "0";
    icmp_ln17_fu_633_p2 <= "1" when (ap_phi_mux_d_phi_fu_364_p4 = ap_const_lv4_A) else "0";
    icmp_ln27_fu_644_p2 <= "1" when (add_ln17_reg_804 = ap_const_lv4_A) else "0";
    icmp_ln31_fu_661_p2 <= "1" when (p_reg_383 = ap_const_lv4_A) else "0";
    p_cast_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_reg_383),64));
    pad_img0_address0 <= grp_convolution_fu_394_pad_img_address0;
    pad_img0_address1 <= grp_convolution_fu_394_pad_img_address1;

    pad_img0_ce0_assign_proc : process(grp_convolution_fu_394_pad_img_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_ce0 <= grp_convolution_fu_394_pad_img_ce0;
        else 
            pad_img0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img0_ce1_assign_proc : process(grp_convolution_fu_394_pad_img_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pad_img0_ce1 <= grp_convolution_fu_394_pad_img_ce1;
        else 
            pad_img0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    pad_img1_address0 <= grp_convolution_fu_394_pad_img_address0;
    pad_img1_address1 <= grp_convolution_fu_394_pad_img_address1;

    pad_img1_ce0_assign_proc : process(grp_convolution_fu_394_pad_img_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img1_ce0 <= grp_convolution_fu_394_pad_img_ce0;
        else 
            pad_img1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_ce1_assign_proc : process(grp_convolution_fu_394_pad_img_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pad_img1_ce1 <= grp_convolution_fu_394_pad_img_ce1;
        else 
            pad_img1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    pad_img2_address0 <= grp_convolution_fu_405_pad_img_address0;
    pad_img2_address1 <= grp_convolution_fu_405_pad_img_address1;
    pad_img2_ce0 <= grp_convolution_fu_405_pad_img_ce0;
    pad_img2_ce1 <= grp_convolution_fu_405_pad_img_ce1;
    pad_img3_address0 <= grp_convolution_fu_414_pad_img_address0;
    pad_img3_address1 <= grp_convolution_fu_414_pad_img_address1;
    pad_img3_ce0 <= grp_convolution_fu_414_pad_img_ce0;
    pad_img3_ce1 <= grp_convolution_fu_414_pad_img_ce1;

    pool_to_flat_streams_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln11_reg_773, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln11_reg_773 = ap_const_lv1_0))) then 
            pool_to_flat_streams_0_V_read <= ap_const_logic_1;
        else 
            pool_to_flat_streams_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_0_V_write_assign_proc : process(grp_max_pooling_fu_535_pool_to_flat_stream_V_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            pool_to_flat_streams_0_V_write <= grp_max_pooling_fu_535_pool_to_flat_stream_V_write;
        else 
            pool_to_flat_streams_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_1_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln11_1_reg_782, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln11_1_reg_782 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            pool_to_flat_streams_1_V_read <= ap_const_logic_1;
        else 
            pool_to_flat_streams_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_1_V_write_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_535_pool_to_flat_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool_to_flat_streams_1_V_write <= grp_max_pooling_fu_535_pool_to_flat_stream_V_write;
        else 
            pool_to_flat_streams_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_2_V_read_assign_proc : process(ap_CS_fsm_pp2_stage0, icmp_ln11_2_reg_791, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln11_2_reg_791 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            pool_to_flat_streams_2_V_read <= ap_const_logic_1;
        else 
            pool_to_flat_streams_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_2_V_write_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_541_pool_to_flat_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool_to_flat_streams_2_V_write <= grp_max_pooling_fu_541_pool_to_flat_stream_V_write;
        else 
            pool_to_flat_streams_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_3_V_read_assign_proc : process(ap_CS_fsm_pp3_stage0, icmp_ln11_3_reg_800, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0_11001)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln11_3_reg_800 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            pool_to_flat_streams_3_V_read <= ap_const_logic_1;
        else 
            pool_to_flat_streams_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    pool_to_flat_streams_3_V_write_assign_proc : process(ap_CS_fsm_state6, grp_max_pooling_fu_547_pool_to_flat_stream_V_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool_to_flat_streams_3_V_write <= grp_max_pooling_fu_547_pool_to_flat_stream_V_write;
        else 
            pool_to_flat_streams_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    prediction_address0_assign_proc : process(d_cast_reg_814_pp4_iter31_reg, prediction_addr_1_reg_894_pp5_iter17_reg, ap_enable_reg_pp4_iter32, ap_enable_reg_pp5_iter18, ap_block_pp4_stage0, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            prediction_address0 <= prediction_addr_1_reg_894_pp5_iter17_reg;
        elsif (((ap_enable_reg_pp4_iter32 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            prediction_address0 <= d_cast_reg_814_pp4_iter31_reg(4 - 1 downto 0);
        else 
            prediction_address0 <= "XXXX";
        end if; 
    end process;

    prediction_address1 <= p_cast_fu_667_p1(4 - 1 downto 0);

    prediction_ce0_assign_proc : process(ap_block_pp4_stage0_11001, ap_block_pp5_stage0_11001, ap_enable_reg_pp4_iter32, ap_enable_reg_pp5_iter18)
    begin
        if ((((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_enable_reg_pp4_iter32 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            prediction_ce0 <= ap_const_logic_1;
        else 
            prediction_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prediction_ce1_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, ap_block_pp5_stage0_11001)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001))) then 
            prediction_ce1 <= ap_const_logic_1;
        else 
            prediction_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    prediction_d0_assign_proc : process(tmp_4_reg_874, div_i_reg_905, ap_enable_reg_pp4_iter32, ap_enable_reg_pp5_iter18, ap_block_pp4_stage0, ap_block_pp5_stage0)
    begin
        if (((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            prediction_d0 <= div_i_reg_905;
        elsif (((ap_enable_reg_pp4_iter32 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            prediction_d0 <= tmp_4_reg_874;
        else 
            prediction_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    prediction_we0_assign_proc : process(ap_block_pp4_stage0_11001, icmp_ln17_reg_810_pp4_iter31_reg, ap_block_pp5_stage0_11001, icmp_ln31_reg_890_pp5_iter17_reg, ap_enable_reg_pp4_iter32, ap_enable_reg_pp5_iter18)
    begin
        if ((((ap_enable_reg_pp5_iter18 = ap_const_logic_1) and (icmp_ln31_reg_890_pp5_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((ap_enable_reg_pp4_iter32 = ap_const_logic_1) and (icmp_ln17_reg_810_pp4_iter31_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            prediction_we0 <= ap_const_logic_1;
        else 
            prediction_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
