<html>
	<head>
		<link rel="icon" href="z80.ico">
		<title>The GPMC Z80 Computer</title>
	</head>
	
	<body style="font-family:DejaVu Sans Mono" bgcolor="#0000B0" background="z80tiles.png" text="white" link="#00FF00" vlink="#FFFF00" alink="#FF0000">
		
		<h1>Project: The "General Purpose MicroComputer"</h1>
		<a href="../../index.html">Back to Main Menu</a>
		<hr/>
		
		<p style="width: 75%">I ever wanted to build my own Computer, but I thought I would never be able to do that. After Ive seen the <a href="https://rc2014.co.uk/">"RC2014" Computer</a>, I realized that its not that complicated and decided to recreate this Computer.
		The "<a href="http://commodorez.com/cactus.html">Cactus</a>" Computer(using a 6502 CPU and a nice looking Frontpanel) heavily inspired this Computer, especially the Front Panel. Sadly my Computer inst in a working condition right now, and still heavily work in progress.</p>
		<p style="width: 75%">I decided to use a 19" Subrack and eurocards for it, with a 64-Pin Connector on the back.</p>
		<a href="front.jpg"><img src="frontsmall.jpg" alt="" border="0" width="400" height="300"></a>
		<a href="card.jpg"><img src="cardsmall.jpg" alt="" border="0" width="400" height="300"></a>
		<p style="width: 75%">This table shows all the cards in the current(or outdated) state:</p>
		<table border="1">
			<tr>
				<th>Name</th>
				<th>Version</th>
				<th>Description</th>
				<th>Specs</th>
				<th>Picture</th>
				<th>Schematic</th>
			</tr>
			<tr>
				<td>PSU</td>
				<td>1.0</td>
				<td><b>P</b>ower <b>S</b>upply <b>U</b>nit</td>
				<td>Input: ~+7-25V<br>Output: +5V<br>Current: ~1,5A</td>
				<th><a href="psu.jpg"><img src="psusmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th>None(It's simple!)</th>
			</tr>
			<tr>
				<td>CPU</td>
				<td>1.0</td>
				<td><b>C</b>entral <b>P</b>rocessing <b>U</b>nit</td>
				<td>Z80A CPU<br>adittional /MEMRD, /MEMWR, /IORD & /IOWR</td>
				<th><a href="cpu.jpg"><img src="cpu.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="CPU.svg"><img src="CPU.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
			<tr>
				<td>CLK</td>
				<td>1.0</td>
				<td><b>Cl</b>oc<b>k</b> Generator<br>
				The clock speed is controlled by a 4-bit<br>
				hexadecimal rotary switch whose output<br>
				is demultiplexed(inverted output) and<br>
				used to enable the corresponding clock<br>
				speed by a NOR gate. To improve the<br>
				signal quality it is sent through a<br>
				NOT gate.</td>
				<td>10 different clock speeds<br>Manual, ~10Hz, 0,1536-7,3728MHz<br>LED clock signal indicator</td>
				<th><a href="clk.jpg"><img src="clksmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="CLK.svg"><img src="CLK.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
			<tr>
				<td>RAM</td>
				<td>1.0</td>
				<td><b>R</b>andom <b>A</b>ccess <b>M</b>emory</td>
				<td>56k (64k paged)<br>two 62256's</td>
				<th><a href="ram.jpg"><img src="ramsmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="RAM.svg"><img src="RAM.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
			<tr>
				<td>ROM</td>
				<td>1.0</td>
				<td><b>R</b>ead <b>O</b>nly <b>M</b>emory</td>
				<td>accepts 2716 to 27512<br>can be paged in and out</td>
				<th><a href="rom.jpg"><img src="romsmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="ROM.svg"><img src="ROM.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
			<tr>
				<td>SIO</td>
				<td>1.0</td>
				<td><b>S</b>erial <b>I</b>nput <b>O</b>utput<br>Under construction!</td>
				<td>Z80B SIO<br>CTS/RTS Handshake<br>two RS-232 ports</td>
				<th><a href="sio.jpg"><img src="siosmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="SIO.svg"><img src="SIO.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
			<tr>
				<td>FPL</td>
				<td>1.0</td>
				<td><b>F</b>ront <b>P</b>anel <b>L</b>ogic<br>Under construction!</td>
				<td>displays current bus status<br>allows examine and deposit up and down<br></td>
				<th><a href="fpl.jpg"><img src="fplsmall.jpg" alt="" border="0" width="200" height="150"></a></th>
				<th><a href="front.svg"><img src="front.svg" alt="" border="0" width="200" height="150"></a></th>
			</tr>
		</table>
		<p style="width: 75%">For almost all cards I used the schematics of the RC2014, although I modified some a bit and expanded the bus output. If you want to have a look at the KiCad schematics you can download them <a href="schematics.zip">here</a>. I try to keep them up to date, but some might differ from the current circuit. You can see the bus layout here:</p>
		<a href="gpmcbus.png"><img src="gpmcbussmall.png" alt="" border="0" width="771" height="300"></a>
		<br><b>more information will follow soon...</b>
		
		<hr/><p>This page was last modified <span id="lastmodified"></span>.</p><script>document.getElementById("lastmodified").innerHTML = document.lastModified;</script>
		
	</body>
</html>
