Sunplus u'nSP Assembler - Ver. 1.8.0
              Listing File Has Been Relocated
                            	//========================================================================================
                            	// Progarm: Standard function definition
                            	// Writen by: Andy
                            	//
                            	// Last modified date: 
                            	// 		2000/06/23: first version
                            	//		2000/07/15: modified
                            	//		2000/07/24: modified
                            	//
                            	// Note: update hardware.inc with hardware.asm synchorously.
                            	//	
                            	//
                            	//========================================================================================
                            	
                            	.PUBLIC F_SP_Send_PWM;
                            	.PUBLIC F_SP_Send_DAC1;
                            	.PUBLIC F_SP_Send_DAC2;
                            	.PUBLIC F_SP_Send_Two_DAC;
                            	.PUBLIC F_SP_Send_Out;
                            	.public F_SP_Get_ADC;
                            	.PUBLIC F_SP_Set_P_TimerA_Ctrl	
                            	.PUBLIC F_SP_Set_P_TimerA_Data
                            	.PUBLIC F_SP_Set_P_TimerB_Ctrl	
                            	.PUBLIC F_SP_Set_P_TimerB_Data
                            	.PUBLIC F_SP_Set_P_INT_Ctrl
                            	.PUBLIC F_SP_Set_P_INT_Clear
                            	.PUBLIC F_SP_Set_P_SystemClock
                            	.PUBLIC F_SP_Set_P_DAC_Ctrl
                            	.PUBLIC F_SP_Set_P_ADC_Ctrl
                            	.PUBLIC F_SP_Write_INT_Status;        
                            	.PUBLIC F_SP_Read_INT_Status;				
                            	.public	F_SP_RampUpDAC1;
                            	.public	F_SP_RampDnDAC1;
                            	.public	F_SP_RampUpDAC2;
                            	.public	F_SP_RampDnDAC2;
                            	.public	_SP_RampUpDAC1;
                            	.public	_SP_RampDnDAC1;
                            	.public	_SP_RampUpDAC2;
                            	.public	_SP_RampDnDAC2;
                            	.public F_SP_Delay;
                            	.public	F_SP_InitQueue;
                            	.public	F_SP_ReadQueue;
                            	.public	F_SP_WriteQueue;	
                            	.public F_SP_TestQueue;
                            	.PUBLIC _SP_Export; 
                            	.PUBLIC	_SP_Import;
                            	.PUBLIC _SP_Init_IOB;
                            	.PUBLIC _SP_Init_IOA;
                            	
                            	.public	_SP_GetResource	
                            	//////////////////////////////////////////////////////////////////
                            	// Define Area for I/O									
                            	//////////////////////////////////////////////////////////////////
                            	.DEFINE	P_IOA_Data   		0x7000;        // Write Data into data register and read from IOA pad
                            	.DEFINE P_IOA_Buffer        0x7001;        // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOA_Dir           0x7002;        // Direction vector for IOA
                            	.DEFINE P_IOA_Attrib        0x7003;        // Attribute vector for IOA
                            	.DEFINE P_IOA_Latch         0x7004;        // Latch PortA data for key change wake-up
                            	
                            	.DEFINE P_IOB_Data         	0x7005;        // Write Data into the data register and read from IOB pad
                            	.DEFINE P_IOB_Buffer        0x7006;        // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOB_Dir           0x7007;        // Direction vector for IOB
                            	.DEFINE P_IOB_Attrib        0x7008;        // Attribute vector for IOB
                            	
                            	.DEFINE P_FeedBack          0x7009;        // Clock form external R,C
                            	.DEFINE P_TimerA_Data       0x700A;        // Data port for TimerA 
                            	.DEFINE P_TimerA_Ctrl       0x700B;        // Control Port for TimerA
                            	.DEFINE P_TimerB_Data       0x700C;        // Data port for TimerB
                            	.DEFINE P_TimerB_Ctrl       0x700D;        // Control Port for TimerB
                            	.DEFINE P_TimeBase_Setup    0x700E;        // TimerBase Freq. Set
                            	.DEFINE P_TimeBase_Clear	0x700F;		   // Reset Timerbase counter
                            	.DEFINE P_INT_Ctrl          0x7010;        // Control port for interrupt source
                            	.DEFINE P_INT_Clear         0x7011;        // Clear interrupt source
                            	.DEFINE P_Watchdog_Clear    0x7012;        // Watchdog Reset
                            	.DEFINE P_SystemClock       0x7013;        // Change system clock frequency(include go to standby mode)
                            	
                            	
                            	//... PA6442 New version MC52A (For EC-03)....
                            	.DEFINE P_ADC 	        	0x7014;        	// Data Port for AD
                            	.DEFINE P_ADC_Ctrl          0x7015;        	// Control Port for AD control
                            	.DEFINE P_ADC_Status        0x7015;        	// AD Port Status
                            	.DEFINE P_DAC2              0x7016;        	// Data Port for DAC2
                            	.DEFINE P_PWM               0x7016;        	// Data Port for PWM
                            	.DEFINE P_DAC1	        	0x7017;        	// Data Port for DAC1
                            	.DEFINE P_DAC_Ctrl			0x702A;			// Control Port for two DAC and audio output mode
                            	//............................................
                            	
                            	.DEFINE P_IR_Ctrl			0x7018;			// Control Port for IR
                            	.DEFINE P_LVD_Ctrl          0x7019;        	// Control Port for LVD
                            	
                            	.DEFINE P_SIO_Addr_Low		0x701B;			// Address Port low
                            	.DEFINE P_SIO_Addr_Mid		0x701C;			// Address Port middle
                            	.DEFINE P_SIO_Addr_High	 	0x701D;			// Address Port high
                            	.DEFINE P_SIO_Ctrl			0x701E;			// Control Port
                            	.DEFINE P_SIO_Start			0x701F;			// Start port for serial interface
                            	.DEFINE P_SIO_Stop			0x7020;			// Stop port for serial interface
                            	
                            	.DEFINE P_UART_Command1		 0x7021;		// Command1 Port for UART
                            	.DEFINE P_UART_Command2		 0x7022;		// Command2 Port for UART
                            	.DEFINE P_UART_Data			 0x7023; 		// Data Port for UART
                            	.DEFINE	P_UART_BaudScalarLow 0x7024;		// Set Baud Rate scalar low
                            	.DEFINE	P_UART_BaudScalarHigh 0x7025;		// Set Baud Rate scalar high
                            	
                            	
                            	// Define for P_INT_Ctrl 
                            	.DEFINE C_IRQ_TMB2              0x0001;        //Timer B IRQ6
                            	.DEFINE C_IRQ_TMB1              0x0002;        //Timer A IRQ6
                            	.DEFINE C_IRQ_2Hz               0x0004;        //2Hz IRQ5
                            	.DEFINE C_IRQ_4Hz               0x0008;        //4Hz IRQ5
                            	.DEFINE C_IRQ_1024Hz            0x0010;        //1024Hz IRQ4
                            	.DEFINE C_IRQ_2048Hz            0x0020;        //2048 IRQ4
                            	.DEFINE C_IRQ_4096Hz            0x0040;        //4096 IRQ4
                            	.DEFINE C_IRQ_KeyChange         0x0080;        //Key Change IRQ3
                            	.DEFINE C_IRQ_Ext1              0x0100;        //Ext1 IRQ3
                            	.DEFINE C_IRQ_Ext2              0x0200;        //Ext2 IRQ3
                            	.DEFINE C_IRQ_TimerB            0x0400;        //Timer B IRQ2
                            	.DEFINE C_FIQ_TimerB            0x0800;        //Timer B FIQ
                            	.DEFINE C_IRQ_TimerA            0x1000;        //Timer A IRQ1
                            	.DEFINE C_FIQ_TimerA            0x2000;        //Timer A FIQ
                            	.DEFINE C_IRQ_PWM               0x4000;        //PWM IRQ0
                            	.DEFINE C_FIQ_PWM               0x8000;        //PWM FIQ
                            	
                            	// Define for P_TimerA_Ctrl, P_TimerB_Ctrl                               
                            	.DEFINE	C_Fosc_2				0x0000;			// Timer A
                            	.DEFINE	C_Fosc_256		   	 	0x0001;			//
                            	.DEFINE	C_32768Hz				0x0002;			//
                            	.DEFINE	C_8192Hz				0x0003;			//
                            	.DEFINE	C_4096Hz				0x0004;			//
                            	.DEFINE	C_A1					0x0005;			//
                            	.DEFINE C_A0					0x0006;			//
                            	.DEFINE C_Ext1					0x0007;			//
                            	
                            	.DEFINE	C_2048Hz				0x0000;			//
                            	.DEFINE	C_1024Hz				0x0008;			//
                            	.DEFINE	C_256Hz					0x0010;			//
                            	.DEFINE	C_TMB1Hz				0x0018;			//
                            	.DEFINE	C_4Hz					0x0020;			//
                            	.DEFINE	C_2Hz					0x0028;			//
                            	.DEFINE	C_B1					0x0030;			//
                            	.DEFINE	C_Ext2					0x0038;			//
                            	
                            	.DEFINE	C_Off					0x0000;			//
                            	.DEFINE C_D1					0x0040;			//
                            	.DEFINE C_D2					0x0080;			//
                            	.DEFINE C_D3					0x00C0;			//
                            	.DEFINE C_D4					0x0100;			//
                            	.DEFINE C_D5					0x0140;			//
                            	.DEFINE C_D6					0x0180;			//
                            	.DEFINE C_D7					0x01C0;			//
                            	.DEFINE C_D8					0x0200;			//
                            	.DEFINE C_D9					0x0240;			//
                            	.DEFINE C_D10					0x0280;			//
                            	.DEFINE C_D11					0x02C0;			//
                            	.DEFINE C_D12					0x0300;			//
                            	.DEFINE C_D13					0x0340;			//
                            	.DEFINE C_D14					0x0380;			//
                            	.DEFINE C_TA_Div_2				0x03C0;			// Timer A
                            	
                            	.DEFINE C_TB_Div_2				0x03C0;			// Timer B
                            	
                            	// Define for P_SystemClock
                            	.DEFINE C_Fosc					0x0000;			// b3..b0
                            	.DEFINE C_Fosc_Div_2			0x0001;			//
                            	.DEFINE C_Fosc_Div_4			0x0002;			//
                            	.DEFINE C_Fosc_Div_8			0x0003;			// (default)
                            	.DEFINE C_Fosc_Div_16			0x0004;			//
                            	.DEFINE C_Fosc_Div_32			0x0005;			//
                            	.DEFINE C_Fosc_Div_64			0x0006;			//
                            	.DEFINE C_Sleep					0x0007;		 	//
                            	
                            	.DEFINE	C_32K_Work				0x0000;			// b4
                            	.DEFINE C_32K_Off				0x0000;			// 
                            	.DEFINE C_StrongMode			0x0000;			// b5
                            	.DEFINE C_AutoMode				0x0000;			//
                            	
                            	// Define for P_AD_Ctrl
                            	.DEFINE	C_AD					0x0001;			//
                            	.DEFINE C_DA					0x0000;			//
                            	.DEFINE C_MIC					0x0000;			//
                            	.DEFINE C_LINE					0x0002;			//
                            	
                            	// Define for P_DA_Ctrl
                            	.DEFINE C_PushPull				0x0000;			// b0, (default) 
                            	.DEFINE C_DoubleEnd				0x0001;			// b0
                            	.DEFINE	C_DAC_Mode				0x0000;			// b1, (default)
                            	.DEFINE C_PWM_Mode				0x0002;			// b1
                            	
                            	.DEFINE	C_D1_Direct				0x0000;			// DAC1 latch
                            	.DEFINE C_D1_LatchA				0x0008;			// 
                            	.DEFINE C_D1_LatchB				0x0010;			//
                            	.DEFINE C_D1_LatchAB			0x0018;			//
                            	
                            	.DEFINE	C_D2_Direct				0x0000;			// DAC2 latch
                            	.DEFINE C_D2_LatchA				0x0020;			// 
                            	.DEFINE C_D2_LatchB				0x0040;			//
                            	.DEFINE C_D2_LatchAB			0x00C0;			//
                            	
                            	// Define for P_LVD_Ctrl
                            	.DEFINE C_LVD24V				0x0000;			// LVD = 2.4V 
                            	.DEFINE C_LVD28V				0x0001;			// LVD = 2.8V
                            	.DEFINE C_LVD32V				0x0002;			// LVD = 3.2V
                            	.DEFINE C_LVD36V				0x0003;			// LVD = 3.6V
                            	
                            	
00000005                    	.IRAM
                            	.public	R_InterruptStatus;					//
00000005 00 00              	.VAR	R_InterruptStatus = 0;					// for feature using
                            	.public R_FIQTemp;
00000006 00 00              	.VAR	R_FIQTemp;							// for temparity used in FIQ interrupt routine
                            	
                            	
                            	.define C_QueueSize 50						// update hardware.inc synchoroneously
00000007 00 00              	.VAR 	R_Queue;
00000008 00 00 00 00        	.DW		C_QueueSize-1	DUP(0);
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00      
00000039 00 00              	.VAR	R_ReadIndex;
0000003A 00 00              	.VAR	R_WriteIndex;
                            	
00008064                    	.CODE
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: Send data to speech driver(PWM/DAC)                                   
                            	// Destory register: r4                                            
                            	//////////////////////////////////////////////////////////////////        
                            	
                            	F_SP_Send_PWM:    							//
00008064 1C D9 16 70        	       [P_PWM] = r4;						//
00008066 90 9A              	       retf;           						//
                            	
                            	F_SP_Send_DAC1:								//
00008067 1C D9 17 70        			[P_DAC1] = r4;						//
00008069 90 9A              			retf;        						//
                            	F_SP_Send_DAC2:								//
0000806A 1C D9 16 70        			[P_DAC2] = r4;						//
0000806C 90 9A              			retf;        						//
                            	F_SP_Send_Two_DAC:
0000806D 1C D9 17 70        			[P_DAC1] = r4;						//
0000806F 1C D9 16 70        			[P_DAC2] = r4;						//
00008071 90 9A              			retf;
                            	
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_PWM;
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_DAC1;
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_DAC2;
                            	.DEFINE	F_SP_Send_Out  F_SP_Send_Two_DAC;		// Send to both DAC1 and DAC2
                            	
                            	
                            	F_SP_Get_ADC:
00008072 14 99 14 70        			R4 = [P_ADC]
00008074 90 9A              			retf
                            	
                            	
                            	F_SP_Set_P_TimerA_Ctrl:
00008075 19 D3 0B 70        		[P_TimerA_Ctrl] = R1
00008077 90 9A              		RETF
                            	F_SP_Set_P_TimerA_Data:
00008078 19 D3 0A 70        		[P_TimerA_Data] = R1
0000807A 90 9A              		RETF
                            	F_SP_Set_P_TimerB_Ctrl:
0000807B 19 D3 0D 70        		[P_TimerB_Ctrl] = R1
0000807D 90 9A              		RETF
                            	F_SP_Set_P_TimerB_Data:
0000807E 19 D3 0C 70        		[P_TimerB_Data] = R1
00008080 90 9A              		RETF
                            	
                            	F_SP_Set_P_INT_Ctrl:
00008081 19 D3 10 70        		[P_INT_Ctrl] = R1
00008083 90 9A              		RETF
                            	F_SP_Set_P_INT_Clear:
00008084 19 D3 11 70        		[P_INT_Clear] = R1
00008086 90 9A              		RETF
                            	
                            	F_SP_Set_P_SystemClock:
00008087 19 D3 13 70        		[P_SystemClock] = R1
00008089 90 9A              		RETF
                            	
                            	F_SP_Set_P_DAC_Ctrl:
0000808A 19 D3 2A 70        		[P_DAC_Ctrl] = R1
0000808C 90 9A              		RETF	
                            	
                            	F_SP_Set_P_ADC_Ctrl:
0000808D 19 D3 15 70        		[P_ADC_Ctrl] = R1
0000808F 90 9A              		RETF
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: Interrupt vector setting
                            	// Used register: R1                                                                                    
                            	////////////////////////////////////////////////////////////////// 
                            	
                            	F_SP_Write_INT_Status:						//write interrupt status
00008090 19 D3 05 00        	        [R_InterruptStatus] = R1;       	//
00008092 90 9A              	        retf;								
                            	        
                            	F_SP_Read_INT_Status:						//read interrupt status
00008093 11 93 05 00        	        R1 = [R_InterruptStatus];       	//
00008095 90 9A              	        retf;
                            	
                            	
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	//
                            	//////////////////////////////////////////////////////////////////    
                            	_SP_Init_IOA: .PROC
00008096 88 DA              			PUSH BP,BP TO [SP];
00008097 08 0B 01 00        	        BP = SP + 1;
00008099 88 D2              			PUSH R1,R1 TO [SP];
0000809A 03 92              			R1 = [BP+3];						// Port direction
0000809B 19 D3 02 70        			[P_IOA_Dir] = R1;
0000809D 04 92              			R1 = [BP+4];
0000809E 19 D3 00 70        			[P_IOA_Data] = R1;
000080A0 05 92              			R1 = [BP+5];
000080A1 19 D3 03 70        			[P_IOA_Attrib] = R1;
                            			
000080A3 88 90              			POP R1,R1 FROM [SP];
000080A4 88 98              	        POP BP,BP FROM [SP];
000080A5 90 9A              	        RETF;
                            			.ENDP
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	// SP_Inti_IOB
                            	//////////////////////////////////////////////////////////////////    
                            	
                            	_SP_Init_IOB: .PROC
000080A6 88 DA              			PUSH BP,BP TO [SP];
000080A7 08 0B 01 00        	        BP = SP + 1;
000080A9 88 D2              			PUSH R1,R1 TO [SP];
000080AA 03 92              			R1 = [BP+3];						// Port direction
000080AB 19 D3 07 70        			[P_IOB_Dir] = R1;
000080AD 04 92              			R1 = [BP+4];
000080AE 19 D3 05 70        			[P_IOB_Data] = R1;
000080B0 05 92              			R1 = [BP+5];
000080B1 19 D3 08 70        			[P_IOB_Attrib] = R1;
                            			
000080B3 88 90              			POP R1,R1 FROM [SP];
000080B4 88 98              	        POP BP,BP FROM [SP];
000080B5 90 9A              	        RETF;
                            			.ENDP
                            	
                            	
                            	
                            	_SP_Import: .PROC
000080B6 88 DA              	        PUSH BP,BP TO [SP];
000080B7 08 0B 01 00        	        BP = SP + 1;
000080B9 90 D4              			PUSH R1,R2 TO [SP];
000080BA 03 92              			R1 = [BP+3]; 						// Port Number
000080BB 04 94              			R2 = [BP+4]; 						// Data Buffer Pointer
000080BC C1 92              			R1 = [R1] ;
000080BD C2 D2              			[R2] = R1 ;
000080BE 90 90              			POP R1,R2 FROM [SP];
000080BF 88 98              	        POP BP,BP FROM [SP];
000080C0 90 9A              	        RETF;
                            			.ENDP
                            	
                            	_SP_Export: .PROC
000080C1 88 DA              	        PUSH BP,BP TO [SP];
000080C2 08 0B 01 00        	        BP = SP + 1;
000080C4 90 D4              			PUSH R1,R2 TO [SP];
000080C5 03 92              			R1 = [BP+3]; 						// Port Number
000080C6 04 94              			R2 = [BP+4]; 						// Value
000080C7 C1 D4              			[R1] = R2 ;
000080C8 90 90              			POP R1,R2 FROM [SP];
000080C9 88 98              	        POP BP,BP FROM [SP];
000080CA 90 9A              	        RETF;        
                            	 		.ENDP
                            			 
                            	
                            	
                            		 
                            	///////////////////////////////////////
                            	_SP_RampUpDAC1:	.PROC
                            	F_SP_RampUpDAC1:
000080CB 90 D4              	                push r1,r2 to [sp];
000080CC 11 93 17 70        	                r1=[P_DAC1];
000080CE 09 B3 C0 FF        	                r1 &= ~0x003f;
000080D0 09 43 00 80        	                cmp     r1,0x8000
000080D2 0E 0E              	                jb     	L_RU_NormalUp;  
000080D3 19 5E              	                je      L_RU_End;
                            	                
                            	L_RU_DownLoop:
000080D4 40 F0 37 81        	                call    F_Delay;        
000080D6 41 94              	                r2 = 0x0001;
000080D7 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
000080D9 09 23 40 00        	                r1 -= 0x40;
000080DB 19 D3 17 70        	                [P_DAC1] = r1;
000080DD 09 43 00 80        	                cmp     r1,0x8000;
000080DF 4C 4E              	                jne     L_RU_DownLoop;  
                            	L_RD_DownEnd:
000080E0 0C EE              	                jmp     L_RU_End;
                            	
                            	L_RU_NormalUp:
                            	L_RU_Loop:
000080E1 40 F0 37 81        	                call    F_Delay;
000080E3 41 94              	                r2 = 0x0001;
000080E4 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
000080E6 09 03 40 00        	                r1 += 0x40;
000080E8 19 D3 17 70        	                [P_DAC1] = r1;
000080EA 09 43 00 80        	                cmp     r1, 0x8000;
000080EC 4C 4E              	                jne     L_RU_Loop;
                            	                
                            	
                            	L_RU_End:
000080ED 90 90              	                pop     r1,r2 from [sp];
000080EE 90 9A              	                retf;
                            	                .ENDP
                            	/////////////////////////////////////// 
                            	_SP_RampDnDAC1:	.PROC
                            	F_SP_RampDnDAC1:
000080EF 90 D4              					push r1,r2 to [sp];
                            	                //int off;
000080F0 11 93 17 70        	                r1 = [P_DAC1];
000080F2 09 B3 C0 FF        	                r1 &= ~0x003F;
000080F4 0A 5E              	                jz      L_RD_End;
                            	L_RD_Loop:                
000080F5 40 F0 37 81        	                call    F_Delay;        
000080F7 41 94              	                r2 = 0x0001;
000080F8 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
000080FA 09 23 40 00        	                r1 -= 0x40;
000080FC 19 D3 17 70        	                [P_DAC1] = r1;  
000080FE 4A 4E              	                jnz     L_RD_Loop;
                            	L_RD_End:       
                            	                
000080FF 90 90              	                pop     r1,r2 from [sp];
00008100 90 9A              	                retf;
                            					.ENDP
                            	
                            	///////////////////////////////////////
                            	_SP_RampUpDAC2:	.PROC
                            	F_SP_RampUpDAC2:
00008101 90 D4              	                push r1,r2 to [sp];
00008102 11 93 16 70        	                r1=[P_DAC2];
00008104 09 B3 C0 FF        	                r1 &= ~0x003f;
00008106 09 43 00 80        	                cmp     r1,0x8000
00008108 0E 0E              	                jb     	L_RU_NormalUp_;  
00008109 5D 5E              	                je      L_RU_End;
                            	                
                            	L_RU_DownLoop_:
0000810A 40 F0 37 81        	                call    F_Delay;        
0000810C 41 94              	                r2 = 0x0001;
0000810D 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
0000810F 09 23 40 00        	                r1 -= 0x40;
00008111 19 D3 16 70        	                [P_DAC2] = r1;
00008113 09 43 00 80        	                cmp     r1,0x8000;
00008115 4C 4E              	                jne     L_RU_DownLoop_;  
                            	L_RD_DownEnd_:
00008116 0C EE              	                jmp     L_RU_End_;
                            	
                            	L_RU_NormalUp_:
                            	L_RU_Loop_:
00008117 40 F0 37 81        	                call    F_Delay;
00008119 41 94              	                r2 = 0x0001;
0000811A 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
0000811C 09 03 40 00        	                r1 += 0x40;
0000811E 19 D3 16 70        	                [P_DAC2] = r1;
00008120 09 43 00 80        	                cmp     r1, 0x8000;
00008122 4C 4E              	                jne     L_RU_Loop_;
                            	                
                            	
                            	L_RU_End_:
00008123 90 90              	                pop     r1,r2 from [sp];
00008124 90 9A              	                retf;
                            	                .ENDP
                            	/////////////////////////////////////// 
                            	_SP_RampDnDAC2:	.PROC
                            	F_SP_RampDnDAC2:
                            					//int off;
00008125 90 D4              					push r1,r2 to [sp];
                            	                
00008126 11 93 16 70        	                r1 = [P_DAC2];
00008128 09 B3 C0 FF        	                r1 &= ~0x003F;
0000812A 0A 5E              	                jz      L_RD_End_;
                            	L_RD_Loop_:                
0000812B 40 F0 37 81        	                call    F_Delay;        
0000812D 41 94              	                r2 = 0x0001;
0000812E 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
00008130 09 23 40 00        	                r1 -= 0x40;
00008132 19 D3 16 70        	                [P_DAC2] = r1;  
00008134 4A 4E              	                jnz     L_RD_Loop_;
                            	L_RD_End_:       
                            	                
00008135 90 90              	                pop     r1,r2 from [sp];
00008136 90 9A              	                retf;
                            					.ENDP
                            	////////////////////////////////////////
                            	
                            	F_Delay:
00008137 88 D2              	                push r1 to [sp];
00008138 48 92              	                r1 = 8;
                            	L_D_Loop:
00008139 41 22              	                r1 -= 1;
0000813A 42 4E              	                jnz     L_D_Loop; 
0000813B 88 90              	                pop     r1 from [sp];
0000813C 90 9A              	                retf;	 
                            	                
                            	                
                            	///////////////////////////////////////////
                            	// Function: Initial Queue
                            	// Destory: R1,R2
                            	///////////////////////////////////////////	
                            	
                            	F_SP_InitQueue:
0000813D 09 93 07 00        			R1 = R_Queue;
0000813F 40 94              			R2 = 0;
                            	L_ClearQueueLoop:		
00008140 D1 D4              			[R1++] = R2;
00008141 09 43 39 00        			cmp	R1, R_Queue+C_QueueSize;
00008143 44 4E              			jne	L_ClearQueueLoop;
                            				
00008144 40 92              			R1 = 0;
00008145 19 D3 39 00        			[R_ReadIndex] = R1;
00008147 19 D3 3A 00        			[R_WriteIndex] = R1;
                            					
00008149 90 9A              			retf;
                            			
                            	///////////////////////////////////////////
                            	// Function: Get a data form Queue
                            	// Output:  R1: Data
                            	//			R2: return value
                            	// Destory: R1,R2
                            	///////////////////////////////////////////		
                            	F_SP_ReadQueue:
                            	
0000814A 12 95 39 00        			R2 = [R_ReadIndex];
0000814C 12 45 3A 00        			cmp R2,[R_WriteIndex];
0000814E 0C 5E              			je	L_RQ_QueueEmpty;
                            	
0000814F 0A 05 07 00        			R2 += R_Queue;				// get queue data address
00008151 C2 92              			R1 = [R2];
                            			
00008152 12 95 39 00        			R2 = [R_ReadIndex];
00008154 41 04              			R2 += 1;
00008155 72 44              			cmp	R2, C_QueueSize;
00008156 01 4E              			jne	L_RQ_NotQueueBottom;
00008157 40 94              			R2 = 0;
                            	L_RQ_NotQueueBottom:	
00008158 1A D5 39 00        			[R_ReadIndex] = R2;			
                            			//r2 = 0x0000;						// get queue data
0000815A 90 9A              			retf;
                            	
                            	L_RQ_QueueEmpty:
                            			//r2 = 0x8000;						// queue empty
0000815B 90 9A              			retf;
                            	///////////////////////////////////////////
                            	// Function: Put a data to Queue
                            	// R1: Input
                            	// Destory: R1,R2,R3
                            	///////////////////////////////////////////	
                            				
                            	F_SP_WriteQueue:
0000815C 12 95 3A 00        			R2 = [R_WriteIndex];			// put data to queue
0000815E 0A 05 07 00        			R2 += R_Queue;
00008160 C2 D2              			[R2] = R1;
                            	
00008161 12 95 3A 00        			R2 = [R_WriteIndex];
00008163 41 04              			R2 += 1;
00008164 72 44              			cmp	R2, C_QueueSize;
00008165 01 4E              			jne	L_WQ_NotQueueBottom;
00008166 40 94              			R2 = 0;
                            	L_WQ_NotQueueBottom:
00008167 1A D5 3A 00        			[R_WriteIndex] = R2;
00008169 90 9A              			retf;
                            			
                            	//..........................................
                            	F_SP_TestQueue:
                            			//... Test Queue Empty ...
0000816A 11 93 39 00        			R1 = [R_ReadIndex];
0000816C 11 43 3A 00        			cmp R1,[R_WriteIndex];
0000816E 11 5E              			je	L_TQ_QueueEmpty;
                            	
                            			//... Test Queue Full ...
0000816F 11 93 39 00        			R1 = [R_ReadIndex];				// For N Queue Full: 1. W=R-1 2.R=0/W=N-1
00008171 04 4E              			jnz	L_TQ_JudgeCond2;
00008172 11 93 3A 00        			R1 = [R_WriteIndex];
00008174 71 42              			cmp	R1, C_QueueSize-1;			// Cond1
00008175 08 5E              			je	L_TQ_QueueFull;			
                            	L_TQ_JudgeCond2:		
00008176 11 93 39 00        			R1 = [R_ReadIndex];
00008178 41 22              			R1 -=1;
00008179 11 43 3A 00        			cmp R1,[R_WriteIndex];
0000817B 02 5E              			je	L_TQ_QueueFull;	
                            	
0000817C 40 92              			r1 = 0;							// not Full, not empty
0000817D 90 9A              			retf;
                            	L_TQ_QueueFull:
0000817E 41 92              			r1 = 1;							// full
0000817F 90 9A              			retf;
                            	L_TQ_QueueEmpty:
00008180 42 92              			r1 = 2;							// empty
00008181 90 9A              			retf;
                            	//.........................................                
                            	
                            	//////////////////////////////////////////////////////
                            	// SACM_GetResource(Address,Page,offset);
                            	//////////////////////////////////////////////////////
                            	
                            	_SP_GetResource:	.PROC
00008182 88 DA              			push bp to [sp];
00008183 08 0B 01 00        			bp = sp + 1;
                            			//push r2 to [sp];
00008185 03 92              			r1 = [bp+3];					// address
00008186 04 94              			r2 = [bp+4];					// bank
                            			
00008187 5A 95              			r2 = r2 lsl 4;
00008188 5A 95              			r2 = r2 lsl 4;
00008189 4A 95              			r2 = r2 lsl 2;
                            			
0000818A 7F BC              			sr &= 0x03f;
0000818B 06 A5              	        r2 |=sr;
0000818C 02 9D              	        sr = r2;
                            	  
0000818D E1 92              	  		r1 = D:[r1];
                            	       
                            			//pop	r2 from [sp];
0000818E 88 98              			pop	 bp from [sp];
0000818F 90 9A              			retf;
                            			.ENDP 
                            	
                            	_SP_Delay:	.PROC
                            	F_SP_Delay:
                            	
                            	
00008190 90 9A              			retf;
                            			.ENDP
                            	                
                            	//========================================================================================        
                            	// End of hardware.asm
                            	//========================================================================================
                            	
                            	
                            	
                            	        
                            	        
                            	        
0 error(s), 0 warning(s).

