$date
	Tue Apr 09 12:49:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_loader_tb $end
$var reg 1 ! CLK $end
$var reg 1 " ctrl_logic $end
$var reg 4 # data_send [3:0] $end
$var integer 32 $ count [31:0] $end
$scope module x1 $end
$var wire 1 ! CLK $end
$var wire 1 " ctrl_logic $end
$var wire 4 % data [3:0] $end
$var parameter 32 & X_DIM $end
$var parameter 32 ' Y_DIM $end
$var reg 4 ( C1 [3:0] $end
$var reg 4 ) C2 [3:0] $end
$var reg 4 * R1 [3:0] $end
$var reg 4 + R2 [3:0] $end
$var integer 32 , count [31:0] $end
$var integer 32 - x [31:0] $end
$var integer 32 . y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b10 &
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
bx +
bx *
bx )
bx (
b0 %
b0 $
b0 #
0"
0!
$end
#500
b10 *
b1 ,
b1 $
1"
b10 #
b10 %
1!
#1000
0!
#1500
b10 (
b10 $
b11 #
b11 %
b10 ,
1!
#2000
0!
#2500
b10 +
b11 ,
b11 $
b10 #
b10 %
1!
#3000
0!
#3500
b10 )
b100 $
b1 #
b1 %
b100 ,
1!
#4000
0!
#4500
b1 -
b101 $
0"
b0 #
b0 %
1!
#5000
0!
#5500
b110 $
b1001 #
b1001 %
b1 .
b0 -
1!
#6000
0!
#6500
b1 -
b111 $
b111 #
b111 %
1!
#7000
0!
#7500
b1000 $
b100 #
b100 %
b10 .
b0 -
1!
#8000
0!
#8500
1!
