# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_UART.srcs/sources_1/new/uart_tx.vhd" \
"../../../../project_UART.srcs/Tx_Sim/new/Tx_TB.vhd" \

# Do not sort compile order
nosort
