.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* H */
.set H__0__DR, CYREG_GPIO_PRT1_DR
.set H__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set H__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set H__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set H__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set H__0__HSIOM_MASK, 0x00F00000
.set H__0__HSIOM_SHIFT, 20
.set H__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set H__0__INTR, CYREG_GPIO_PRT1_INTR
.set H__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set H__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set H__0__MASK, 0x20
.set H__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set H__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set H__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set H__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set H__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set H__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set H__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set H__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set H__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set H__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set H__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set H__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set H__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set H__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set H__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set H__0__PC, CYREG_GPIO_PRT1_PC
.set H__0__PC2, CYREG_GPIO_PRT1_PC2
.set H__0__PORT, 1
.set H__0__PS, CYREG_GPIO_PRT1_PS
.set H__0__SHIFT, 5
.set H__DR, CYREG_GPIO_PRT1_DR
.set H__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set H__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set H__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set H__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set H__INTR, CYREG_GPIO_PRT1_INTR
.set H__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set H__INTSTAT, CYREG_GPIO_PRT1_INTR
.set H__MASK, 0x20
.set H__PA__CFG0, CYREG_UDB_PA1_CFG0
.set H__PA__CFG1, CYREG_UDB_PA1_CFG1
.set H__PA__CFG10, CYREG_UDB_PA1_CFG10
.set H__PA__CFG11, CYREG_UDB_PA1_CFG11
.set H__PA__CFG12, CYREG_UDB_PA1_CFG12
.set H__PA__CFG13, CYREG_UDB_PA1_CFG13
.set H__PA__CFG14, CYREG_UDB_PA1_CFG14
.set H__PA__CFG2, CYREG_UDB_PA1_CFG2
.set H__PA__CFG3, CYREG_UDB_PA1_CFG3
.set H__PA__CFG4, CYREG_UDB_PA1_CFG4
.set H__PA__CFG5, CYREG_UDB_PA1_CFG5
.set H__PA__CFG6, CYREG_UDB_PA1_CFG6
.set H__PA__CFG7, CYREG_UDB_PA1_CFG7
.set H__PA__CFG8, CYREG_UDB_PA1_CFG8
.set H__PA__CFG9, CYREG_UDB_PA1_CFG9
.set H__PC, CYREG_GPIO_PRT1_PC
.set H__PC2, CYREG_GPIO_PRT1_PC2
.set H__PORT, 1
.set H__PS, CYREG_GPIO_PRT1_PS
.set H__SHIFT, 5

/* H_CS */
.set H_CS__0__DR, CYREG_GPIO_PRT3_DR
.set H_CS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set H_CS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set H_CS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set H_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set H_CS__0__HSIOM_MASK, 0x00000F00
.set H_CS__0__HSIOM_SHIFT, 8
.set H_CS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set H_CS__0__INTR, CYREG_GPIO_PRT3_INTR
.set H_CS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set H_CS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set H_CS__0__MASK, 0x04
.set H_CS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H_CS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H_CS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H_CS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H_CS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H_CS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H_CS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H_CS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H_CS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H_CS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H_CS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H_CS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H_CS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H_CS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H_CS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H_CS__0__PC, CYREG_GPIO_PRT3_PC
.set H_CS__0__PC2, CYREG_GPIO_PRT3_PC2
.set H_CS__0__PORT, 3
.set H_CS__0__PS, CYREG_GPIO_PRT3_PS
.set H_CS__0__SHIFT, 2
.set H_CS__DR, CYREG_GPIO_PRT3_DR
.set H_CS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set H_CS__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set H_CS__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set H_CS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set H_CS__INTR, CYREG_GPIO_PRT3_INTR
.set H_CS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set H_CS__INTSTAT, CYREG_GPIO_PRT3_INTR
.set H_CS__MASK, 0x04
.set H_CS__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H_CS__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H_CS__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H_CS__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H_CS__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H_CS__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H_CS__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H_CS__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H_CS__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H_CS__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H_CS__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H_CS__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H_CS__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H_CS__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H_CS__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H_CS__PC, CYREG_GPIO_PRT3_PC
.set H_CS__PC2, CYREG_GPIO_PRT3_PC2
.set H_CS__PORT, 3
.set H_CS__PS, CYREG_GPIO_PRT3_PS
.set H_CS__SHIFT, 2

/* P3_3 */
.set P3_3__0__DR, CYREG_GPIO_PRT3_DR
.set P3_3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P3_3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P3_3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P3_3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P3_3__0__HSIOM_MASK, 0x0000F000
.set P3_3__0__HSIOM_SHIFT, 12
.set P3_3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P3_3__0__INTR, CYREG_GPIO_PRT3_INTR
.set P3_3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P3_3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P3_3__0__MASK, 0x08
.set P3_3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_3__0__PC, CYREG_GPIO_PRT3_PC
.set P3_3__0__PC2, CYREG_GPIO_PRT3_PC2
.set P3_3__0__PORT, 3
.set P3_3__0__PS, CYREG_GPIO_PRT3_PS
.set P3_3__0__SHIFT, 3
.set P3_3__DR, CYREG_GPIO_PRT3_DR
.set P3_3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set P3_3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set P3_3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set P3_3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set P3_3__INTR, CYREG_GPIO_PRT3_INTR
.set P3_3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set P3_3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set P3_3__MASK, 0x08
.set P3_3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_3__PC, CYREG_GPIO_PRT3_PC
.set P3_3__PC2, CYREG_GPIO_PRT3_PC2
.set P3_3__PORT, 3
.set P3_3__PS, CYREG_GPIO_PRT3_PS
.set P3_3__SHIFT, 3

/* BLE_1_bless_isr */
.set BLE_1_bless_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set BLE_1_bless_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set BLE_1_bless_isr__INTC_MASK, 0x1000
.set BLE_1_bless_isr__INTC_NUMBER, 12
.set BLE_1_bless_isr__INTC_PRIOR_MASK, 0xC0
.set BLE_1_bless_isr__INTC_PRIOR_NUM, 3
.set BLE_1_bless_isr__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set BLE_1_bless_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set BLE_1_bless_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BLE_1_cy_m0s8_ble */
.set BLE_1_cy_m0s8_ble__ADC_BUMP1, CYREG_BLE_BLERD_ADC_BUMP1
.set BLE_1_cy_m0s8_ble__ADC_BUMP2, CYREG_BLE_BLERD_ADC_BUMP2
.set BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER, CYREG_BLE_BLELL_ADV_CH_TX_POWER
.set BLE_1_cy_m0s8_ble__ADV_CONFIG, CYREG_BLE_BLELL_ADV_CONFIG
.set BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT, CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
.set BLE_1_cy_m0s8_ble__ADV_INTR, CYREG_BLE_BLELL_ADV_INTR
.set BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT, CYREG_BLE_BLELL_ADV_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__ADV_PARAMS, CYREG_BLE_BLELL_ADV_PARAMS
.set BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO, CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
.set BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO, CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
.set BLE_1_cy_m0s8_ble__AGC, CYREG_BLE_BLERD_AGC
.set BLE_1_cy_m0s8_ble__BALUN, CYREG_BLE_BLERD_BALUN
.set BLE_1_cy_m0s8_ble__BB_BUMP1, CYREG_BLE_BLERD_BB_BUMP1
.set BLE_1_cy_m0s8_ble__BB_BUMP2, CYREG_BLE_BLERD_BB_BUMP2
.set BLE_1_cy_m0s8_ble__BB_XO, CYREG_BLE_BLERD_BB_XO
.set BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM, CYREG_BLE_BLERD_BB_XO_CAPTRIM
.set BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER, CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
.set BLE_1_cy_m0s8_ble__CE_LENGTH, CYREG_BLE_BLELL_CE_LENGTH
.set BLE_1_cy_m0s8_ble__CFG_1_FCAL, CYREG_BLE_BLERD_CFG_1_FCAL
.set BLE_1_cy_m0s8_ble__CFG_2_FCAL, CYREG_BLE_BLERD_CFG_2_FCAL
.set BLE_1_cy_m0s8_ble__CFG_3_FCAL, CYREG_BLE_BLERD_CFG_3_FCAL
.set BLE_1_cy_m0s8_ble__CFG_4_FCAL, CYREG_BLE_BLERD_CFG_4_FCAL
.set BLE_1_cy_m0s8_ble__CFG_5_FCAL, CYREG_BLE_BLERD_CFG_5_FCAL
.set BLE_1_cy_m0s8_ble__CFG_6_FCAL, CYREG_BLE_BLERD_CFG_6_FCAL
.set BLE_1_cy_m0s8_ble__CFG1, CYREG_BLE_BLERD_CFG1
.set BLE_1_cy_m0s8_ble__CFG2, CYREG_BLE_BLERD_CFG2
.set BLE_1_cy_m0s8_ble__CFGCTRL, CYREG_BLE_BLERD_CFGCTRL
.set BLE_1_cy_m0s8_ble__CLOCK_CONFIG, CYREG_BLE_BLELL_CLOCK_CONFIG
.set BLE_1_cy_m0s8_ble__COMMAND_REGISTER, CYREG_BLE_BLELL_COMMAND_REGISTER
.set BLE_1_cy_m0s8_ble__CONN_CE_COUNTER, CYREG_BLE_BLELL_CONN_CE_COUNTER
.set BLE_1_cy_m0s8_ble__CONN_CE_INSTANT, CYREG_BLE_BLELL_CONN_CE_INSTANT
.set BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER, CYREG_BLE_BLELL_CONN_CH_TX_POWER
.set BLE_1_cy_m0s8_ble__CONN_CONFIG, CYREG_BLE_BLELL_CONN_CONFIG
.set BLE_1_cy_m0s8_ble__CONN_INDEX, CYREG_BLE_BLELL_CONN_INDEX
.set BLE_1_cy_m0s8_ble__CONN_INTERVAL, CYREG_BLE_BLELL_CONN_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_INTR, CYREG_BLE_BLELL_CONN_INTR
.set BLE_1_cy_m0s8_ble__CONN_INTR_MASK, CYREG_BLE_BLELL_CONN_INTR_MASK
.set BLE_1_cy_m0s8_ble__CONN_PARAM1, CYREG_BLE_BLELL_CONN_PARAM1
.set BLE_1_cy_m0s8_ble__CONN_PARAM2, CYREG_BLE_BLELL_CONN_PARAM2
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD0, CYREG_BLE_BLELL_CONN_REQ_WORD0
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD1, CYREG_BLE_BLELL_CONN_REQ_WORD1
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD10, CYREG_BLE_BLELL_CONN_REQ_WORD10
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD11, CYREG_BLE_BLELL_CONN_REQ_WORD11
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD2, CYREG_BLE_BLELL_CONN_REQ_WORD2
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD3, CYREG_BLE_BLELL_CONN_REQ_WORD3
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD4, CYREG_BLE_BLELL_CONN_REQ_WORD4
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD5, CYREG_BLE_BLELL_CONN_REQ_WORD5
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD6, CYREG_BLE_BLELL_CONN_REQ_WORD6
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD7, CYREG_BLE_BLELL_CONN_REQ_WORD7
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD8, CYREG_BLE_BLELL_CONN_REQ_WORD8
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD9, CYREG_BLE_BLELL_CONN_REQ_WORD9
.set BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
.set BLE_1_cy_m0s8_ble__CONN_STATUS, CYREG_BLE_BLELL_CONN_STATUS
.set BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY, CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
.set BLE_1_cy_m0s8_ble__CTR1, CYREG_BLE_BLERD_CTR1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0, CYREG_BLE_BLELL_DATA_CHANNELS_H0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1, CYREG_BLE_BLELL_DATA_CHANNELS_H1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0, CYREG_BLE_BLELL_DATA_CHANNELS_L0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1, CYREG_BLE_BLELL_DATA_CHANNELS_L1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0, CYREG_BLE_BLELL_DATA_CHANNELS_M0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1, CYREG_BLE_BLELL_DATA_CHANNELS_M1
.set BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
.set BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
.set BLE_1_cy_m0s8_ble__DATA0, CYREG_BLE_BLELL_DATA0
.set BLE_1_cy_m0s8_ble__DATA1, CYREG_BLE_BLELL_DATA1
.set BLE_1_cy_m0s8_ble__DATA10, CYREG_BLE_BLELL_DATA10
.set BLE_1_cy_m0s8_ble__DATA11, CYREG_BLE_BLELL_DATA11
.set BLE_1_cy_m0s8_ble__DATA12, CYREG_BLE_BLELL_DATA12
.set BLE_1_cy_m0s8_ble__DATA13, CYREG_BLE_BLELL_DATA13
.set BLE_1_cy_m0s8_ble__DATA2, CYREG_BLE_BLELL_DATA2
.set BLE_1_cy_m0s8_ble__DATA3, CYREG_BLE_BLELL_DATA3
.set BLE_1_cy_m0s8_ble__DATA4, CYREG_BLE_BLELL_DATA4
.set BLE_1_cy_m0s8_ble__DATA5, CYREG_BLE_BLELL_DATA5
.set BLE_1_cy_m0s8_ble__DATA6, CYREG_BLE_BLELL_DATA6
.set BLE_1_cy_m0s8_ble__DATA7, CYREG_BLE_BLELL_DATA7
.set BLE_1_cy_m0s8_ble__DATA8, CYREG_BLE_BLELL_DATA8
.set BLE_1_cy_m0s8_ble__DATA9, CYREG_BLE_BLELL_DATA9
.set BLE_1_cy_m0s8_ble__DBG_1, CYREG_BLE_BLERD_DBG_1
.set BLE_1_cy_m0s8_ble__DBG_2, CYREG_BLE_BLERD_DBG_2
.set BLE_1_cy_m0s8_ble__DBG_3, CYREG_BLE_BLERD_DBG_3
.set BLE_1_cy_m0s8_ble__DBG_BB, CYREG_BLE_BLERD_DBG_BB
.set BLE_1_cy_m0s8_ble__DBUS, CYREG_BLE_BLERD_DBUS
.set BLE_1_cy_m0s8_ble__DC, CYREG_BLE_BLERD_DC
.set BLE_1_cy_m0s8_ble__DCCAL, CYREG_BLE_BLERD_DCCAL
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H, CYREG_BLE_BLELL_DEV_PUB_ADDR_H
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L, CYREG_BLE_BLELL_DEV_PUB_ADDR_L
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M, CYREG_BLE_BLELL_DEV_PUB_ADDR_M
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
.set BLE_1_cy_m0s8_ble__DIAG1, CYREG_BLE_BLERD_DIAG1
.set BLE_1_cy_m0s8_ble__DPLL_CONFIG, CYREG_BLE_BLELL_DPLL_CONFIG
.set BLE_1_cy_m0s8_ble__DSM1, CYREG_BLE_BLERD_DSM1
.set BLE_1_cy_m0s8_ble__DSM2, CYREG_BLE_BLERD_DSM2
.set BLE_1_cy_m0s8_ble__DSM3, CYREG_BLE_BLERD_DSM3
.set BLE_1_cy_m0s8_ble__DSM4, CYREG_BLE_BLERD_DSM4
.set BLE_1_cy_m0s8_ble__DSM5, CYREG_BLE_BLERD_DSM5
.set BLE_1_cy_m0s8_ble__DSM6, CYREG_BLE_BLERD_DSM6
.set BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT, CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
.set BLE_1_cy_m0s8_ble__ENC_CONFIG, CYREG_BLE_BLELL_ENC_CONFIG
.set BLE_1_cy_m0s8_ble__ENC_INTR, CYREG_BLE_BLELL_ENC_INTR
.set BLE_1_cy_m0s8_ble__ENC_INTR_EN, CYREG_BLE_BLELL_ENC_INTR_EN
.set BLE_1_cy_m0s8_ble__ENC_KEY0, CYREG_BLE_BLELL_ENC_KEY0
.set BLE_1_cy_m0s8_ble__ENC_KEY1, CYREG_BLE_BLELL_ENC_KEY1
.set BLE_1_cy_m0s8_ble__ENC_KEY2, CYREG_BLE_BLELL_ENC_KEY2
.set BLE_1_cy_m0s8_ble__ENC_KEY3, CYREG_BLE_BLELL_ENC_KEY3
.set BLE_1_cy_m0s8_ble__ENC_KEY4, CYREG_BLE_BLELL_ENC_KEY4
.set BLE_1_cy_m0s8_ble__ENC_KEY5, CYREG_BLE_BLELL_ENC_KEY5
.set BLE_1_cy_m0s8_ble__ENC_KEY6, CYREG_BLE_BLELL_ENC_KEY6
.set BLE_1_cy_m0s8_ble__ENC_KEY7, CYREG_BLE_BLELL_ENC_KEY7
.set BLE_1_cy_m0s8_ble__ENC_PARAMS, CYREG_BLE_BLELL_ENC_PARAMS
.set BLE_1_cy_m0s8_ble__EVENT_ENABLE, CYREG_BLE_BLELL_EVENT_ENABLE
.set BLE_1_cy_m0s8_ble__EVENT_INTR, CYREG_BLE_BLELL_EVENT_INTR
.set BLE_1_cy_m0s8_ble__FCAL_TEST, CYREG_BLE_BLERD_FCAL_TEST
.set BLE_1_cy_m0s8_ble__FPD_TEST, CYREG_BLE_BLERD_FPD_TEST
.set BLE_1_cy_m0s8_ble__FSM, CYREG_BLE_BLERD_FSM
.set BLE_1_cy_m0s8_ble__IM, CYREG_BLE_BLERD_IM
.set BLE_1_cy_m0s8_ble__INIT_CONFIG, CYREG_BLE_BLELL_INIT_CONFIG
.set BLE_1_cy_m0s8_ble__INIT_INTERVAL, CYREG_BLE_BLELL_INIT_INTERVAL
.set BLE_1_cy_m0s8_ble__INIT_INTR, CYREG_BLE_BLELL_INIT_INTR
.set BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT, CYREG_BLE_BLELL_INIT_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__INIT_PARAM, CYREG_BLE_BLELL_INIT_PARAM
.set BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO, CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
.set BLE_1_cy_m0s8_ble__INIT_WINDOW, CYREG_BLE_BLELL_INIT_WINDOW
.set BLE_1_cy_m0s8_ble__IQMIS, CYREG_BLE_BLERD_IQMIS
.set BLE_1_cy_m0s8_ble__IV_MASTER0, CYREG_BLE_BLELL_IV_MASTER0
.set BLE_1_cy_m0s8_ble__IV_MASTER1, CYREG_BLE_BLELL_IV_MASTER1
.set BLE_1_cy_m0s8_ble__IV_SLAVE0, CYREG_BLE_BLELL_IV_SLAVE0
.set BLE_1_cy_m0s8_ble__IV_SLAVE1, CYREG_BLE_BLELL_IV_SLAVE1
.set BLE_1_cy_m0s8_ble__KVCAL, CYREG_BLE_BLERD_KVCAL
.set BLE_1_cy_m0s8_ble__LDO, CYREG_BLE_BLERD_LDO
.set BLE_1_cy_m0s8_ble__LDO_BYPASS, CYREG_BLE_BLERD_LDO_BYPASS
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR, CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP, CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET, CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT, CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
.set BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE, CYREG_BLE_BLELL_LE_RF_TEST_MODE
.set BLE_1_cy_m0s8_ble__LL_CLK_EN, CYREG_BLE_BLESS_LL_CLK_EN
.set BLE_1_cy_m0s8_ble__LL_DSM_CTRL, CYREG_BLE_BLESS_LL_DSM_CTRL
.set BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT, CYREG_BLE_BLESS_LL_DSM_INTR_STAT
.set BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG, CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
.set BLE_1_cy_m0s8_ble__MIC_IN0, CYREG_BLE_BLELL_MIC_IN0
.set BLE_1_cy_m0s8_ble__MIC_IN1, CYREG_BLE_BLELL_MIC_IN1
.set BLE_1_cy_m0s8_ble__MIC_OUT0, CYREG_BLE_BLELL_MIC_OUT0
.set BLE_1_cy_m0s8_ble__MIC_OUT1, CYREG_BLE_BLELL_MIC_OUT1
.set BLE_1_cy_m0s8_ble__MODEM, CYREG_BLE_BLERD_MODEM
.set BLE_1_cy_m0s8_ble__MONI, CYREG_BLE_BLERD_MONI
.set BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT, CYREG_BLE_BLELL_NEXT_CE_INSTANT
.set BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP, CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
.set BLE_1_cy_m0s8_ble__NEXT_SUP_TO, CYREG_BLE_BLELL_NEXT_SUP_TO
.set BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT, CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER0, CYREG_BLE_BLELL_PACKET_COUNTER0
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER1, CYREG_BLE_BLELL_PACKET_COUNTER1
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER2, CYREG_BLE_BLELL_PACKET_COUNTER2
.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
.set BLE_1_cy_m0s8_ble__PDU_RESP_TIMER, CYREG_BLE_BLELL_PDU_RESP_TIMER
.set BLE_1_cy_m0s8_ble__PEER_ADDR_H, CYREG_BLE_BLELL_PEER_ADDR_H
.set BLE_1_cy_m0s8_ble__PEER_ADDR_L, CYREG_BLE_BLELL_PEER_ADDR_L
.set BLE_1_cy_m0s8_ble__PEER_ADDR_M, CYREG_BLE_BLELL_PEER_ADDR_M
.set BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL, CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
.set BLE_1_cy_m0s8_ble__RCCAL, CYREG_BLE_BLERD_RCCAL
.set BLE_1_cy_m0s8_ble__READ_IQ_1, CYREG_BLE_BLERD_READ_IQ_1
.set BLE_1_cy_m0s8_ble__READ_IQ_2, CYREG_BLE_BLERD_READ_IQ_2
.set BLE_1_cy_m0s8_ble__READ_IQ_3, CYREG_BLE_BLERD_READ_IQ_3
.set BLE_1_cy_m0s8_ble__READ_IQ_4, CYREG_BLE_BLERD_READ_IQ_4
.set BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL, CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
.set BLE_1_cy_m0s8_ble__RF_CONFIG, CYREG_BLE_BLESS_RF_CONFIG
.set BLE_1_cy_m0s8_ble__RMAP, CYREG_BLE_BLERD_RMAP
.set BLE_1_cy_m0s8_ble__RSSI, CYREG_BLE_BLERD_RSSI
.set BLE_1_cy_m0s8_ble__RX, CYREG_BLE_BLERD_RX
.set BLE_1_cy_m0s8_ble__RX_BUMP1, CYREG_BLE_BLERD_RX_BUMP1
.set BLE_1_cy_m0s8_ble__RX_BUMP2, CYREG_BLE_BLERD_RX_BUMP2
.set BLE_1_cy_m0s8_ble__SCAN_CONFIG, CYREG_BLE_BLELL_SCAN_CONFIG
.set BLE_1_cy_m0s8_ble__SCAN_INTERVAL, CYREG_BLE_BLELL_SCAN_INTERVAL
.set BLE_1_cy_m0s8_ble__SCAN_INTR, CYREG_BLE_BLELL_SCAN_INTR
.set BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT, CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__SCAN_PARAM, CYREG_BLE_BLELL_SCAN_PARAM
.set BLE_1_cy_m0s8_ble__SCAN_WINDOW, CYREG_BLE_BLELL_SCAN_WINDOW
.set BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL, CYREG_BLE_BLELL_SL_CONN_INTERVAL
.set BLE_1_cy_m0s8_ble__SLAVE_LATENCY, CYREG_BLE_BLELL_SLAVE_LATENCY
.set BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL, CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
.set BLE_1_cy_m0s8_ble__SLV_WIN_ADJ, CYREG_BLE_BLELL_SLV_WIN_ADJ
.set BLE_1_cy_m0s8_ble__SUP_TIMEOUT, CYREG_BLE_BLELL_SUP_TIMEOUT
.set BLE_1_cy_m0s8_ble__SY, CYREG_BLE_BLERD_SY
.set BLE_1_cy_m0s8_ble__SY_BUMP1, CYREG_BLE_BLERD_SY_BUMP1
.set BLE_1_cy_m0s8_ble__SY_BUMP2, CYREG_BLE_BLERD_SY_BUMP2
.set BLE_1_cy_m0s8_ble__TEST, CYREG_BLE_BLERD_TEST
.set BLE_1_cy_m0s8_ble__TEST2_SY, CYREG_BLE_BLERD_TEST2_SY
.set BLE_1_cy_m0s8_ble__THRSHD1, CYREG_BLE_BLERD_THRSHD1
.set BLE_1_cy_m0s8_ble__THRSHD2, CYREG_BLE_BLERD_THRSHD2
.set BLE_1_cy_m0s8_ble__THRSHD3, CYREG_BLE_BLERD_THRSHD3
.set BLE_1_cy_m0s8_ble__THRSHD4, CYREG_BLE_BLERD_THRSHD4
.set BLE_1_cy_m0s8_ble__THRSHD5, CYREG_BLE_BLERD_THRSHD5
.set BLE_1_cy_m0s8_ble__TIM_COUNTER_L, CYREG_BLE_BLELL_TIM_COUNTER_L
.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET, CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE, CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
.set BLE_1_cy_m0s8_ble__TX, CYREG_BLE_BLERD_TX
.set BLE_1_cy_m0s8_ble__TX_BUMP1, CYREG_BLE_BLERD_TX_BUMP1
.set BLE_1_cy_m0s8_ble__TX_BUMP2, CYREG_BLE_BLERD_TX_BUMP2
.set BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY, CYREG_BLE_BLELL_TX_EN_EXT_DELAY
.set BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY, CYREG_BLE_BLELL_TX_RX_ON_DELAY
.set BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY, CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
.set BLE_1_cy_m0s8_ble__TXRX_HOP, CYREG_BLE_BLELL_TXRX_HOP
.set BLE_1_cy_m0s8_ble__WAKEUP_CONFIG, CYREG_BLE_BLELL_WAKEUP_CONFIG
.set BLE_1_cy_m0s8_ble__WAKEUP_CONTROL, CYREG_BLE_BLELL_WAKEUP_CONTROL
.set BLE_1_cy_m0s8_ble__WCO_CONFIG, CYREG_BLE_BLESS_WCO_CONFIG
.set BLE_1_cy_m0s8_ble__WCO_STATUS, CYREG_BLE_BLESS_WCO_STATUS
.set BLE_1_cy_m0s8_ble__WCO_TRIM, CYREG_BLE_BLESS_WCO_TRIM
.set BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR, CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
.set BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE, CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL, CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF, CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
.set BLE_1_cy_m0s8_ble__WL_ADDR_TYPE, CYREG_BLE_BLELL_WL_ADDR_TYPE
.set BLE_1_cy_m0s8_ble__WL_ENABLE, CYREG_BLE_BLELL_WL_ENABLE
.set BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG, CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* LED_B */
.set LED_B__0__DR, CYREG_GPIO_PRT1_DR
.set LED_B__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_B__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_B__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_B__0__HSIOM_MASK, 0x00000F00
.set LED_B__0__HSIOM_SHIFT, 8
.set LED_B__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_B__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_B__0__MASK, 0x04
.set LED_B__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_B__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_B__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_B__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_B__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_B__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_B__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_B__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_B__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_B__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_B__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_B__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_B__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_B__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_B__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_B__0__PC, CYREG_GPIO_PRT1_PC
.set LED_B__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_B__0__PORT, 1
.set LED_B__0__PS, CYREG_GPIO_PRT1_PS
.set LED_B__0__SHIFT, 2
.set LED_B__DR, CYREG_GPIO_PRT1_DR
.set LED_B__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_B__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_B__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_B__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__INTR, CYREG_GPIO_PRT1_INTR
.set LED_B__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_B__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_B__MASK, 0x04
.set LED_B__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_B__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_B__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_B__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_B__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_B__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_B__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_B__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_B__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_B__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_B__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_B__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_B__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_B__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_B__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_B__PC, CYREG_GPIO_PRT1_PC
.set LED_B__PC2, CYREG_GPIO_PRT1_PC2
.set LED_B__PORT, 1
.set LED_B__PS, CYREG_GPIO_PRT1_PS
.set LED_B__SHIFT, 2

/* LED_G */
.set LED_G__0__DR, CYREG_GPIO_PRT1_DR
.set LED_G__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_G__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_G__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_G__0__HSIOM_MASK, 0x000000F0
.set LED_G__0__HSIOM_SHIFT, 4
.set LED_G__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_G__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_G__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_G__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_G__0__MASK, 0x02
.set LED_G__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_G__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_G__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_G__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_G__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_G__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_G__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_G__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_G__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_G__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_G__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_G__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_G__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_G__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_G__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_G__0__PC, CYREG_GPIO_PRT1_PC
.set LED_G__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_G__0__PORT, 1
.set LED_G__0__PS, CYREG_GPIO_PRT1_PS
.set LED_G__0__SHIFT, 1
.set LED_G__DR, CYREG_GPIO_PRT1_DR
.set LED_G__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_G__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_G__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_G__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_G__INTR, CYREG_GPIO_PRT1_INTR
.set LED_G__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_G__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_G__MASK, 0x02
.set LED_G__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_G__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_G__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_G__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_G__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_G__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_G__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_G__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_G__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_G__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_G__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_G__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_G__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_G__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_G__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_G__PC, CYREG_GPIO_PRT1_PC
.set LED_G__PC2, CYREG_GPIO_PRT1_PC2
.set LED_G__PORT, 1
.set LED_G__PS, CYREG_GPIO_PRT1_PS
.set LED_G__SHIFT, 1

/* LED_R */
.set LED_R__0__DR, CYREG_GPIO_PRT1_DR
.set LED_R__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_R__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_R__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_R__0__HSIOM_MASK, 0x0000000F
.set LED_R__0__HSIOM_SHIFT, 0
.set LED_R__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_R__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_R__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_R__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_R__0__MASK, 0x01
.set LED_R__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__0__PC, CYREG_GPIO_PRT1_PC
.set LED_R__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_R__0__PORT, 1
.set LED_R__0__PS, CYREG_GPIO_PRT1_PS
.set LED_R__0__SHIFT, 0
.set LED_R__DR, CYREG_GPIO_PRT1_DR
.set LED_R__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_R__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_R__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_R__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_R__INTR, CYREG_GPIO_PRT1_INTR
.set LED_R__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_R__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_R__MASK, 0x01
.set LED_R__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_R__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_R__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_R__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_R__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_R__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_R__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_R__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_R__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_R__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_R__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_R__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_R__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_R__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_R__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_R__PC, CYREG_GPIO_PRT1_PC
.set LED_R__PC2, CYREG_GPIO_PRT1_PC2
.set LED_R__PORT, 1
.set LED_R__PS, CYREG_GPIO_PRT1_PS
.set LED_R__SHIFT, 0

/* SPI_1_miso_m */
.set SPI_1_miso_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_miso_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_miso_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_miso_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_1_miso_m__0__HSIOM_SHIFT, 4
.set SPI_1_miso_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__0__MASK, 0x02
.set SPI_1_miso_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_miso_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_miso_m__0__PORT, 4
.set SPI_1_miso_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_miso_m__0__SHIFT, 1
.set SPI_1_miso_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_miso_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_miso_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_miso_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_miso_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_miso_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_miso_m__MASK, 0x02
.set SPI_1_miso_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_miso_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_miso_m__PORT, 4
.set SPI_1_miso_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_miso_m__SHIFT, 1

/* SPI_1_mosi_m */
.set SPI_1_mosi_m__0__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_mosi_m__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_mosi_m__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_mosi_m__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_1_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_1_mosi_m__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__0__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__0__MASK, 0x01
.set SPI_1_mosi_m__0__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_mosi_m__0__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_mosi_m__0__PORT, 4
.set SPI_1_mosi_m__0__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_mosi_m__0__SHIFT, 0
.set SPI_1_mosi_m__DR, CYREG_GPIO_PRT4_DR
.set SPI_1_mosi_m__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set SPI_1_mosi_m__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set SPI_1_mosi_m__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set SPI_1_mosi_m__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__INTR, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set SPI_1_mosi_m__INTSTAT, CYREG_GPIO_PRT4_INTR
.set SPI_1_mosi_m__MASK, 0x01
.set SPI_1_mosi_m__PC, CYREG_GPIO_PRT4_PC
.set SPI_1_mosi_m__PC2, CYREG_GPIO_PRT4_PC2
.set SPI_1_mosi_m__PORT, 4
.set SPI_1_mosi_m__PS, CYREG_GPIO_PRT4_PS
.set SPI_1_mosi_m__SHIFT, 0

/* SPI_1_SCB */
.set SPI_1_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_1_SCB__EZ_DATA000, CYREG_SCB1_EZ_DATA000
.set SPI_1_SCB__EZ_DATA001, CYREG_SCB1_EZ_DATA001
.set SPI_1_SCB__EZ_DATA002, CYREG_SCB1_EZ_DATA002
.set SPI_1_SCB__EZ_DATA003, CYREG_SCB1_EZ_DATA003
.set SPI_1_SCB__EZ_DATA004, CYREG_SCB1_EZ_DATA004
.set SPI_1_SCB__EZ_DATA005, CYREG_SCB1_EZ_DATA005
.set SPI_1_SCB__EZ_DATA006, CYREG_SCB1_EZ_DATA006
.set SPI_1_SCB__EZ_DATA007, CYREG_SCB1_EZ_DATA007
.set SPI_1_SCB__EZ_DATA008, CYREG_SCB1_EZ_DATA008
.set SPI_1_SCB__EZ_DATA009, CYREG_SCB1_EZ_DATA009
.set SPI_1_SCB__EZ_DATA010, CYREG_SCB1_EZ_DATA010
.set SPI_1_SCB__EZ_DATA011, CYREG_SCB1_EZ_DATA011
.set SPI_1_SCB__EZ_DATA012, CYREG_SCB1_EZ_DATA012
.set SPI_1_SCB__EZ_DATA013, CYREG_SCB1_EZ_DATA013
.set SPI_1_SCB__EZ_DATA014, CYREG_SCB1_EZ_DATA014
.set SPI_1_SCB__EZ_DATA015, CYREG_SCB1_EZ_DATA015
.set SPI_1_SCB__EZ_DATA016, CYREG_SCB1_EZ_DATA016
.set SPI_1_SCB__EZ_DATA017, CYREG_SCB1_EZ_DATA017
.set SPI_1_SCB__EZ_DATA018, CYREG_SCB1_EZ_DATA018
.set SPI_1_SCB__EZ_DATA019, CYREG_SCB1_EZ_DATA019
.set SPI_1_SCB__EZ_DATA020, CYREG_SCB1_EZ_DATA020
.set SPI_1_SCB__EZ_DATA021, CYREG_SCB1_EZ_DATA021
.set SPI_1_SCB__EZ_DATA022, CYREG_SCB1_EZ_DATA022
.set SPI_1_SCB__EZ_DATA023, CYREG_SCB1_EZ_DATA023
.set SPI_1_SCB__EZ_DATA024, CYREG_SCB1_EZ_DATA024
.set SPI_1_SCB__EZ_DATA025, CYREG_SCB1_EZ_DATA025
.set SPI_1_SCB__EZ_DATA026, CYREG_SCB1_EZ_DATA026
.set SPI_1_SCB__EZ_DATA027, CYREG_SCB1_EZ_DATA027
.set SPI_1_SCB__EZ_DATA028, CYREG_SCB1_EZ_DATA028
.set SPI_1_SCB__EZ_DATA029, CYREG_SCB1_EZ_DATA029
.set SPI_1_SCB__EZ_DATA030, CYREG_SCB1_EZ_DATA030
.set SPI_1_SCB__EZ_DATA031, CYREG_SCB1_EZ_DATA031
.set SPI_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
.set SPI_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL02
.set SPI_1_SCBCLK__DIV_ID, 0x00000040
.set SPI_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
.set SPI_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* SPI_1_sclk_m */
.set SPI_1_sclk_m__0__DR, CYREG_GPIO_PRT5_DR
.set SPI_1_sclk_m__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_1_sclk_m__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_1_sclk_m__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SPI_1_sclk_m__0__HSIOM_MASK, 0x000000F0
.set SPI_1_sclk_m__0__HSIOM_SHIFT, 4
.set SPI_1_sclk_m__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_sclk_m__0__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_1_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_sclk_m__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_1_sclk_m__0__MASK, 0x02
.set SPI_1_sclk_m__0__PC, CYREG_GPIO_PRT5_PC
.set SPI_1_sclk_m__0__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_1_sclk_m__0__PORT, 5
.set SPI_1_sclk_m__0__PS, CYREG_GPIO_PRT5_PS
.set SPI_1_sclk_m__0__SHIFT, 1
.set SPI_1_sclk_m__DR, CYREG_GPIO_PRT5_DR
.set SPI_1_sclk_m__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_1_sclk_m__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_1_sclk_m__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_1_sclk_m__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_sclk_m__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_1_sclk_m__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_sclk_m__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_1_sclk_m__MASK, 0x02
.set SPI_1_sclk_m__PC, CYREG_GPIO_PRT5_PC
.set SPI_1_sclk_m__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_1_sclk_m__PORT, 5
.set SPI_1_sclk_m__PS, CYREG_GPIO_PRT5_PS
.set SPI_1_sclk_m__SHIFT, 1

/* SPI_1_ss0_m */
.set SPI_1_ss0_m__0__DR, CYREG_GPIO_PRT5_DR
.set SPI_1_ss0_m__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_1_ss0_m__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_1_ss0_m__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_1_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set SPI_1_ss0_m__0__HSIOM_MASK, 0x0000000F
.set SPI_1_ss0_m__0__HSIOM_SHIFT, 0
.set SPI_1_ss0_m__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_ss0_m__0__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_1_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_ss0_m__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_1_ss0_m__0__MASK, 0x01
.set SPI_1_ss0_m__0__PC, CYREG_GPIO_PRT5_PC
.set SPI_1_ss0_m__0__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_1_ss0_m__0__PORT, 5
.set SPI_1_ss0_m__0__PS, CYREG_GPIO_PRT5_PS
.set SPI_1_ss0_m__0__SHIFT, 0
.set SPI_1_ss0_m__DR, CYREG_GPIO_PRT5_DR
.set SPI_1_ss0_m__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set SPI_1_ss0_m__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set SPI_1_ss0_m__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set SPI_1_ss0_m__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_ss0_m__INTR, CYREG_GPIO_PRT5_INTR
.set SPI_1_ss0_m__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set SPI_1_ss0_m__INTSTAT, CYREG_GPIO_PRT5_INTR
.set SPI_1_ss0_m__MASK, 0x01
.set SPI_1_ss0_m__PC, CYREG_GPIO_PRT5_PC
.set SPI_1_ss0_m__PC2, CYREG_GPIO_PRT5_PC2
.set SPI_1_ss0_m__PORT, 5
.set SPI_1_ss0_m__PS, CYREG_GPIO_PRT5_PS
.set SPI_1_ss0_m__SHIFT, 0

/* I_MEAS */
.set I_MEAS__0__DR, CYREG_GPIO_PRT3_DR
.set I_MEAS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I_MEAS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I_MEAS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I_MEAS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I_MEAS__0__HSIOM_MASK, 0x0000000F
.set I_MEAS__0__HSIOM_SHIFT, 0
.set I_MEAS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I_MEAS__0__INTR, CYREG_GPIO_PRT3_INTR
.set I_MEAS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I_MEAS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I_MEAS__0__MASK, 0x01
.set I_MEAS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I_MEAS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I_MEAS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I_MEAS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I_MEAS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I_MEAS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I_MEAS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I_MEAS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I_MEAS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I_MEAS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I_MEAS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I_MEAS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I_MEAS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I_MEAS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I_MEAS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I_MEAS__0__PC, CYREG_GPIO_PRT3_PC
.set I_MEAS__0__PC2, CYREG_GPIO_PRT3_PC2
.set I_MEAS__0__PORT, 3
.set I_MEAS__0__PS, CYREG_GPIO_PRT3_PS
.set I_MEAS__0__SHIFT, 0
.set I_MEAS__DR, CYREG_GPIO_PRT3_DR
.set I_MEAS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I_MEAS__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I_MEAS__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I_MEAS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I_MEAS__INTR, CYREG_GPIO_PRT3_INTR
.set I_MEAS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I_MEAS__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I_MEAS__MASK, 0x01
.set I_MEAS__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I_MEAS__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I_MEAS__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I_MEAS__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I_MEAS__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I_MEAS__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I_MEAS__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I_MEAS__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I_MEAS__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I_MEAS__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I_MEAS__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I_MEAS__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I_MEAS__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I_MEAS__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I_MEAS__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I_MEAS__PC, CYREG_GPIO_PRT3_PC
.set I_MEAS__PC2, CYREG_GPIO_PRT3_PC2
.set I_MEAS__PORT, 3
.set I_MEAS__PS, CYREG_GPIO_PRT3_PS
.set I_MEAS__SHIFT, 0

/* V_MEAS */
.set V_MEAS__0__DR, CYREG_GPIO_PRT3_DR
.set V_MEAS__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_MEAS__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_MEAS__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_MEAS__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set V_MEAS__0__HSIOM_MASK, 0x000000F0
.set V_MEAS__0__HSIOM_SHIFT, 4
.set V_MEAS__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_MEAS__0__INTR, CYREG_GPIO_PRT3_INTR
.set V_MEAS__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_MEAS__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_MEAS__0__MASK, 0x02
.set V_MEAS__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_MEAS__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_MEAS__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_MEAS__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_MEAS__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_MEAS__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_MEAS__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_MEAS__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_MEAS__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_MEAS__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_MEAS__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_MEAS__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_MEAS__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_MEAS__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_MEAS__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_MEAS__0__PC, CYREG_GPIO_PRT3_PC
.set V_MEAS__0__PC2, CYREG_GPIO_PRT3_PC2
.set V_MEAS__0__PORT, 3
.set V_MEAS__0__PS, CYREG_GPIO_PRT3_PS
.set V_MEAS__0__SHIFT, 1
.set V_MEAS__DR, CYREG_GPIO_PRT3_DR
.set V_MEAS__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set V_MEAS__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set V_MEAS__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set V_MEAS__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_MEAS__INTR, CYREG_GPIO_PRT3_INTR
.set V_MEAS__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set V_MEAS__INTSTAT, CYREG_GPIO_PRT3_INTR
.set V_MEAS__MASK, 0x02
.set V_MEAS__PA__CFG0, CYREG_UDB_PA3_CFG0
.set V_MEAS__PA__CFG1, CYREG_UDB_PA3_CFG1
.set V_MEAS__PA__CFG10, CYREG_UDB_PA3_CFG10
.set V_MEAS__PA__CFG11, CYREG_UDB_PA3_CFG11
.set V_MEAS__PA__CFG12, CYREG_UDB_PA3_CFG12
.set V_MEAS__PA__CFG13, CYREG_UDB_PA3_CFG13
.set V_MEAS__PA__CFG14, CYREG_UDB_PA3_CFG14
.set V_MEAS__PA__CFG2, CYREG_UDB_PA3_CFG2
.set V_MEAS__PA__CFG3, CYREG_UDB_PA3_CFG3
.set V_MEAS__PA__CFG4, CYREG_UDB_PA3_CFG4
.set V_MEAS__PA__CFG5, CYREG_UDB_PA3_CFG5
.set V_MEAS__PA__CFG6, CYREG_UDB_PA3_CFG6
.set V_MEAS__PA__CFG7, CYREG_UDB_PA3_CFG7
.set V_MEAS__PA__CFG8, CYREG_UDB_PA3_CFG8
.set V_MEAS__PA__CFG9, CYREG_UDB_PA3_CFG9
.set V_MEAS__PC, CYREG_GPIO_PRT3_PC
.set V_MEAS__PC2, CYREG_GPIO_PRT3_PC2
.set V_MEAS__PORT, 3
.set V_MEAS__PS, CYREG_GPIO_PRT3_PS
.set V_MEAS__SHIFT, 1

/* FR_STBY */
.set FR_STBY__0__DR, CYREG_GPIO_PRT1_DR
.set FR_STBY__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FR_STBY__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FR_STBY__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FR_STBY__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set FR_STBY__0__HSIOM_MASK, 0x000F0000
.set FR_STBY__0__HSIOM_SHIFT, 16
.set FR_STBY__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FR_STBY__0__INTR, CYREG_GPIO_PRT1_INTR
.set FR_STBY__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FR_STBY__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FR_STBY__0__MASK, 0x10
.set FR_STBY__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FR_STBY__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FR_STBY__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FR_STBY__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FR_STBY__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FR_STBY__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FR_STBY__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FR_STBY__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FR_STBY__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FR_STBY__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FR_STBY__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FR_STBY__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FR_STBY__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FR_STBY__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FR_STBY__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FR_STBY__0__PC, CYREG_GPIO_PRT1_PC
.set FR_STBY__0__PC2, CYREG_GPIO_PRT1_PC2
.set FR_STBY__0__PORT, 1
.set FR_STBY__0__PS, CYREG_GPIO_PRT1_PS
.set FR_STBY__0__SHIFT, 4
.set FR_STBY__DR, CYREG_GPIO_PRT1_DR
.set FR_STBY__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set FR_STBY__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set FR_STBY__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set FR_STBY__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set FR_STBY__INTR, CYREG_GPIO_PRT1_INTR
.set FR_STBY__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set FR_STBY__INTSTAT, CYREG_GPIO_PRT1_INTR
.set FR_STBY__MASK, 0x10
.set FR_STBY__PA__CFG0, CYREG_UDB_PA1_CFG0
.set FR_STBY__PA__CFG1, CYREG_UDB_PA1_CFG1
.set FR_STBY__PA__CFG10, CYREG_UDB_PA1_CFG10
.set FR_STBY__PA__CFG11, CYREG_UDB_PA1_CFG11
.set FR_STBY__PA__CFG12, CYREG_UDB_PA1_CFG12
.set FR_STBY__PA__CFG13, CYREG_UDB_PA1_CFG13
.set FR_STBY__PA__CFG14, CYREG_UDB_PA1_CFG14
.set FR_STBY__PA__CFG2, CYREG_UDB_PA1_CFG2
.set FR_STBY__PA__CFG3, CYREG_UDB_PA1_CFG3
.set FR_STBY__PA__CFG4, CYREG_UDB_PA1_CFG4
.set FR_STBY__PA__CFG5, CYREG_UDB_PA1_CFG5
.set FR_STBY__PA__CFG6, CYREG_UDB_PA1_CFG6
.set FR_STBY__PA__CFG7, CYREG_UDB_PA1_CFG7
.set FR_STBY__PA__CFG8, CYREG_UDB_PA1_CFG8
.set FR_STBY__PA__CFG9, CYREG_UDB_PA1_CFG9
.set FR_STBY__PC, CYREG_GPIO_PRT1_PC
.set FR_STBY__PC2, CYREG_GPIO_PRT1_PC2
.set FR_STBY__PORT, 1
.set FR_STBY__PS, CYREG_GPIO_PRT1_PS
.set FR_STBY__SHIFT, 4

/* NOT_BTN */
.set NOT_BTN__0__DR, CYREG_GPIO_PRT1_DR
.set NOT_BTN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set NOT_BTN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set NOT_BTN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set NOT_BTN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set NOT_BTN__0__HSIOM_MASK, 0x0000F000
.set NOT_BTN__0__HSIOM_SHIFT, 12
.set NOT_BTN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set NOT_BTN__0__INTR, CYREG_GPIO_PRT1_INTR
.set NOT_BTN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set NOT_BTN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set NOT_BTN__0__MASK, 0x08
.set NOT_BTN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set NOT_BTN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set NOT_BTN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set NOT_BTN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set NOT_BTN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set NOT_BTN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set NOT_BTN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set NOT_BTN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set NOT_BTN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set NOT_BTN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set NOT_BTN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set NOT_BTN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set NOT_BTN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set NOT_BTN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set NOT_BTN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set NOT_BTN__0__PC, CYREG_GPIO_PRT1_PC
.set NOT_BTN__0__PC2, CYREG_GPIO_PRT1_PC2
.set NOT_BTN__0__PORT, 1
.set NOT_BTN__0__PS, CYREG_GPIO_PRT1_PS
.set NOT_BTN__0__SHIFT, 3
.set NOT_BTN__DR, CYREG_GPIO_PRT1_DR
.set NOT_BTN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set NOT_BTN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set NOT_BTN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set NOT_BTN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set NOT_BTN__INTR, CYREG_GPIO_PRT1_INTR
.set NOT_BTN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set NOT_BTN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set NOT_BTN__MASK, 0x08
.set NOT_BTN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set NOT_BTN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set NOT_BTN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set NOT_BTN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set NOT_BTN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set NOT_BTN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set NOT_BTN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set NOT_BTN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set NOT_BTN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set NOT_BTN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set NOT_BTN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set NOT_BTN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set NOT_BTN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set NOT_BTN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set NOT_BTN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set NOT_BTN__PC, CYREG_GPIO_PRT1_PC
.set NOT_BTN__PC2, CYREG_GPIO_PRT1_PC2
.set NOT_BTN__PORT, 1
.set NOT_BTN__PS, CYREG_GPIO_PRT1_PS
.set NOT_BTN__SHIFT, 3

/* TP_P0_2 */
.set TP_P0_2__0__DR, CYREG_GPIO_PRT0_DR
.set TP_P0_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TP_P0_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TP_P0_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TP_P0_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TP_P0_2__0__HSIOM_MASK, 0x00000F00
.set TP_P0_2__0__HSIOM_SHIFT, 8
.set TP_P0_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_2__0__INTR, CYREG_GPIO_PRT0_INTR
.set TP_P0_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TP_P0_2__0__MASK, 0x04
.set TP_P0_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TP_P0_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TP_P0_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TP_P0_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TP_P0_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TP_P0_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TP_P0_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TP_P0_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TP_P0_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TP_P0_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TP_P0_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TP_P0_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TP_P0_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TP_P0_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TP_P0_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TP_P0_2__0__PC, CYREG_GPIO_PRT0_PC
.set TP_P0_2__0__PC2, CYREG_GPIO_PRT0_PC2
.set TP_P0_2__0__PORT, 0
.set TP_P0_2__0__PS, CYREG_GPIO_PRT0_PS
.set TP_P0_2__0__SHIFT, 2
.set TP_P0_2__DR, CYREG_GPIO_PRT0_DR
.set TP_P0_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TP_P0_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TP_P0_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TP_P0_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_2__INTR, CYREG_GPIO_PRT0_INTR
.set TP_P0_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TP_P0_2__MASK, 0x04
.set TP_P0_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TP_P0_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TP_P0_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TP_P0_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TP_P0_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TP_P0_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TP_P0_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TP_P0_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TP_P0_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TP_P0_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TP_P0_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TP_P0_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TP_P0_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TP_P0_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TP_P0_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TP_P0_2__PC, CYREG_GPIO_PRT0_PC
.set TP_P0_2__PC2, CYREG_GPIO_PRT0_PC2
.set TP_P0_2__PORT, 0
.set TP_P0_2__PS, CYREG_GPIO_PRT0_PS
.set TP_P0_2__SHIFT, 2

/* TP_P0_3 */
.set TP_P0_3__0__DR, CYREG_GPIO_PRT0_DR
.set TP_P0_3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TP_P0_3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TP_P0_3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TP_P0_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TP_P0_3__0__HSIOM_MASK, 0x0000F000
.set TP_P0_3__0__HSIOM_SHIFT, 12
.set TP_P0_3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_3__0__INTR, CYREG_GPIO_PRT0_INTR
.set TP_P0_3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TP_P0_3__0__MASK, 0x08
.set TP_P0_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TP_P0_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TP_P0_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TP_P0_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TP_P0_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TP_P0_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TP_P0_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TP_P0_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TP_P0_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TP_P0_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TP_P0_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TP_P0_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TP_P0_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TP_P0_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TP_P0_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TP_P0_3__0__PC, CYREG_GPIO_PRT0_PC
.set TP_P0_3__0__PC2, CYREG_GPIO_PRT0_PC2
.set TP_P0_3__0__PORT, 0
.set TP_P0_3__0__PS, CYREG_GPIO_PRT0_PS
.set TP_P0_3__0__SHIFT, 3
.set TP_P0_3__DR, CYREG_GPIO_PRT0_DR
.set TP_P0_3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TP_P0_3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TP_P0_3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TP_P0_3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_3__INTR, CYREG_GPIO_PRT0_INTR
.set TP_P0_3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TP_P0_3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TP_P0_3__MASK, 0x08
.set TP_P0_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TP_P0_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TP_P0_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TP_P0_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TP_P0_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TP_P0_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TP_P0_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TP_P0_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TP_P0_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TP_P0_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TP_P0_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TP_P0_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TP_P0_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TP_P0_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TP_P0_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TP_P0_3__PC, CYREG_GPIO_PRT0_PC
.set TP_P0_3__PC2, CYREG_GPIO_PRT0_PC2
.set TP_P0_3__PORT, 0
.set TP_P0_3__PS, CYREG_GPIO_PRT0_PS
.set TP_P0_3__SHIFT, 3

/* TP_P1_7 */
.set TP_P1_7__0__DR, CYREG_GPIO_PRT1_DR
.set TP_P1_7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set TP_P1_7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set TP_P1_7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set TP_P1_7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TP_P1_7__0__HSIOM_MASK, 0xF0000000
.set TP_P1_7__0__HSIOM_SHIFT, 28
.set TP_P1_7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set TP_P1_7__0__INTR, CYREG_GPIO_PRT1_INTR
.set TP_P1_7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set TP_P1_7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set TP_P1_7__0__MASK, 0x80
.set TP_P1_7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TP_P1_7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TP_P1_7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TP_P1_7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TP_P1_7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TP_P1_7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TP_P1_7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TP_P1_7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TP_P1_7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TP_P1_7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TP_P1_7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TP_P1_7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TP_P1_7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TP_P1_7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TP_P1_7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TP_P1_7__0__PC, CYREG_GPIO_PRT1_PC
.set TP_P1_7__0__PC2, CYREG_GPIO_PRT1_PC2
.set TP_P1_7__0__PORT, 1
.set TP_P1_7__0__PS, CYREG_GPIO_PRT1_PS
.set TP_P1_7__0__SHIFT, 7
.set TP_P1_7__DR, CYREG_GPIO_PRT1_DR
.set TP_P1_7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set TP_P1_7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set TP_P1_7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set TP_P1_7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set TP_P1_7__INTR, CYREG_GPIO_PRT1_INTR
.set TP_P1_7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set TP_P1_7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set TP_P1_7__MASK, 0x80
.set TP_P1_7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TP_P1_7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TP_P1_7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TP_P1_7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TP_P1_7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TP_P1_7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TP_P1_7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TP_P1_7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TP_P1_7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TP_P1_7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TP_P1_7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TP_P1_7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TP_P1_7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TP_P1_7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TP_P1_7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TP_P1_7__PC, CYREG_GPIO_PRT1_PC
.set TP_P1_7__PC2, CYREG_GPIO_PRT1_PC2
.set TP_P1_7__PORT, 1
.set TP_P1_7__PS, CYREG_GPIO_PRT1_PS
.set TP_P1_7__SHIFT, 7

/* TP_P2_7 */
.set TP_P2_7__0__DR, CYREG_GPIO_PRT2_DR
.set TP_P2_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TP_P2_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TP_P2_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TP_P2_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TP_P2_7__0__HSIOM_MASK, 0xF0000000
.set TP_P2_7__0__HSIOM_SHIFT, 28
.set TP_P2_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TP_P2_7__0__INTR, CYREG_GPIO_PRT2_INTR
.set TP_P2_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TP_P2_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TP_P2_7__0__MASK, 0x80
.set TP_P2_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TP_P2_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TP_P2_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TP_P2_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TP_P2_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TP_P2_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TP_P2_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TP_P2_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TP_P2_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TP_P2_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TP_P2_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TP_P2_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TP_P2_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TP_P2_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TP_P2_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TP_P2_7__0__PC, CYREG_GPIO_PRT2_PC
.set TP_P2_7__0__PC2, CYREG_GPIO_PRT2_PC2
.set TP_P2_7__0__PORT, 2
.set TP_P2_7__0__PS, CYREG_GPIO_PRT2_PS
.set TP_P2_7__0__SHIFT, 7
.set TP_P2_7__DR, CYREG_GPIO_PRT2_DR
.set TP_P2_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TP_P2_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TP_P2_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TP_P2_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TP_P2_7__INTR, CYREG_GPIO_PRT2_INTR
.set TP_P2_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TP_P2_7__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TP_P2_7__MASK, 0x80
.set TP_P2_7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TP_P2_7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TP_P2_7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TP_P2_7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TP_P2_7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TP_P2_7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TP_P2_7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TP_P2_7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TP_P2_7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TP_P2_7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TP_P2_7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TP_P2_7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TP_P2_7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TP_P2_7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TP_P2_7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TP_P2_7__PC, CYREG_GPIO_PRT2_PC
.set TP_P2_7__PC2, CYREG_GPIO_PRT2_PC2
.set TP_P2_7__PORT, 2
.set TP_P2_7__PS, CYREG_GPIO_PRT2_PS
.set TP_P2_7__SHIFT, 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG08
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG09
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT08
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT09
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK08
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK09
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL06
.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000041
.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL01
.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
