// Seed: 1587250396
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    output id_8,
    output logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    output id_14,
    input logic id_15
);
  always @(posedge 1) if (1) id_14 <= {id_12 - 1{1}};
  logic id_16;
  type_23(
      1, 1
  );
  always @(posedge 1 - id_15) begin
    SystemTFIdentifier;
    if (1'b0) begin
      id_14 <= 1;
    end
  end
endmodule
