[{"schematic":[["analog/pfet",[0,-32,0],{"W":"16"}],["analog/nfet",[0,0,0],{"W":"4"}],["vdd",[0,-32,0]],["ground",[0,32,0]],["port",[-24,0,0],{"signal":"A"}],["wire",[-24,-16,0,0,16]],["wire",[-24,16,0,0,-16]],["port",[0,0,4],{"signal":"Z"}]],"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[32,0,4],{"name":"Z","line":"no"}],["line",[8,-8,0,0,16]],["line",[8,8,0,16,-8]],["line",[24,0,0,-16,-8]],["property",[16,4,0],{"format":"{name}","align":"top-left"}],["circle",[26,0,0,2]],["line",[32,0,0,-4,0]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n0 H\n1 L\n\n\n.plot A\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]