<html>
<head>
<title> publication list </title>
<link rel="stylesheet"
href = "./mystyle.css"
type = "text/css"
/>

</head>

<body>
<hr>
<h2> Publications </h2>
<p> <em> </em> </p>
<hr>

<h3> Proceedings and Journals </h3>

<ul style="list-style-type:circle;">

<h4> 2019 </h4>

<li> Satyadev Ahlawat, Jaynarayan Tudu, Masahiro Fujita, Virendra Sing, "Preventing Scan Attack Through Test
Response Encryption", Proc of 32nd IEEE Intl Symposium on Defect and Fault Tolerant in VLSI and
Nanotechnology System (DFT-2019), Netherland [To be published]</li>

<li> Satyadev Ahlawat, Kailash Ahirwar, Jaynarayan Tudu, Masahiro Fujita, Virendra Singh, "Securing
Scan through Plain-text Restriction", Proc of 25th IEEE Intl Symposium on Online Testing and Robust System
Design (IOLTS-19), Rhodes Island, Greece.[To be published] </li>

<h4> 2018 </h4>
<li> Satyadev Ahlawat, Jaynarayan Tudu, Anzhela Matrosova, Virendra Singh, "A High Performance Scan
Flip-Flop Design for Serial and Mixed Mode Scan Test", IEEE Transaction on Device and Materials
Reliability, Vol. 18 (2), 2018. </li>
      
<li> Darshit Vaghani, Satyadev Ahlawat, Jaynarayan Tudu, Masahiro Fujita, and Virendra Singh, "On Securing Scan
Design Through Test Vector Encryption", IEEE International Symposium on Circuits
and Systems (ISCAS) 2018, Florence, Italy, May 27-30, 2018. </li>

<h4> 2017 </h4>
<li> Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu, and Ashok Suhag, "A Cost Effective Technique for
Diagnosis of SCan Chain Faults", 21st International Symposium on VLSI Design and
Test (VDAT 2017)}, Roorkee, India, June 29 - July 2, 2017. Communication in Computer and Information Science, Vol 711, Springer,
Singapore, pp. 191-204.<a href=https://doi.org/10.1007/978-981-10-7470-7_20>DOI</a>. </li>

<li> Binod Kumar, Ankit Jindal, Jaynarayan Tudu, Brajesh Pandey, Virendra Singh, "Revising Random Access
Scan for Effective Enhancement of Post-silicon Observability", 23rd IEEE International Symposium on On-Line
Testing and Robust System Design (IOLTS)}, Thessaloniki, Greece, July 3-5, 2017, pp. 132-137. </li>

<li> Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu, Virendra Singh, "On Securing Scan Design from
Scan-Based Side-Channel Attacks", 26th IEEE Asian Test Symposium (ATS)}, 2017, Taipei, Taiwan, November
27-30, 2017. DOI: \url{TBA}. </li>

<h4> 2016 </h4>

<li> Binod Kumar, Ankit Jindal, Boda Nehru, Brajesh Pandey, Jaynarayan Tudu and Virendra Singh,
 "A Technique for Low Power, Stuck-at Fault Diagnosable and Reconfigurable Scan Architecture",
IEEE East-West Design and Test Symposium (EWDTS) 2016, Yerevan, Armenia, October 14-17, 2016. 
<a href=http://doi.org/10.1109/EWDTS.2016.7807675>DOI</a>. </li> 

<li> Satyadev Ahlawat, Jaynarayan Tudu, Anzhela Matrosova, and Virendra Singh, "A High Performance Scan
Flip-Flop Design for Serial and Mixed Mode Scan Test", IEEE International Symposium on On-Line Testing
and Robust System Design (IOLTS) 2016, Catalunya, Spain, 4-6 July, 2016, pp. 233-238.
<a href=https://doi.org/10.1109/IOLTS.2016.7604709>DOI</a>. </li>

<li> Jaynarayan Tudu, "JSCAN: A Joint-scan DFT Architecture to Minimize Test Time, Data Volume, and Test
Power", 20th IEEE International Symposium on VLSI Design and Test (VDAT) 2016},
Guwahati, India, May 24-27, 2016. <a href=https://doi.org/10.1109/ISVDAT.2016.8064866>DOI</a>. </li>

<li> Jaynarayan Tudu and Satyadev Ahlawat, "Guided Shifting of Test Pattern to Minimize Test Time in Serial
Scan", 20th IEEE International Symposium on VLSI Design and Test (VDAT) 2016},
Guwahati, India, May 24-27, 2016. <a href=https://doi.org/10.1109/ISVDAT.2016.8064851>DOI</a>. </li> 

<li> Satyadev Ahlawat and Jaynarayan Tudu, "On Minimization of Test Power through Modified Scan
Flip-flop", 20th IEEE International Symposium on VLSI Design and Test (VDAT) 2016},
Guwahati, India, May 24-27, 2016. <a href=https://doi.org/10.1109/ISVDAT.2016.8064878>DOI</a>. </li>

<li> Binod Kumar, Boda Nehru, Brajesh Pandey, and Jaynarayan Tudu, "Skip-scan: A Methodology for Test Time
Reduction", 20th IEEE International Symposium on VLSI Design and Test (VDAT) 2016}, Guwahati, India,
May 24-27, 2016. <a href=https://doi.org/10.1109/ISVDAT.2016.8064869>DOI</a>. </li> 

<li> Rohini Gulve, Nihar Hage, and Jaynarayan Tudu, "On Determination of Instantaneous Peak and Cycle Peak
Switching using ILP", 20th IEEE International Symposium on VLSI Design and Test (VDAT) 2016},
Guwahati, India, May 24-27, 2016. <a href=https://doi.org/10.1109/ISVDAT.2016.8064881>DOI</a>. </li>

<h4> 2015 </h4>

<li> Satyadev Ahlawat, Jaynarayan Tudu, Anzhela Matrosava, Virendra Singh, "A New Scan Flip Flop Design to Eliminate
Performance Penalty of Scan", 24th IEEE Asian Test Symposium (ATS) 2015}, Mumbai, India, Nov 22-25,
2015. <a href=https://doi.org/10.1109/ATS.2015.12>DOI</a>. </li>

<h4> 2013 </h4>
<li> Jaynarayan Tudu, Deepak Malani, Virendra Singh, "Level-Accurate Peak Activity Estimation in
Combinational Circuit Using BILP", 17th International Symposium on VLSI Design and
Test(VDAT), 2013}, Jaipur, India. Communication in Computer and Information Science, Springer, Vol.
382, pp. 345-352. <a href=https://doi.org/10.1007/978-3-642-42024-5\_41>DOI</a>. </li>

<h4> 2012 </h4>
<li> Jaynarayan Tudu, Deepak Malani, and Virendra Singh, "ILP Based Approach for Input Vector Controlled
Toggle Maximization in Combinational Circuits", 16th International Symposium on VLSI Design and Test (VDAT)
2012}, Kolkata, India, July 2012. Lecture Notes in Computer Science, vol 7373, Springer, Berlin, Heidelberg, pp. 172-179.
<a href=https://doi.org/10.1007/978-3-642-31494-0\_20>DOI</a>. </li> 

<h4> 2010 </h4>
<li> Jaynarayan Tudu, Erik Larsson, Virendra Singh, and Hideo Fujiwara, "Scan Cell Reordering to Minimize
Peak Power During Test Cycle: A Graph-theoretic Approach", 15th IEEE European Test Symposium (ETS)
2010}, Prague, Czech Rep., May 24-28, 2010. <a href=https://doi.org/10.1109/ETSYM.2010.5512732>DOI</a>. </li>

<li> Jaynarayan Tudu, Erik Larsson, Virendra Singh, and Hideo Fujiwara, "Graph-theoretic Approach for Scan
Cell Reordering to Minimize Peak Shift Power", 20th ACM Great Lake Symposium on VLSI (GLSVLSI) 2010},
Providence, Rhode Island, USA, May 16-18, 2010. <a href=https://doi.org/10.1145/1785481.1785499>DOI</a>. </li>

<h4> 2009 </h4>
<li> Jaynarayan Tudu, Erik Larsson, Virendra Singh, and Adit Singh, "Capture Power Reduction for Modular
System-on-Chip Test", IEEE/VSI VLSI Design and Test Symposium (VDAT), Bangalore, India, July, 2009.
DOI: Not available. </li>

<li> Jaynarayan Tudu, Erik Larsson, Virendra Singh, and Vishwani D. Agrawal, "On Minimization of Peak Power
during SoC Test", 14th IEEE European Test Symposium (ETS) 2009}, Seville, Spain, May 24-29, 2009. 
<a href=https://doi.org/10.1109/ETS.2009.36>DOI</a>.  </li>

<li> Pramod Subramanyan, Ram Rakesh Jangir, Jaynarayan Tudu, Erik Larsson, and Virendra Singh, "Generation
of Minimum Leakage Input Vectors with Constrained NBTI Degradation",\textit{IEEE East-West Design and Test
Symposium (EWDTS) 2009}, Moscow, Russia, September 2009. DOI: Not Available.  </li>

</ul>

<h3> Workshops </h3>

<ul style="list-style-type:circle;">
<li> Binod Kumar, Ankit Jindal, Jaynarayan Tudu, and Brajesh Pandey, "An Integrated solution for
manufacturing testing and post silicon validation", 8th IEEE International Workshop on Reliability Aware
System Design and Test (RASDAT) 2017, Hyderabad, Jan 2017. </li>

<li> Binod Kumar, Ankit Jindal, Jaynarayan Tudu and Virendra Singh, "A Methodology For
Post-Silicon Debug Utilizing Progressive Random Access Scan Architecture", 
17th IEEE Workshop on RTL and High Level Testing 
(WRTLT) 2016}, Hiroshima, Japan, November 24-25, 2016. </li>

<li> Jaynarayan Tudu and Virendra Singh, "Guided shifting of test patterns to minimize the test time in
serial scan", 15th IEEE Workshop on RTL and High Level Testing (WRTLT14) 2014, Hangzhou, China, Nov 2014.
</li>

<li> Satdev Ahlawat, Jaynarayan Tudu, Virendra Singh, Shashidhar Bapat, and Karthik Madhugiri, "Low power
scan flip-flop design to eliminate output gating overhead for critical paths", IEEE Intnl Workshop
on Reliability Aware System Design and Test (RASDAT) 2012, Hyderabad, India, Jan 2012. </li>


<li> Satdev Ahlawat, Ashok Suhag, Jaynarayan Tudu, and Virendra Singh, "Power aware scan flip-flop design
for scan test", 13th IEEE Workshop on RTL and High Level testing (WRTLT) 2012, Niigata, Japan, Nov 2012.
</li>

<li> Jaynarayan Tudu, Erik Larsson, and Virendra Singh, "Test Scheduling of Modular System-on-chip Under
Capture Power Constraints", 11th IEEE Workshop on RTL and High Level Test (WRTLT) 2010}, Shanghai,
China, December 2010. </li>

<li> Jaynarayan Tudu, Erik Larsson, Virendra Singh, and Hideo Fujiwara, "Scan Cells Reordering to Minimize Peak
Power during Scan Testing of SoC", IEEE WRTLT 09, Hong Kong, Nov. 2009. </li>

</ul>
<hr>

</body>
</html> 


