===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.2750 seconds

  ----Wall Time----  ----Name----
    4.8519 ( 11.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.0383 (  9.8%)    Parse modules
    0.7835 (  1.9%)    Verify circuit
   21.5570 ( 52.2%)  'firrtl.circuit' Pipeline
    1.7330 (  4.2%)    'firrtl.module' Pipeline
    1.6158 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1172 (  0.3%)      LowerCHIRRTLPass
    0.1267 (  0.3%)    InferWidths
    0.9708 (  2.4%)    InferResets
    0.0539 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0912 (  0.2%)    WireDFT
    0.0973 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8743 (  2.1%)    LowerFIRRTLTypes
    8.9252 ( 21.6%)    'firrtl.module' Pipeline
    1.0013 (  2.4%)      ExpandWhens
    0.0225 (  0.1%)      RemoveInvalid
    7.3840 ( 17.9%)      Canonicalizer
    0.5174 (  1.3%)      InferReadWrite
    0.6703 (  1.6%)    Inliner
    1.3281 (  3.2%)    IMConstProp
    0.0742 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0718 (  0.2%)    BlackBoxReader
    0.0718 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4906 ( 13.3%)    'firrtl.module' Pipeline
    5.4906 ( 13.3%)      Canonicalizer
    0.5181 (  1.3%)    RemoveUnusedPorts
    0.0714 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5032 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4614 ( 10.8%)  LowerFIRRTLToHW
    0.0718 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.8280 ( 11.7%)  'hw.module' Pipeline
    1.0618 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.0137 (  7.3%)    Canonicalizer
    0.7525 (  1.8%)    HWCleanup
    0.9552 (  2.3%)  'hw.module' Pipeline
    0.0899 (  0.2%)    HWLegalizeModules
    0.8653 (  2.1%)    PrettifyVerilog
    4.3898 ( 10.6%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   41.2750 (100.0%)  Total

{
  totalTime: 41.305,
  maxMemory: 741462016
}
