
PWM_Generation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000094c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ad4  08000adc  00010adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000ad4  08000ad4  00010ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000ad8  08000ad8  00010ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010adc  2**0
                  CONTENTS
  7 .bss          00000028  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000028  20000028  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010adc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000453d  00000000  00000000  00010b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000935  00000000  00000000  00015049  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000005e8  00000000  00000000  00015980  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000580  00000000  00000000  00015f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001bc9  00000000  00000000  000164e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001ccf  00000000  00000000  000180b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00019d80  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000019dc  00000000  00000000  00019dfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001b7d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000abc 	.word	0x08000abc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000abc 	.word	0x08000abc

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
 80002f0:	4613      	mov	r3, r2
 80002f2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80002f4:	2300      	movs	r3, #0
 80002f6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80002fc:	787a      	ldrb	r2, [r7, #1]
 80002fe:	887b      	ldrh	r3, [r7, #2]
 8000300:	f003 0307 	and.w	r3, r3, #7
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	fa02 f303 	lsl.w	r3, r2, r3
 800030a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800030c:	887b      	ldrh	r3, [r7, #2]
 800030e:	08db      	lsrs	r3, r3, #3
 8000310:	b29b      	uxth	r3, r3
 8000312:	4618      	mov	r0, r3
 8000314:	887b      	ldrh	r3, [r7, #2]
 8000316:	08db      	lsrs	r3, r3, #3
 8000318:	b29b      	uxth	r3, r3
 800031a:	461a      	mov	r2, r3
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	3208      	adds	r2, #8
 8000320:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000324:	887b      	ldrh	r3, [r7, #2]
 8000326:	f003 0307 	and.w	r3, r3, #7
 800032a:	009b      	lsls	r3, r3, #2
 800032c:	210f      	movs	r1, #15
 800032e:	fa01 f303 	lsl.w	r3, r1, r3
 8000332:	43db      	mvns	r3, r3
 8000334:	ea02 0103 	and.w	r1, r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	f100 0208 	add.w	r2, r0, #8
 800033e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000342:	887b      	ldrh	r3, [r7, #2]
 8000344:	08db      	lsrs	r3, r3, #3
 8000346:	b29b      	uxth	r3, r3
 8000348:	461a      	mov	r2, r3
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	3208      	adds	r2, #8
 800034e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	4313      	orrs	r3, r2
 8000356:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000358:	887b      	ldrh	r3, [r7, #2]
 800035a:	08db      	lsrs	r3, r3, #3
 800035c:	b29b      	uxth	r3, r3
 800035e:	461a      	mov	r2, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	3208      	adds	r2, #8
 8000364:	68b9      	ldr	r1, [r7, #8]
 8000366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800036a:	bf00      	nop
 800036c:	3714      	adds	r7, #20
 800036e:	46bd      	mov	sp, r7
 8000370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000374:	4770      	bx	lr
	...

08000378 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	460b      	mov	r3, r1
 8000382:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000384:	78fb      	ldrb	r3, [r7, #3]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d006      	beq.n	8000398 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800038a:	490a      	ldr	r1, [pc, #40]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800038e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4313      	orrs	r3, r2
 8000394:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000396:	e006      	b.n	80003a6 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000398:	4906      	ldr	r1, [pc, #24]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <RCC_AHB1PeriphClockCmd+0x3c>)
 800039c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	43db      	mvns	r3, r3
 80003a2:	4013      	ands	r3, r2
 80003a4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	40023800 	.word	0x40023800

080003b8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	460b      	mov	r3, r1
 80003c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003c4:	78fb      	ldrb	r3, [r7, #3]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d006      	beq.n	80003d8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80003ca:	490a      	ldr	r1, [pc, #40]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003cc:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	4313      	orrs	r3, r2
 80003d4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80003d6:	e006      	b.n	80003e6 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80003d8:	4906      	ldr	r1, [pc, #24]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003da:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <RCC_APB1PeriphClockCmd+0x3c>)
 80003dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	43db      	mvns	r3, r3
 80003e2:	4013      	ands	r3, r2
 80003e4:	640b      	str	r3, [r1, #64]	; 0x40
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	40023800 	.word	0x40023800

080003f8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000402:	2300      	movs	r3, #0
 8000404:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a29      	ldr	r2, [pc, #164]	; (80004b4 <TIM_TimeBaseInit+0xbc>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d013      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	4a28      	ldr	r2, [pc, #160]	; (80004b8 <TIM_TimeBaseInit+0xc0>)
 8000418:	4293      	cmp	r3, r2
 800041a:	d00f      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000422:	d00b      	beq.n	800043c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a25      	ldr	r2, [pc, #148]	; (80004bc <TIM_TimeBaseInit+0xc4>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d007      	beq.n	800043c <TIM_TimeBaseInit+0x44>
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a24      	ldr	r2, [pc, #144]	; (80004c0 <TIM_TimeBaseInit+0xc8>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d003      	beq.n	800043c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a23      	ldr	r2, [pc, #140]	; (80004c4 <TIM_TimeBaseInit+0xcc>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d108      	bne.n	800044e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800043c:	89fb      	ldrh	r3, [r7, #14]
 800043e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000442:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	885a      	ldrh	r2, [r3, #2]
 8000448:	89fb      	ldrh	r3, [r7, #14]
 800044a:	4313      	orrs	r3, r2
 800044c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a1d      	ldr	r2, [pc, #116]	; (80004c8 <TIM_TimeBaseInit+0xd0>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d00c      	beq.n	8000470 <TIM_TimeBaseInit+0x78>
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4a1c      	ldr	r2, [pc, #112]	; (80004cc <TIM_TimeBaseInit+0xd4>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d008      	beq.n	8000470 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800045e:	89fb      	ldrh	r3, [r7, #14]
 8000460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000464:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	891a      	ldrh	r2, [r3, #8]
 800046a:	89fb      	ldrh	r3, [r7, #14]
 800046c:	4313      	orrs	r3, r2
 800046e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	89fa      	ldrh	r2, [r7, #14]
 8000474:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	685a      	ldr	r2, [r3, #4]
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	881a      	ldrh	r2, [r3, #0]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <TIM_TimeBaseInit+0xbc>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d003      	beq.n	8000496 <TIM_TimeBaseInit+0x9e>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	4a09      	ldr	r2, [pc, #36]	; (80004b8 <TIM_TimeBaseInit+0xc0>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d104      	bne.n	80004a0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	7a9b      	ldrb	r3, [r3, #10]
 800049a:	b29a      	uxth	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2201      	movs	r2, #1
 80004a4:	829a      	strh	r2, [r3, #20]
}
 80004a6:	bf00      	nop
 80004a8:	3714      	adds	r7, #20
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	40010000 	.word	0x40010000
 80004b8:	40010400 	.word	0x40010400
 80004bc:	40000400 	.word	0x40000400
 80004c0:	40000800 	.word	0x40000800
 80004c4:	40000c00 	.word	0x40000c00
 80004c8:	40001000 	.word	0x40001000
 80004cc:	40001400 	.word	0x40001400

080004d0 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	881b      	ldrh	r3, [r3, #0]
 80004e4:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 80004e6:	89fb      	ldrh	r3, [r7, #14]
 80004e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80004ec:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80004ee:	89fa      	ldrh	r2, [r7, #14]
 80004f0:	887b      	ldrh	r3, [r7, #2]
 80004f2:	4313      	orrs	r3, r2
 80004f4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	89fa      	ldrh	r2, [r7, #14]
 80004fa:	801a      	strh	r2, [r3, #0]
}
 80004fc:	bf00      	nop
 80004fe:	3714      	adds	r7, #20
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr

08000508 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	460b      	mov	r3, r1
 8000512:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000514:	78fb      	ldrb	r3, [r7, #3]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d008      	beq.n	800052c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	881b      	ldrh	r3, [r3, #0]
 800051e:	b29b      	uxth	r3, r3
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	b29a      	uxth	r2, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800052a:	e007      	b.n	800053c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	881b      	ldrh	r3, [r3, #0]
 8000530:	b29b      	uxth	r3, r3
 8000532:	f023 0301 	bic.w	r3, r3, #1
 8000536:	b29a      	uxth	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	801a      	strh	r2, [r3, #0]
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	817b      	strh	r3, [r7, #10]
 8000556:	2300      	movs	r3, #0
 8000558:	81fb      	strh	r3, [r7, #14]
 800055a:	2300      	movs	r3, #0
 800055c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	8c1b      	ldrh	r3, [r3, #32]
 8000562:	b29b      	uxth	r3, r3
 8000564:	f023 0301 	bic.w	r3, r3, #1
 8000568:	b29a      	uxth	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	8c1b      	ldrh	r3, [r3, #32]
 8000572:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	889b      	ldrh	r3, [r3, #4]
 8000578:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	8b1b      	ldrh	r3, [r3, #24]
 800057e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000580:	897b      	ldrh	r3, [r7, #10]
 8000582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000586:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000588:	897b      	ldrh	r3, [r7, #10]
 800058a:	f023 0303 	bic.w	r3, r3, #3
 800058e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	881a      	ldrh	r2, [r3, #0]
 8000594:	897b      	ldrh	r3, [r7, #10]
 8000596:	4313      	orrs	r3, r2
 8000598:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800059a:	89fb      	ldrh	r3, [r7, #14]
 800059c:	f023 0302 	bic.w	r3, r3, #2
 80005a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	899a      	ldrh	r2, [r3, #12]
 80005a6:	89fb      	ldrh	r3, [r7, #14]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	885a      	ldrh	r2, [r3, #2]
 80005b0:	89fb      	ldrh	r3, [r7, #14]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	4a1e      	ldr	r2, [pc, #120]	; (8000634 <TIM_OC1Init+0xec>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d003      	beq.n	80005c6 <TIM_OC1Init+0x7e>
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4a1d      	ldr	r2, [pc, #116]	; (8000638 <TIM_OC1Init+0xf0>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d123      	bne.n	800060e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80005c6:	89fb      	ldrh	r3, [r7, #14]
 80005c8:	f023 0308 	bic.w	r3, r3, #8
 80005cc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	89da      	ldrh	r2, [r3, #14]
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80005d8:	89fb      	ldrh	r3, [r7, #14]
 80005da:	f023 0304 	bic.w	r3, r3, #4
 80005de:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	889a      	ldrh	r2, [r3, #4]
 80005e4:	89fb      	ldrh	r3, [r7, #14]
 80005e6:	4313      	orrs	r3, r2
 80005e8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80005ea:	89bb      	ldrh	r3, [r7, #12]
 80005ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005f0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80005f2:	89bb      	ldrh	r3, [r7, #12]
 80005f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80005f8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	8a1a      	ldrh	r2, [r3, #16]
 80005fe:	89bb      	ldrh	r3, [r7, #12]
 8000600:	4313      	orrs	r3, r2
 8000602:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	8a5a      	ldrh	r2, [r3, #18]
 8000608:	89bb      	ldrh	r3, [r7, #12]
 800060a:	4313      	orrs	r3, r2
 800060c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	89ba      	ldrh	r2, [r7, #12]
 8000612:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	897a      	ldrh	r2, [r7, #10]
 8000618:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	689a      	ldr	r2, [r3, #8]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	89fa      	ldrh	r2, [r7, #14]
 8000626:	841a      	strh	r2, [r3, #32]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	40010000 	.word	0x40010000
 8000638:	40010400 	.word	0x40010400

0800063c <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	8b1b      	ldrh	r3, [r3, #24]
 800066c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800066e:	89fb      	ldrh	r3, [r7, #14]
 8000670:	f023 0308 	bic.w	r3, r3, #8
 8000674:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000676:	89fa      	ldrh	r2, [r7, #14]
 8000678:	887b      	ldrh	r3, [r7, #2]
 800067a:	4313      	orrs	r3, r2
 800067c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	89fa      	ldrh	r2, [r7, #14]
 8000682:	831a      	strh	r2, [r3, #24]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <main>:
TIM_TimeBaseInitTypeDef tim_init;
void GPIO_Config();
void TimPwmConfig();

int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
	GPIO_Config();
 8000696:	f000 f867 	bl	8000768 <GPIO_Config>
	TimPwmConfig();
 800069a:	f000 f88d 	bl	80007b8 <TimPwmConfig>
  while (1)
  {
	  TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Enable);
 800069e:	2108      	movs	r1, #8
 80006a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006a4:	f7ff ffd8 	bl	8000658 <TIM_OC1PreloadConfig>
	  for(int i = 0 ; i<16000000;++i);
 80006a8:	2300      	movs	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	e002      	b.n	80006b4 <main+0x24>
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	3301      	adds	r3, #1
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4a29      	ldr	r2, [pc, #164]	; (800075c <main+0xcc>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	ddf8      	ble.n	80006ae <main+0x1e>
	  TIM_SetCompare1(TIM2,tim_init.TIM_Period * 50/100);
 80006bc:	4b28      	ldr	r3, [pc, #160]	; (8000760 <main+0xd0>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	2232      	movs	r2, #50	; 0x32
 80006c2:	fb02 f303 	mul.w	r3, r2, r3
 80006c6:	4a27      	ldr	r2, [pc, #156]	; (8000764 <main+0xd4>)
 80006c8:	fba2 2303 	umull	r2, r3, r2, r3
 80006cc:	095b      	lsrs	r3, r3, #5
 80006ce:	4619      	mov	r1, r3
 80006d0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006d4:	f7ff ffb2 	bl	800063c <TIM_SetCompare1>
	  TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Enable);
 80006d8:	2108      	movs	r1, #8
 80006da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006de:	f7ff ffbb 	bl	8000658 <TIM_OC1PreloadConfig>
	  for(int i = 0 ; i<16000000;++i);
 80006e2:	2300      	movs	r3, #0
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	e002      	b.n	80006ee <main+0x5e>
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	3301      	adds	r3, #1
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	4a1a      	ldr	r2, [pc, #104]	; (800075c <main+0xcc>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	ddf8      	ble.n	80006e8 <main+0x58>
	  TIM_SetCompare1(TIM2,tim_init.TIM_Period * 100/100);
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <main+0xd0>)
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	2264      	movs	r2, #100	; 0x64
 80006fc:	fb02 f303 	mul.w	r3, r2, r3
 8000700:	4a18      	ldr	r2, [pc, #96]	; (8000764 <main+0xd4>)
 8000702:	fba2 2303 	umull	r2, r3, r2, r3
 8000706:	095b      	lsrs	r3, r3, #5
 8000708:	4619      	mov	r1, r3
 800070a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800070e:	f7ff ff95 	bl	800063c <TIM_SetCompare1>
	  TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Enable);
 8000712:	2108      	movs	r1, #8
 8000714:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000718:	f7ff ff9e 	bl	8000658 <TIM_OC1PreloadConfig>
	  for(int i = 0 ; i<16000000;++i);
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	e002      	b.n	8000728 <main+0x98>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3301      	adds	r3, #1
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a0c      	ldr	r2, [pc, #48]	; (800075c <main+0xcc>)
 800072c:	4293      	cmp	r3, r2
 800072e:	ddf8      	ble.n	8000722 <main+0x92>
	  TIM_SetCompare1(TIM2,tim_init.TIM_Period * 0/100);
 8000730:	2100      	movs	r1, #0
 8000732:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000736:	f7ff ff81 	bl	800063c <TIM_SetCompare1>
	  TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Enable);
 800073a:	2108      	movs	r1, #8
 800073c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000740:	f7ff ff8a 	bl	8000658 <TIM_OC1PreloadConfig>
	  for(int i = 0 ; i<16000000;++i);
 8000744:	2300      	movs	r3, #0
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	e002      	b.n	8000750 <main+0xc0>
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	3301      	adds	r3, #1
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	4a02      	ldr	r2, [pc, #8]	; (800075c <main+0xcc>)
 8000754:	4293      	cmp	r3, r2
 8000756:	ddf8      	ble.n	800074a <main+0xba>
	  TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Enable);
 8000758:	e7a1      	b.n	800069e <main+0xe>
 800075a:	bf00      	nop
 800075c:	00f423ff 	.word	0x00f423ff
 8000760:	2000001c 	.word	0x2000001c
 8000764:	51eb851f 	.word	0x51eb851f

08000768 <GPIO_Config>:
  }
}


void GPIO_Config()
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 800076e:	2101      	movs	r1, #1
 8000770:	2001      	movs	r0, #1
 8000772:	f7ff fe01 	bl	8000378 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	memset(&GPIO_InitStruct,0,sizeof(GPIO_InitStruct));
 8000776:	463b      	mov	r3, r7
 8000778:	2208      	movs	r2, #8
 800077a:	2100      	movs	r1, #0
 800077c:	4618      	mov	r0, r3
 800077e:	f000 f995 	bl	8000aac <memset>

	GPIO_PinAFConfig(GPIOA,GPIO_PinSource0,GPIO_AF_TIM2);
 8000782:	2201      	movs	r2, #1
 8000784:	2100      	movs	r1, #0
 8000786:	480b      	ldr	r0, [pc, #44]	; (80007b4 <GPIO_Config+0x4c>)
 8000788:	f7ff fdac 	bl	80002e4 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800078c:	2302      	movs	r3, #2
 800078e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000790:	2300      	movs	r3, #0
 8000792:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8000794:	2301      	movs	r3, #1
 8000796:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800079c:	2303      	movs	r3, #3
 800079e:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 80007a0:	463b      	mov	r3, r7
 80007a2:	4619      	mov	r1, r3
 80007a4:	4803      	ldr	r0, [pc, #12]	; (80007b4 <GPIO_Config+0x4c>)
 80007a6:	f7ff fd0f 	bl	80001c8 <GPIO_Init>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40020000 	.word	0x40020000

080007b8 <TimPwmConfig>:


void TimPwmConfig()
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 80007be:	2101      	movs	r1, #1
 80007c0:	2001      	movs	r0, #1
 80007c2:	f7ff fdf9 	bl	80003b8 <RCC_APB1PeriphClockCmd>


	TIM_OCInitTypeDef pwm_init={0};
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
	//memset(&tim_init,0,sizeof(tim_init));

	tim_init.TIM_ClockDivision = TIM_CKD_DIV1;
 80007d4:	4b1c      	ldr	r3, [pc, #112]	; (8000848 <TimPwmConfig+0x90>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	811a      	strh	r2, [r3, #8]
	tim_init.TIM_CounterMode = TIM_CounterMode_Up;
 80007da:	4b1b      	ldr	r3, [pc, #108]	; (8000848 <TimPwmConfig+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	805a      	strh	r2, [r3, #2]
	tim_init.TIM_Period = 1000-1;
 80007e0:	4b19      	ldr	r3, [pc, #100]	; (8000848 <TimPwmConfig+0x90>)
 80007e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007e6:	605a      	str	r2, [r3, #4]
	tim_init.TIM_Prescaler = 15 ;
 80007e8:	4b17      	ldr	r3, [pc, #92]	; (8000848 <TimPwmConfig+0x90>)
 80007ea:	220f      	movs	r2, #15
 80007ec:	801a      	strh	r2, [r3, #0]
	tim_init.TIM_RepetitionCounter = 0;
 80007ee:	4b16      	ldr	r3, [pc, #88]	; (8000848 <TimPwmConfig+0x90>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	729a      	strb	r2, [r3, #10]

	TIM_TimeBaseInit(TIM2,&tim_init);
 80007f4:	4914      	ldr	r1, [pc, #80]	; (8000848 <TimPwmConfig+0x90>)
 80007f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80007fa:	f7ff fdfd 	bl	80003f8 <TIM_TimeBaseInit>

	TIM_CounterModeConfig(TIM2,TIM_CounterMode_Up);
 80007fe:	2100      	movs	r1, #0
 8000800:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000804:	f7ff fe64 	bl	80004d0 <TIM_CounterModeConfig>

	pwm_init.TIM_OCMode = TIM_OCMode_PWM1;
 8000808:	2360      	movs	r3, #96	; 0x60
 800080a:	80bb      	strh	r3, [r7, #4]
	pwm_init.TIM_OutputState = TIM_OutputState_Enable;
 800080c:	2301      	movs	r3, #1
 800080e:	80fb      	strh	r3, [r7, #6]
	pwm_init.TIM_Pulse = tim_init.TIM_Period * 25/100;
 8000810:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <TimPwmConfig+0x90>)
 8000812:	685a      	ldr	r2, [r3, #4]
 8000814:	4613      	mov	r3, r2
 8000816:	009b      	lsls	r3, r3, #2
 8000818:	4413      	add	r3, r2
 800081a:	009a      	lsls	r2, r3, #2
 800081c:	4413      	add	r3, r2
 800081e:	4a0b      	ldr	r2, [pc, #44]	; (800084c <TimPwmConfig+0x94>)
 8000820:	fba2 2303 	umull	r2, r3, r2, r3
 8000824:	095b      	lsrs	r3, r3, #5
 8000826:	60fb      	str	r3, [r7, #12]

	TIM_OC1Init(TIM2,&pwm_init);
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	4619      	mov	r1, r3
 800082c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000830:	f7ff fe8a 	bl	8000548 <TIM_OC1Init>

	TIM_Cmd(TIM2,ENABLE);
 8000834:	2101      	movs	r1, #1
 8000836:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800083a:	f7ff fe65 	bl	8000508 <TIM_Cmd>





}
 800083e:	bf00      	nop
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000001c 	.word	0x2000001c
 800084c:	51eb851f 	.word	0x51eb851f

08000850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000850:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000888 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000854:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000856:	e003      	b.n	8000860 <LoopCopyDataInit>

08000858 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800085a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800085c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800085e:	3104      	adds	r1, #4

08000860 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000860:	480b      	ldr	r0, [pc, #44]	; (8000890 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000862:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000864:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000866:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000868:	d3f6      	bcc.n	8000858 <CopyDataInit>
  ldr  r2, =_sbss
 800086a:	4a0b      	ldr	r2, [pc, #44]	; (8000898 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800086c:	e002      	b.n	8000874 <LoopFillZerobss>

0800086e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800086e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000870:	f842 3b04 	str.w	r3, [r2], #4

08000874 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000876:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000878:	d3f9      	bcc.n	800086e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800087a:	f000 f841 	bl	8000900 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800087e:	f000 f8f1 	bl	8000a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000882:	f7ff ff05 	bl	8000690 <main>
  bx  lr    
 8000886:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000888:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800088c:	08000adc 	.word	0x08000adc
  ldr  r0, =_sdata
 8000890:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000894:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000898:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 800089c:	20000028 	.word	0x20000028

080008a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008a0:	e7fe      	b.n	80008a0 <ADC_IRQHandler>

080008a2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <HardFault_Handler+0x4>

080008b6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <MemManage_Handler+0x4>

080008bc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <BusFault_Handler+0x4>

080008c2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80008c6:	e7fe      	b.n	80008c6 <UsageFault_Handler+0x4>

080008c8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000904:	4a16      	ldr	r2, [pc, #88]	; (8000960 <SystemInit+0x60>)
 8000906:	4b16      	ldr	r3, [pc, #88]	; (8000960 <SystemInit+0x60>)
 8000908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800090c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000910:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000914:	4a13      	ldr	r2, [pc, #76]	; (8000964 <SystemInit+0x64>)
 8000916:	4b13      	ldr	r3, [pc, #76]	; (8000964 <SystemInit+0x64>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000920:	4b10      	ldr	r3, [pc, #64]	; (8000964 <SystemInit+0x64>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000926:	4a0f      	ldr	r2, [pc, #60]	; (8000964 <SystemInit+0x64>)
 8000928:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <SystemInit+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000930:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000934:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000936:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <SystemInit+0x64>)
 8000938:	4a0b      	ldr	r2, [pc, #44]	; (8000968 <SystemInit+0x68>)
 800093a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800093c:	4a09      	ldr	r2, [pc, #36]	; (8000964 <SystemInit+0x64>)
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <SystemInit+0x64>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000946:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000948:	4b06      	ldr	r3, [pc, #24]	; (8000964 <SystemInit+0x64>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800094e:	f000 f80d 	bl	800096c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000952:	4b03      	ldr	r3, [pc, #12]	; (8000960 <SystemInit+0x60>)
 8000954:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000958:	609a      	str	r2, [r3, #8]
#endif
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	e000ed00 	.word	0xe000ed00
 8000964:	40023800 	.word	0x40023800
 8000968:	24003010 	.word	0x24003010

0800096c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	2300      	movs	r3, #0
 8000978:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800097a:	4a36      	ldr	r2, [pc, #216]	; (8000a54 <SetSysClock+0xe8>)
 800097c:	4b35      	ldr	r3, [pc, #212]	; (8000a54 <SetSysClock+0xe8>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000984:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000986:	4b33      	ldr	r3, [pc, #204]	; (8000a54 <SetSysClock+0xe8>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800098e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	3301      	adds	r3, #1
 8000994:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d103      	bne.n	80009a4 <SetSysClock+0x38>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80009a2:	d1f0      	bne.n	8000986 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80009a4:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <SetSysClock+0xe8>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d002      	beq.n	80009b6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80009b0:	2301      	movs	r3, #1
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	e001      	b.n	80009ba <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80009b6:	2300      	movs	r3, #0
 80009b8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d142      	bne.n	8000a46 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80009c0:	4a24      	ldr	r2, [pc, #144]	; (8000a54 <SetSysClock+0xe8>)
 80009c2:	4b24      	ldr	r3, [pc, #144]	; (8000a54 <SetSysClock+0xe8>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ca:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80009cc:	4a22      	ldr	r2, [pc, #136]	; (8000a58 <SetSysClock+0xec>)
 80009ce:	4b22      	ldr	r3, [pc, #136]	; (8000a58 <SetSysClock+0xec>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009d6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80009d8:	4a1e      	ldr	r2, [pc, #120]	; (8000a54 <SetSysClock+0xe8>)
 80009da:	4b1e      	ldr	r3, [pc, #120]	; (8000a54 <SetSysClock+0xe8>)
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80009e0:	4a1c      	ldr	r2, [pc, #112]	; (8000a54 <SetSysClock+0xe8>)
 80009e2:	4b1c      	ldr	r3, [pc, #112]	; (8000a54 <SetSysClock+0xe8>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009ea:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80009ec:	4a19      	ldr	r2, [pc, #100]	; (8000a54 <SetSysClock+0xe8>)
 80009ee:	4b19      	ldr	r3, [pc, #100]	; (8000a54 <SetSysClock+0xe8>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80009f6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <SetSysClock+0xe8>)
 80009fa:	4a18      	ldr	r2, [pc, #96]	; (8000a5c <SetSysClock+0xf0>)
 80009fc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80009fe:	4a15      	ldr	r2, [pc, #84]	; (8000a54 <SetSysClock+0xe8>)
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <SetSysClock+0xe8>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a08:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000a0a:	bf00      	nop
 8000a0c:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <SetSysClock+0xe8>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d0f9      	beq.n	8000a0c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <SetSysClock+0xf4>)
 8000a1a:	f240 7205 	movw	r2, #1797	; 0x705
 8000a1e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000a20:	4a0c      	ldr	r2, [pc, #48]	; (8000a54 <SetSysClock+0xe8>)
 8000a22:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <SetSysClock+0xe8>)
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	f023 0303 	bic.w	r3, r3, #3
 8000a2a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000a2c:	4a09      	ldr	r2, [pc, #36]	; (8000a54 <SetSysClock+0xe8>)
 8000a2e:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <SetSysClock+0xe8>)
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	f043 0302 	orr.w	r3, r3, #2
 8000a36:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8000a38:	bf00      	nop
 8000a3a:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <SetSysClock+0xe8>)
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	f003 030c 	and.w	r3, r3, #12
 8000a42:	2b08      	cmp	r3, #8
 8000a44:	d1f9      	bne.n	8000a3a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000a46:	bf00      	nop
 8000a48:	370c      	adds	r7, #12
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40007000 	.word	0x40007000
 8000a5c:	07405419 	.word	0x07405419
 8000a60:	40023c00 	.word	0x40023c00

08000a64 <__libc_init_array>:
 8000a64:	b570      	push	{r4, r5, r6, lr}
 8000a66:	4e0d      	ldr	r6, [pc, #52]	; (8000a9c <__libc_init_array+0x38>)
 8000a68:	4c0d      	ldr	r4, [pc, #52]	; (8000aa0 <__libc_init_array+0x3c>)
 8000a6a:	1ba4      	subs	r4, r4, r6
 8000a6c:	10a4      	asrs	r4, r4, #2
 8000a6e:	2500      	movs	r5, #0
 8000a70:	42a5      	cmp	r5, r4
 8000a72:	d109      	bne.n	8000a88 <__libc_init_array+0x24>
 8000a74:	4e0b      	ldr	r6, [pc, #44]	; (8000aa4 <__libc_init_array+0x40>)
 8000a76:	4c0c      	ldr	r4, [pc, #48]	; (8000aa8 <__libc_init_array+0x44>)
 8000a78:	f000 f820 	bl	8000abc <_init>
 8000a7c:	1ba4      	subs	r4, r4, r6
 8000a7e:	10a4      	asrs	r4, r4, #2
 8000a80:	2500      	movs	r5, #0
 8000a82:	42a5      	cmp	r5, r4
 8000a84:	d105      	bne.n	8000a92 <__libc_init_array+0x2e>
 8000a86:	bd70      	pop	{r4, r5, r6, pc}
 8000a88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a8c:	4798      	blx	r3
 8000a8e:	3501      	adds	r5, #1
 8000a90:	e7ee      	b.n	8000a70 <__libc_init_array+0xc>
 8000a92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a96:	4798      	blx	r3
 8000a98:	3501      	adds	r5, #1
 8000a9a:	e7f2      	b.n	8000a82 <__libc_init_array+0x1e>
 8000a9c:	08000ad4 	.word	0x08000ad4
 8000aa0:	08000ad4 	.word	0x08000ad4
 8000aa4:	08000ad4 	.word	0x08000ad4
 8000aa8:	08000ad8 	.word	0x08000ad8

08000aac <memset>:
 8000aac:	4402      	add	r2, r0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d100      	bne.n	8000ab6 <memset+0xa>
 8000ab4:	4770      	bx	lr
 8000ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8000aba:	e7f9      	b.n	8000ab0 <memset+0x4>

08000abc <_init>:
 8000abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000abe:	bf00      	nop
 8000ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ac2:	bc08      	pop	{r3}
 8000ac4:	469e      	mov	lr, r3
 8000ac6:	4770      	bx	lr

08000ac8 <_fini>:
 8000ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aca:	bf00      	nop
 8000acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ace:	bc08      	pop	{r3}
 8000ad0:	469e      	mov	lr, r3
 8000ad2:	4770      	bx	lr
