#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000224bd9c2830 .scope module, "rx_core" "rx_core" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /OUTPUT 8 "rx_data_out";
    .port_info 5 /OUTPUT 1 "rx_ready";
    .port_info 6 /OUTPUT 1 "rx_error";
P_00000224bd9c29c0 .param/l "DATA" 1 2 19, C4<10>;
P_00000224bd9c29f8 .param/l "IDLE" 1 2 17, C4<00>;
P_00000224bd9c2a30 .param/l "SAMPLING_TICKS" 0 2 3, +C4<00000000000000000000000000010000>;
P_00000224bd9c2a68 .param/l "START" 1 2 18, C4<01>;
P_00000224bd9c2aa0 .param/l "STOP" 1 2 20, C4<11>;
P_00000224bd9c2ad8 .param/l "STOP_BITS" 0 2 4, +C4<00000000000000000000000000000001>;
P_00000224bd9c2b10 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
v00000224bd9c2e00_0 .var "baud_cnt", 3 0;
o00000224bda09fa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000224bd9c2f70_0 .net "baud_tick", 0 0, o00000224bda09fa8;  0 drivers
v00000224bdafbdb0_0 .var "bit_cnt", 2 0;
o00000224bda0a008 .functor BUFZ 1, C4<z>; HiZ drive
v00000224bd9c2b50_0 .net "clk", 0 0, o00000224bda0a008;  0 drivers
o00000224bda0a038 .functor BUFZ 1, C4<z>; HiZ drive
v00000224bd9c2bf0_0 .net "rst_n", 0 0, o00000224bda0a038;  0 drivers
o00000224bda0a068 .functor BUFZ 1, C4<z>; HiZ drive
v00000224bd9f3100_0 .net "rx", 0 0, o00000224bda0a068;  0 drivers
v00000224bd9f31a0_0 .var "rx_data_out", 7 0;
v00000224bd9f3240_0 .var "rx_error", 0 0;
v00000224bd9f32e0_0 .var "rx_ready", 0 0;
v00000224bd9f3380_0 .var "rx_sync1", 0 0;
v00000224bd9f3420_0 .var "rx_sync2", 0 0;
v00000224bd9f34c0_0 .var "shift_reg", 7 0;
v00000224bd9f3560_0 .var "state", 1 0;
E_00000224bd9e62f0/0 .event negedge, v00000224bd9c2bf0_0;
E_00000224bd9e62f0/1 .event posedge, v00000224bd9c2b50_0;
E_00000224bd9e62f0 .event/or E_00000224bd9e62f0/0, E_00000224bd9e62f0/1;
    .scope S_00000224bd9c2830;
T_0 ;
    %wait E_00000224bd9e62f0;
    %load/vec4 v00000224bd9c2bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224bd9f3380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224bd9f3420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000224bd9f3100_0;
    %assign/vec4 v00000224bd9f3380_0, 0;
    %load/vec4 v00000224bd9f3380_0;
    %assign/vec4 v00000224bd9f3420_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000224bd9c2830;
T_1 ;
    %wait E_00000224bd9e62f0;
    %load/vec4 v00000224bd9c2bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000224bd9f34c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000224bd9f31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224bd9f32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224bd9f3240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224bd9f32e0_0, 0;
    %load/vec4 v00000224bd9f3560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224bd9f3240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000224bd9f34c0_0, 0;
    %load/vec4 v00000224bd9f3420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000224bd9c2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v00000224bd9f3420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224bd9f3240_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
T_1.16 ;
T_1.12 ;
T_1.9 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000224bd9c2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %load/vec4 v00000224bd9f3420_0;
    %load/vec4 v00000224bd9f34c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000224bd9f34c0_0, 0;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %load/vec4 v00000224bdafbdb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v00000224bdafbdb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
T_1.24 ;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
T_1.22 ;
T_1.20 ;
T_1.17 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000224bd9c2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %load/vec4 v00000224bd9f3420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.29, 4;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224bd9f3240_0, 0;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
T_1.30 ;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v00000224bd9c2e00_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
    %load/vec4 v00000224bdafbdb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %load/vec4 v00000224bd9f34c0_0;
    %assign/vec4 v00000224bd9f31a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224bd9f32e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000224bd9f3560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v00000224bdafbdb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000224bdafbdb0_0, 0;
T_1.34 ;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v00000224bd9c2e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000224bd9c2e00_0, 0;
T_1.32 ;
T_1.28 ;
T_1.25 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_ME\RX\RXcore\rx_core.v";
