{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577136645691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577136645699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:30:45 2019 " "Processing started: Mon Dec 23 16:30:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577136645699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577136645699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_29 -c q_8_29 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_29 -c q_8_29" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577136645700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577136646449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577136646449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_29_rtl_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_29_rtl_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_29_rtl_pkg (SystemVerilog) " "Found design unit 1: q_8_29_rtl_pkg (SystemVerilog)" {  } { { "q_8_29_rtl_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577136659530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577136659530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_29_rtl.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_29_rtl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_29_rtl " "Found entity 1: q_8_29_rtl" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577136659535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577136659535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_29_rtl " "Elaborating entity \"q_8_29_rtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577136659589 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dec_out q_8_29_rtl.sv(8) " "Output port \"dec_out\" at q_8_29_rtl.sv(8) has no driver" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577136659593 "|q_8_29_rtl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[0\] GND " "Pin \"dec_out\[0\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[1\] GND " "Pin \"dec_out\[1\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[2\] GND " "Pin \"dec_out\[2\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[3\] GND " "Pin \"dec_out\[3\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[4\] GND " "Pin \"dec_out\[4\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[5\] GND " "Pin \"dec_out\[5\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[6\] GND " "Pin \"dec_out\[6\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_out\[7\] GND " "Pin \"dec_out\[7\]\" is stuck at GND" {  } { { "q_8_29_rtl.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_29_p_8_29/q_8_29_rtl.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577136660188 "|q_8_29_rtl|dec_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577136660188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577136660277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577136660674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577136660674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577136660762 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577136660762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577136660762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577136660762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577136660815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:31:00 2019 " "Processing ended: Mon Dec 23 16:31:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577136660815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577136660815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577136660815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577136660815 ""}
