// Seed: 3117410152
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3 = id_3, id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output tri1  id_4
);
  assign id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  supply1 id_7;
  id_8 :
  assert property (@(posedge 1'b0) id_2)
  else $display;
  wire id_9;
  tri0 id_10 = 1;
  tri1 id_11;
  always @(posedge (1), id_11) $display(id_8, id_7, id_9, 1 & id_9, 1);
endmodule
