Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Mar 11 22:43:26 2020
| Host         : robuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 263 register/latch pins with no clock driven by root clock pin: clk_div/o_50MHz_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 910 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.243        0.000                      0                  376        0.136        0.000                      0                  376        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.243        0.000                      0                  376        0.136        0.000                      0                  376        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 image_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/color_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.239ns (28.832%)  route 5.527ns (71.168%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  image_rom_address_reg[0]/Q
                         net (fo=234, routed)         1.825     7.424    mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.548 r  mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[175]_INST_0/O
                         net (fo=8, routed)           1.379     8.927    graphics_top/display_image/spo[202]
    SLICE_X9Y11          LUT4 (Prop_lut4_I1_O)        0.152     9.079 r  graphics_top/display_image/color_reg[0]_i_293/O
                         net (fo=1, routed)           0.642     9.720    graphics_top/display_image/color_reg[0]_i_293_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.332    10.052 r  graphics_top/display_image/color_reg[0]_i_143/O
                         net (fo=1, routed)           0.000    10.052    graphics_top/display_image/color_reg[0]_i_143_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    10.299 r  graphics_top/display_image/color_reg_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    10.299    graphics_top/display_image/color_reg_reg[0]_i_68_n_0
    SLICE_X8Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    10.397 r  graphics_top/display_image/color_reg_reg[0]_i_26/O
                         net (fo=1, routed)           0.919    11.317    graphics_top/display_image/color_reg_reg[0]_i_26_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.319    11.636 r  graphics_top/display_image/color_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    11.636    graphics_top/display_image/color_reg[0]_i_9_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.214    11.850 r  graphics_top/display_image/color_reg_reg[0]_i_3/O
                         net (fo=1, routed)           0.762    12.612    graphics_top/display_image/color_reg_reg[0]_i_3_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I1_O)        0.297    12.909 r  graphics_top/display_image/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.909    graphics_top/display_image/color_reg0
    SLICE_X2Y18          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.509    14.850    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          FDRE (Setup_fdre_C_D)        0.077    15.152    graphics_top/display_image/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.236ns (22.714%)  route 4.206ns (77.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.748     9.604    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.352     9.956 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.627    10.583    btnL_deb_n_1
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.407    14.665    image_rom_address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.236ns (22.714%)  route 4.206ns (77.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.748     9.604    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.352     9.956 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.627    10.583    btnL_deb_n_1
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.407    14.665    image_rom_address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.236ns (22.714%)  route 4.206ns (77.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.748     9.604    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.352     9.956 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.627    10.583    btnL_deb_n_1
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.407    14.665    image_rom_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.236ns (22.714%)  route 4.206ns (77.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.748     9.604    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.352     9.956 r  btnL_deb/image_rom_address[3]_i_2/O
                         net (fo=4, routed)           0.627    10.583    btnL_deb_n_1
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.407    14.665    image_rom_address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.204ns (22.382%)  route 4.175ns (77.618%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 f  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 f  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 r  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.728     9.584    btnR_deb/o_state_reg_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.320     9.904 r  btnR_deb/image_rom_address[2]_i_1/O
                         net (fo=1, routed)           0.617    10.521    btnR_deb_n_1
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)       -0.263    14.809    image_rom_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.210ns (23.568%)  route 3.924ns (76.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 f  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 r  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 f  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.464     9.320    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.646 r  btnL_deb/image_rom_address[3]_i_1/O
                         net (fo=4, routed)           0.630    10.275    btnL_deb_n_0
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    image_rom_address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.210ns (23.568%)  route 3.924ns (76.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 f  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 r  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 f  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.464     9.320    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.646 r  btnL_deb/image_rom_address[3]_i_1/O
                         net (fo=4, routed)           0.630    10.275    btnL_deb_n_0
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    image_rom_address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.210ns (23.568%)  route 3.924ns (76.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 f  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 r  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 f  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.464     9.320    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.646 r  btnL_deb/image_rom_address[3]_i_1/O
                         net (fo=4, routed)           0.630    10.275    btnL_deb_n_0
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    image_rom_address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 btnR_deb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_rom_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.210ns (23.568%)  route 3.924ns (76.432%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.620     5.141    btnR_deb/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  btnR_deb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     5.659 f  btnR_deb/count_reg[2]/Q
                         net (fo=2, routed)           1.403     7.062    btnR_deb/count_reg[2]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.186 r  btnR_deb/o_state_i_3/O
                         net (fo=1, routed)           0.797     7.984    btnR_deb/o_state_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  btnR_deb/o_state_i_2/O
                         net (fo=2, routed)           0.630     8.738    btnR_deb/o_state_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.118     8.856 f  btnR_deb/image_rom_address[3]_i_4/O
                         net (fo=5, routed)           0.464     9.320    btnL_deb/image_rom_address_reg[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.646 r  btnL_deb/image_rom_address[3]_i_1/O
                         net (fo=4, routed)           0.630    10.275    btnL_deb_n_0
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  image_rom_address_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    image_rom_address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.585     1.468    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graphics_top/display_borders/o_rgb_reg[3]/Q
                         net (fo=1, routed)           0.054     1.663    graphics_top/display_borders/o_rgb[3]
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.708 r  graphics_top/display_borders/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.708    graphics_top/display_borders_n_5
    SLICE_X1Y21          FDRE                                         r  graphics_top/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.854     1.981    graphics_top/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  graphics_top/rgb_reg_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.091     1.572    graphics_top/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.585     1.468    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graphics_top/display_borders/o_rgb_reg[10]/Q
                         net (fo=1, routed)           0.087     1.696    graphics_top/display_borders/o_rgb[10]
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  graphics_top/display_borders/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.741    graphics_top/display_borders_n_2
    SLICE_X1Y21          FDRE                                         r  graphics_top/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.854     1.981    graphics_top/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  graphics_top/rgb_reg_reg[10]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.573    graphics_top/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.585     1.468    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graphics_top/display_borders/o_rgb_reg[11]/Q
                         net (fo=1, routed)           0.115     1.725    graphics_top/display_borders/o_rgb[11]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.045     1.770 r  graphics_top/display_borders/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.770    graphics_top/display_borders_n_1
    SLICE_X0Y22          FDRE                                         r  graphics_top/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.853     1.980    graphics_top/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  graphics_top/rgb_reg_reg[11]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     1.572    graphics_top/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 btnU_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnU_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.583     1.466    btnU_deb/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  btnU_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  btnU_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.116     1.710    btnU_deb/sync_0_reg_n_0
    SLICE_X5Y22          FDRE                                         r  btnU_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.851     1.978    btnU_deb/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  btnU_deb/sync_1_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.016     1.495    btnU_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ss_display/digit_posn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.092%)  route 0.134ns (41.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.554     1.437    ss_display/clk_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  ss_display/digit_posn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  ss_display/digit_posn_reg[0]/Q
                         net (fo=10, routed)          0.134     1.712    ss_display/digit_posn_reg[0]_0[0]
    SLICE_X45Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.757 r  ss_display/digit_posn0/O
                         net (fo=1, routed)           0.000     1.757    ss_display/digit_posn0_n_0
    SLICE_X45Y22         FDSE                                         r  ss_display/o_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.948    ss_display/clk_IBUF_BUFG
    SLICE_X45Y22         FDSE                                         r  ss_display/o_digit_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X45Y22         FDSE (Hold_fdse_C_D)         0.091     1.541    ss_display/o_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/y_trans_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.397%)  route 0.169ns (47.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.585     1.468    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  graphics_top/vga_timing_handler/v_count_reg[4]/Q
                         net (fo=13, routed)          0.169     1.778    graphics_top/vga_timing_handler/v_count[4]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  graphics_top/vga_timing_handler/y_trans[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    graphics_top/display_image/y_trans_reg[7]_0[4]
    SLICE_X2Y19          FDRE                                         r  graphics_top/display_image/y_trans_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.856     1.983    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  graphics_top/display_image/y_trans_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120     1.604    graphics_top/display_image/y_trans_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.586     1.469    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  graphics_top/vga_timing_handler/v_count_reg[3]/Q
                         net (fo=8, routed)           0.133     1.743    graphics_top/vga_timing_handler/v_count[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  graphics_top/vga_timing_handler/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.788    graphics_top/vga_timing_handler/v_count[5]_i_2_n_0
    SLICE_X3Y20          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.855     1.982    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.092     1.561    graphics_top/vga_timing_handler/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 btnL_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnL_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.583     1.466    btnL_deb/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  btnL_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  btnL_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.170     1.777    btnL_deb/sync_0
    SLICE_X5Y22          FDRE                                         r  btnL_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.851     1.978    btnL_deb/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  btnL_deb/sync_1_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.071     1.537    btnL_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 btnR_deb/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnR_deb/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.581     1.464    btnR_deb/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  btnR_deb/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  btnR_deb/sync_0_reg/Q
                         net (fo=1, routed)           0.172     1.777    btnR_deb/sync_0_reg_n_0
    SLICE_X4Y23          FDRE                                         r  btnR_deb/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.849     1.976    btnR_deb/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  btnR_deb/sync_1_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.070     1.534    btnR_deb/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_div/pix_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/pix_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.583     1.466    clk_div/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  clk_div/pix_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div/pix_cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.674    clk_div/pix_cnt[14]
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.820 r  clk_div/pix_cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_div/pix_cnt_reg[15]_i_1_n_5
    SLICE_X5Y21          FDRE                                         r  clk_div/pix_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.852     1.979    clk_div/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  clk_div/pix_cnt_reg[15]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div/pix_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    btnL_deb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    btnL_deb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    btnL_deb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    btnL_deb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    btnL_deb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    btnL_deb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    btnL_deb/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    btnL_deb/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    btnL_deb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/o_50MHz_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    btnL_deb/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    btnL_deb/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    btnL_deb/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    btnL_deb/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    btnL_deb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    btnL_deb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    btnL_deb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    btnL_deb/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    btnL_deb/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    btnL_deb/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    btnL_deb/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    btnL_deb/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    btnL_deb/o_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    btnL_deb/sync_0_reg/C



