/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [25:0] _01_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [35:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z ? celloutsig_1_1z[3] : celloutsig_1_0z[2];
  assign celloutsig_1_6z = ~(in_data[175] & celloutsig_1_0z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z & celloutsig_0_1z);
  assign celloutsig_0_1z = ~(in_data[74] | celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_10z[11] | celloutsig_0_7z[6]);
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_6z) & in_data[27]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_12z[2]));
  always_ff @(negedge clkin_data[160], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 10'h000;
    else _00_ <= { in_data[112:104], celloutsig_1_4z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 26'h0000000;
    else _01_ <= { celloutsig_0_8z[5:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z };
  reg [3:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= celloutsig_0_10z[4:1];
  assign out_data[35:32] = _13_;
  assign celloutsig_1_10z = { _00_[8:1], celloutsig_1_6z, celloutsig_1_8z } === { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_8z[6:2], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_13z } === { in_data[67:52], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_7z, celloutsig_0_8z } > { _01_[6:3], 1'h1, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_17z = celloutsig_1_15z[6:3] < { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[4] & ~(in_data[9]);
  assign celloutsig_1_2z = celloutsig_1_1z[0] & ~(celloutsig_1_1z[5]);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(celloutsig_1_8z);
  assign celloutsig_1_14z = in_data[176:141] % { 1'h1, in_data[160:126] };
  assign celloutsig_0_7z = { in_data[6:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[8:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[75:73], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z } * in_data[41:26];
  assign celloutsig_1_18z = { in_data[178], celloutsig_1_9z, celloutsig_1_12z } != in_data[116:114];
  assign celloutsig_1_0z = - in_data[186:184];
  assign celloutsig_0_3z = ~ in_data[90:80];
  assign celloutsig_1_12z = | { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_4z = celloutsig_1_0z[2] & celloutsig_1_1z[3];
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_4z;
  assign celloutsig_0_14z = celloutsig_0_5z & in_data[49];
  assign celloutsig_1_19z = { celloutsig_1_14z[29], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_17z } >> { in_data[149:144], celloutsig_1_7z };
  assign celloutsig_0_12z = { _01_[23:19], celloutsig_0_5z, celloutsig_0_9z } >> { celloutsig_0_3z[6:1], celloutsig_0_6z };
  assign celloutsig_1_15z = { celloutsig_1_14z[18:7], celloutsig_1_4z } ^ { celloutsig_1_1z[5:3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & in_data[100]) | celloutsig_1_2z);
  assign celloutsig_0_16z = ~((celloutsig_0_2z & celloutsig_0_9z) | celloutsig_0_7z[0]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_7z[8:2];
  assign celloutsig_0_4z = ~((in_data[79] & in_data[48]) | (celloutsig_0_3z[5] & celloutsig_0_0z));
  assign { out_data[128], out_data[102:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z };
endmodule
