 
****************************************
Report : design
        -physical
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:20:35 2022
****************************************

****************************** P&R Summary ********************************
Date : Tue Dec 27 20:20:35 2022
Machine Host Name: c01n10
Working Directory: /bks2/PB20000328/ic_design/apr
Library Name:      systolic_array_APR
Cell Name:         metal_fill_icc.CEL;1
Design Statistics:
    Number of Module Cells:        18541
    Number of Pins:                66242
    Number of IO Pad Cells:        40
    Number of IO Pins:             28
    Number of Nets:                4412
    Average Pins Per Net (Signal): 3.13385

Chip Utilization:
    Total Std Cell Area:           86631.37
    Total Blockage Area:           19194.83
    Total Pad Cell Area:           451600.00
    Core Size:     width 781.20, height 768.32; area 600211.58
    Pad Core Size: width 851.20, height 839.00; area 714156.80
    Chip Size:     width 1091.20, height 1079.00; area 1177404.80
    Std cells utilization:         14.91% 
    Cell/Core Ratio:               14.43%
    Cell/Chip Ratio:               45.71%
    Number of Cell Rows:            196

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	TAPCELLBWP7T	STD	3920
	DCAP8BWP7T	STD	2780
	FILL1BWP7T	STD	2756
	DCAP4BWP7T	STD	2580
	FILL2BWP7T	STD	2202
	DCAP16BWP7T	STD	1887
	DCAP64BWP7T	STD	1170
	DCAPBWP7T	STD	1132
	DCAP32BWP7T	STD	999
	DFQD0BWP7T	STD	652
	FILL4BWP7T	STD	590
	FILL32BWP7T	STD	541
	NR2D1BWP7T	STD	520
	FILL8BWP7T	STD	488
	FILL16BWP7T	STD	487
	OAI21D0BWP7T	STD	407
	AOI22D0BWP7T	STD	366
	FA1D0BWP7T	STD	281
	FILL64BWP7T	STD	228
	ND2D1BWP7T	STD	204
	CKBD1BWP7T	STD	133
	INVD0BWP7T	STD	116
	INVD1BWP7T	STD	112
	DFQD1BWP7T	STD	106
	AN2D1BWP7T	STD	86
	INVD2BWP7T	STD	80
	MAOI22D0BWP7T	STD	58
	XOR4D0BWP7T	STD	40
	AOI21D1BWP7T	STD	40
	BUFFD1P5BWP7T	STD	39
	OAI21D1BWP7T	STD	39
	ND3D0BWP7T	STD	36
	NR3D1BWP7T	STD	36
	XNR4D0BWP7T	STD	34
	AOI22D1BWP7T	STD	32
	AN3D1BWP7T	STD	27
	MOAI22D0BWP7T	STD	26
	XNR3D0BWP7T	STD	23
	CKND1BWP7T	STD	23
	DFQD2BWP7T	STD	23
	MAOI222D2BWP7T	STD	22
	AO22D0BWP7T	STD	21
	ND2D1P5BWP7T	STD	21
	BUFFD2BWP7T	STD	21
	IOA21D0BWP7T	STD	19
	AOI21D0BWP7T	STD	18
	OA21D0BWP7T	STD	18
	OAI31D1BWP7T	STD	18
	ND2D4BWP7T	STD	17
	MOAI22D1BWP7T	STD	16
	IAO21D1BWP7T	STD	15
	MAOI222D1BWP7T	STD	14
	IAO21D0BWP7T	STD	13
	XOR3D0BWP7T	STD	12
	BUFFD1BWP7T	STD	11
	BUFFD5BWP7T	STD	9
	CKND0BWP7T	STD	9
	ND3D1BWP7T	STD	9
	OAI31D2BWP7T	STD	8
	BUFFD3BWP7T	STD	8
	IAO22D2BWP7T	STD	8
	OAI22D1BWP7T	STD	8
	IOA22D2BWP7T	STD	8
	FA1D1BWP7T	STD	7
	IOA22D1BWP7T	STD	7
	ND2D2BWP7T	STD	6
	OAI211D1BWP7T	STD	6
	OA31D0BWP7T	STD	6
	AOI21D2BWP7T	STD	6
	AOI22D2BWP7T	STD	6
	BUFFD0BWP7T	STD	5
	BUFFD4BWP7T	STD	5
	MAOI22D1BWP7T	STD	5
	DEL01BWP7T	STD	5
	AOI211D1BWP7T	STD	4
	OAI211D0BWP7T	STD	4
	IND2D4BWP7T	STD	4
	AOI211XD0BWP7T	STD	4
	CKND2BWP7T	STD	4
	CKND2D2BWP7T	STD	4
	NR3D2BWP7T	STD	4
	CKND10BWP7T	STD	4
	OA32D0BWP7T	STD	3
	AN2D4BWP7T	STD	3
	CKND2D0BWP7T	STD	3
	CKND2D1BWP7T	STD	3
	BUFFD6BWP7T	STD	3
	BUFFD8BWP7T	STD	3
	CKBD0BWP7T	STD	3
	INVD5BWP7T	STD	3
	CKND8BWP7T	STD	3
	NR2XD1BWP7T	STD	3
	INR2XD4BWP7T	STD	3
	NR2D2BWP7T	STD	3
	INVD1P5BWP7T	STD	3
	CKND12BWP7T	STD	3
	NR3D0BWP7T	STD	2
	AO211D0BWP7T	STD	2
	INVD6BWP7T	STD	2
	OA31D1BWP7T	STD	2
	INVD3BWP7T	STD	2
	OR4XD1BWP7T	STD	2
	INVD2P5BWP7T	STD	2
	BUFFD12BWP7T	STD	2
	NR3D4BWP7T	STD	2
	OR2D4BWP7T	STD	2
	OR4D1BWP7T	STD	2
	ND2D5BWP7T	STD	2
	NR2XD3BWP7T	STD	2
	XNR4D1BWP7T	STD	2
	NR2D0BWP7T	STD	2
	NR2XD0BWP7T	STD	2
	CKBD12BWP7T	STD	2
	AOI211D2BWP7T	STD	2
	INVD10BWP7T	STD	2
	OAI22D0BWP7T	STD	1
	DFD0BWP7T	STD	1
	ND2D3BWP7T	STD	1
	OAI21D2BWP7T	STD	1
	AO222D0BWP7T	STD	1
	INR2D1BWP7T	STD	1
	TIEHBWP7T	STD	1
	TIELBWP7T	STD	1
	OA211D0BWP7T	STD	1
	AN4D1BWP7T	STD	1
	IND2D2BWP7T	STD	1
	AN2D0BWP7T	STD	1
	CKBD2BWP7T	STD	1
	DFKCND2BWP7T	STD	1
	INVD4BWP7T	STD	1
	CKND4BWP7T	STD	1
	AOI221D1BWP7T	STD	1
	ND3D4BWP7T	STD	1
	OAI221D2BWP7T	STD	1
	AOI32D1BWP7T	STD	1
	CKND2D4BWP7T	STD	1
	MOAI22D2BWP7T	STD	1
	NR2XD4BWP7T	STD	1
	AN2D2BWP7T	STD	1
	NR2D3BWP7T	STD	1
	CKAN2D0BWP7T	STD	1
	AOI211XD1BWP7T	STD	1
	INVD8BWP7T	STD	1
	OA31D2BWP7T	STD	1
	IOA22D0BWP7T	STD	1
	NR2D2P5BWP7T	STD	1
	INVD12BWP7T	STD	1
	XNR3D1BWP7T	STD	1
	IAO22D1BWP7T	STD	1
	CKBD6BWP7T	STD	1
	PFILLER0005	IO	80
	PFILLER1	IO	40
	PDDW0208CDG	IO	26
	PFILLER10	IO	4
	PVDD2CDG	IO	4
	PVSS3CDG	IO	4
	PVDD1CDG	IO	4
	PFILLER5	IO	4
	PDUW0208SCDG	IO	1
	PDDW0208SCDG	IO	1
	PCORNER		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer METAL1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
    layer METAL2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
    layer METAL5, dir Hor, min width = 0.44, min space = 0.46 pitch = 0.90
     
    Average gCell capacity  1.24	 on layer (1)	 METAL1
    Average gCell capacity  3.99	 on layer (2)	 METAL2
    Average gCell capacity  3.79	 on layer (3)	 METAL3
    Average gCell capacity  6.24	 on layer (4)	 METAL4
    Average gCell capacity  4.33	 on layer (5)	 METAL5
     
    Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
    Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
    Initial. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
    phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
    phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
    phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
    phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
     
    Total Wire Length = 39.65
    Layer METAL1 wire length = 0.00
    Layer METAL2 wire length = 12.51
    Layer METAL3 wire length = 27.14
    Layer METAL4 wire length = 0.00
    Layer METAL5 wire length = 0.00
    Total Number of Contacts = 44
    Via VIA12 count = 23
    Via VIA23 count = 21
    Via VIA34 count = 0
    Via VIA45 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2511

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 226 of 328

    Number of wires with overlap after iteration 1 = 168 of 241

    Total METAL1 wire length: 77.7
    Total METAL2 wire length: 78.3
    Total METAL3 wire length: 70.8
    Total METAL4 wire length: 0.0
    Total METAL5 wire length: 0.0
    Total wire length: 226.7

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2549

Detailed Routing Information:
    

    ---------- Detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 2 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	2
    	Same net spacing : 2
     
    Begin DRC fixing ...

     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:05
    Total Proc Memory(MB): 2507
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4412
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2506
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:05
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:04 total = 0:00:04
    Total Proc Memory(MB): 2549
     
    Cumulative run time upto current stage: Elapsed = 0:00:10 CPU = 0:00:09
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4412
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2549
     
    Cumulative run time upto current stage: Elapsed = 0:00:10 CPU = 0:00:09
    

    ---------- Eco detail route ----------

    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2549
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:12
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4412
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2549
     
    Cumulative run time upto current stage: Elapsed = 0:00:14 CPU = 0:00:12
     
    Total Wire Length =                    383109 micron
    Total Number of Contacts =             32801
    Total Number of Wires =                48362
    Total Number of PtConns =              10446
    Total Number of Routed Wires =       48362
    Total Routed Wire Length =           380561 micron
    Total Number of Routed Contacts =       32801
    	Layer          METAL1 :      16367 micron
    	Layer          METAL2 :     150723 micron
    	Layer          METAL3 :     186506 micron
    	Layer          METAL4 :      29514 micron
    	Layer          METAL5 :          0 micron
    	Via             VIA34 :          6
    	Via         VIA34_2x1 :       1599
    	Via    VIA34(rot)_1x2 :          1
    	Via    VIA34(rot)_2x1 :          9
    	Via         VIA34_1x2 :        152
    	Via             VIA23 :        257
    	Via         VIA23_1x2 :      12603
    	Via    VIA23(rot)_2x1 :          3
    	Via    VIA23(rot)_1x2 :          6
    	Via         VIA23_2x1 :       3003
    	Via             VIA12 :        147
    	Via        VIA12(rot) :          2
    	Via            VIA12V :        216
    	Via       VIA12V(rot) :          5
    	Via         VIA12_2x1 :       2675
    	Via    VIA12(rot)_1x2 :         36
    	Via    VIA12(rot)_2x1 :         50
    	Via         VIA12_1x2 :        873
    	Via   VIA12H(rot)_1x2 :       8048
    	Via        VIA12H_2x1 :        453
    	Via        VIA12H_1x2 :         20
    	Via   VIA12H(rot)_2x1 :       2637
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 98.07% (32168 / 32801 vias)
     
        Layer VIA12      = 97.56% (14792  / 15162   vias)
            Weight 1     = 97.56% (14792   vias)
            Un-optimized =  2.44% (370     vias)
        Layer VIA23      = 98.38% (15615  / 15872   vias)
            Weight 1     = 98.38% (15615   vias)
            Un-optimized =  1.62% (257     vias)
        Layer VIA34      = 99.66% (1761   / 1767    vias)
            Weight 1     = 99.66% (1761    vias)
            Un-optimized =  0.34% (6       vias)
     
      Total double via conversion rate    = 98.07% (32168 / 32801 vias)
     
        Layer VIA12      = 97.56% (14792  / 15162   vias)
        Layer VIA23      = 98.38% (15615  / 15872   vias)
        Layer VIA34      = 99.66% (1761   / 1767    vias)
     
      The optimized via conversion rate based on total routed via count = 98.07% (32168 / 32801 vias)
     
        Layer VIA12      = 97.56% (14792  / 15162   vias)
            Weight 1     = 97.56% (14792   vias)
            Un-optimized =  2.44% (370     vias)
        Layer VIA23      = 98.38% (15615  / 15872   vias)
            Weight 1     = 98.38% (15615   vias)
            Un-optimized =  1.62% (257     vias)
        Layer VIA34      = 99.66% (1761   / 1767    vias)
            Weight 1     = 99.66% (1761    vias)
            Un-optimized =  0.34% (6       vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal3 Wire Length(count):               3223.92(4)
    metal4 Wire Length(count):               3172.16(4)
  ==============================================
    Total Wire Length(count):                6396.08(8)
    Number of via3 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal4 Wire Length(count):              28873.44(36)
  ==============================================
    Total Wire Length(count):               28873.44(36)
    Number of via3 Contacts:             72
  ==============================================
    Total Number of Contacts:       72

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             160864.25(197)
  ==============================================
    Total Wire Length(count):              160864.25(197)
    Number of via1 Contacts:           3940
    Number of via2 Contacts:           3940
    Number of via3 Contacts:           3924
  ==============================================
    Total Number of Contacts:    11804

Signal Wiring Statistics:
    metal1 Wire Length(count):              16394.81(3913)
    metal2 Wire Length(count):             150734.80(31262)
    metal3 Wire Length(count):             186504.40(22263)
    metal4 Wire Length(count):              29513.38(1440)
  ==============================================
    Total Wire Length(count):              383147.40(58878)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)               149	      0.983
        via1          VIA12V(4)               221	       1.46
        via1_1x2      VIA12H(3)              2657	       17.5
        via1_1x2       VIA12(2)               923	       6.09
        via1_2x1      VIA12H(3)              8501	       56.1
        via1_2x1       VIA12(2)              2711	       17.9
 Default via for layer via1:                   2.44%
 Yield-optmized via for layer via1:            97.6%

        via2           VIA23(5)               257	       1.62
        via2_2x1       VIA23(5)              3009	         19
        via2_1x2       VIA23(5)             12606	       79.4
 Default via for layer via2:                   1.62%
 Yield-optmized via for layer via2:            98.4%

        via3           VIA34(6)                 6	       0.34
        via3_1x2       VIA34(6)               161	       9.11
        via3_2x1       VIA34(6)              1600	       90.5
 Default via for layer via3:                   0.34%
 Yield-optmized via for layer via3:            99.7%


 Double Via rate for all layers:           98.1%
  ==============================================
    Total Number of Contacts:    32801

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         16281.22 ( 7.99%)           113.59 ( 0.06%)
    metal2          1047.68 ( 0.51%)        149687.12 (83.39%)
    metal3        186255.52 (91.46%)           248.88 ( 0.14%)
    metal4            60.41 ( 0.03%)         29452.97 (16.41%)
  ==============================================================
    Total         203644.83                 179502.57
1
