# Design01
# 2016-04-23 17:17:45Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_io "Pin_start(0)" iocell 0 7
set_io "Pin_red(0)" iocell 1 6
set_io "Pin_blue(0)" iocell 0 3
set_io "Pin_green(0)" iocell 0 2
set_io "\UART:tx(0)\" iocell 0 5
set_io "\UART:rx(0)\" iocell 0 4
set_io "Pin_wire(0)" iocell 2 7
