============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Jun 16 2025  04:19:42 am
  Module:                 fpga_top
  Operating conditions:   sg13g2_stdcell_typ_1p50V_25C (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Timing
--------

   Clock     Period 
--------------------
clk[0]        946.0 
prog_clk[0] 10000.0 


    Cost      Critical         Violating 
   Group     Path Slack  TNS     Paths   
-----------------------------------------
clk[0]         No paths   0.0            
default            13.9   0.0          0 
prog_clk[0]    No paths   0.0            
-----------------------------------------
Total                     0.0          0 

Instance Count
--------------
Leaf Instance Count             14927 
Physical Instance count             0 
Sequential Instance Count        1478 
Combinational Instance Count    13449 
Hierarchical Instance Count      2243 

Area
----
Cell Area                          186951.391
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    186951.391
Net Area                           207945.800
Total Area (Cell+Physical+Net)     394897.191

Max Fanout                         1458 (padin_prog_clk)
Min Fanout                         0 (padin_pReset)
Average Fanout                     1.9
Terms to net ratio                 3.2071
Terms to instance ratio            3.2395
Runtime                            974.9834579999999 seconds
Elapsed Runtime                    1013 seconds
Genus peak memory usage            1945.47 
Innovus peak memory usage          no_value 
Hostname                           exotic-rhel
