<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p251" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_251{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_251{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_251{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_251{left:539px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.57px;}
#t5_251{left:372px;bottom:1027px;letter-spacing:0.23px;word-spacing:0.59px;}
#t6_251{left:69px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t7_251{left:130px;bottom:978px;}
#t8_251{left:146px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t9_251{left:379px;bottom:978px;}
#ta_251{left:394px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tb_251{left:837px;bottom:972px;letter-spacing:-0.09px;}
#tc_251{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_251{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#te_251{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tf_251{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tg_251{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_251{left:69px;bottom:812px;letter-spacing:0.16px;}
#ti_251{left:150px;bottom:812px;letter-spacing:0.19px;word-spacing:0.03px;}
#tj_251{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_251{left:69px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tl_251{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_251{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_251{left:69px;bottom:712px;letter-spacing:-0.17px;word-spacing:-0.35px;}
#to_251{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_251{left:69px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_251{left:69px;bottom:644px;}
#tr_251{left:95px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_251{left:95px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tt_251{left:69px;bottom:605px;}
#tu_251{left:95px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_251{left:69px;bottom:582px;}
#tw_251{left:95px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_251{left:95px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_251{left:69px;bottom:542px;}
#tz_251{left:95px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_251{left:95px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_251{left:95px;bottom:504px;}
#t12_251{left:121px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_251{left:121px;bottom:487px;letter-spacing:-0.12px;}
#t14_251{left:95px;bottom:463px;}
#t15_251{left:121px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_251{left:121px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t17_251{left:69px;bottom:420px;}
#t18_251{left:95px;bottom:423px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t19_251{left:69px;bottom:397px;}
#t1a_251{left:95px;bottom:400px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1b_251{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_251{left:69px;bottom:357px;}
#t1d_251{left:95px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_251{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1f_251{left:69px;bottom:310px;}
#t1g_251{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_251{left:95px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1i_251{left:95px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_251{left:69px;bottom:253px;}
#t1k_251{left:95px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_251{left:95px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1m_251{left:95px;bottom:223px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_251{left:69px;bottom:197px;}
#t1o_251{left:95px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_251{left:95px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_251{left:95px;bottom:166px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#t1r_251{left:69px;bottom:140px;}
#t1s_251{left:95px;bottom:144px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1t_251{left:95px;bottom:127px;letter-spacing:-0.17px;word-spacing:-0.45px;}

.s1_251{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_251{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_251{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_251{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_251{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_251{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_251{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts251" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg251Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg251" style="-webkit-user-select: none;"><object width="935" height="1210" data="251/251.svg" type="image/svg+xml" id="pdf251" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_251" class="t s1_251">Vol. 1 </span><span id="t2_251" class="t s1_251">10-1 </span>
<span id="t3_251" class="t s2_251">CHAPTER 10 </span>
<span id="t4_251" class="t s2_251">PROGRAMMING WITH INTEL® </span>
<span id="t5_251" class="t s2_251">STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t6_251" class="t s3_251">The Intel </span>
<span id="t7_251" class="t s4_251">® </span>
<span id="t8_251" class="t s3_251">Streaming SIMD Extensions (Intel </span>
<span id="t9_251" class="t s4_251">® </span>
<span id="ta_251" class="t s3_251">SSE) were introduced into the IA-32 architecture in the Pentium </span><span id="tb_251" class="t s5_251">III </span>
<span id="tc_251" class="t s3_251">processor family. These extensions enhance the performance of IA-32 processors for advanced 2-D and 3-D </span>
<span id="td_251" class="t s3_251">graphics, motion video, image processing, speech recognition, audio synthesis, telephony, and video conferencing. </span>
<span id="te_251" class="t s3_251">This chapter describes SSE. Chapter 11, “Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2),” </span>
<span id="tf_251" class="t s3_251">provides information to assist in writing application programs that use Intel SSE2. Chapter 12, “Programming with </span>
<span id="tg_251" class="t s3_251">Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI,” provides this information for Intel SSE3. </span>
<span id="th_251" class="t s6_251">10.1 </span><span id="ti_251" class="t s6_251">OVERVIEW OF INTEL® SSE </span>
<span id="tj_251" class="t s3_251">Intel MMX technology introduced single-instruction multiple-data (SIMD) capability into the IA-32 architecture, </span>
<span id="tk_251" class="t s3_251">with the 64-bit MMX registers, 64-bit packed integer data types, and instructions that allowed SIMD operations to </span>
<span id="tl_251" class="t s3_251">be performed on packed integers. Intel SSE expanded the SIMD execution model by adding facilities for handling </span>
<span id="tm_251" class="t s3_251">packed and scalar single precision floating-point values contained in 128-bit registers. </span>
<span id="tn_251" class="t s3_251">If CPUID.01H:EDX.SSE[bit 25] = 1, Intel SSE is available. </span>
<span id="to_251" class="t s3_251">Intel SSE adds the following features to the IA-32 architecture, while maintaining backward compatibility with all </span>
<span id="tp_251" class="t s3_251">existing IA-32 processors, applications, and operating systems: </span>
<span id="tq_251" class="t s7_251">• </span><span id="tr_251" class="t s3_251">Eight 128-bit data registers (called XMM registers) in non-64-bit modes; 16 XMM registers are available in 64- </span>
<span id="ts_251" class="t s3_251">bit mode. </span>
<span id="tt_251" class="t s7_251">• </span><span id="tu_251" class="t s3_251">The 32-bit MXCSR register, which provides control and status bits for operations performed on XMM registers. </span>
<span id="tv_251" class="t s7_251">• </span><span id="tw_251" class="t s3_251">The 128-bit packed single precision floating-point data type (four IEEE single precision floating-point values </span>
<span id="tx_251" class="t s3_251">packed into a double quadword). </span>
<span id="ty_251" class="t s7_251">• </span><span id="tz_251" class="t s3_251">Instructions that perform SIMD operations on single precision floating-point values and that extend SIMD </span>
<span id="t10_251" class="t s3_251">operations that can be performed on integers: </span>
<span id="t11_251" class="t s3_251">— </span><span id="t12_251" class="t s3_251">128-bit Packed and scalar single precision floating-point instructions that operate on data located in MMX </span>
<span id="t13_251" class="t s3_251">registers. </span>
<span id="t14_251" class="t s3_251">— </span><span id="t15_251" class="t s3_251">64-bit SIMD integer instructions that support additional operations on packed integer operands located in </span>
<span id="t16_251" class="t s3_251">MMX registers. </span>
<span id="t17_251" class="t s7_251">• </span><span id="t18_251" class="t s3_251">Instructions that save and restore the state of the MXCSR register. </span>
<span id="t19_251" class="t s7_251">• </span><span id="t1a_251" class="t s3_251">Instructions that support explicit prefetching of data, control of the cacheability of data, and control the </span>
<span id="t1b_251" class="t s3_251">ordering of store operations. </span>
<span id="t1c_251" class="t s7_251">• </span><span id="t1d_251" class="t s3_251">Extensions to the CPUID instruction. </span>
<span id="t1e_251" class="t s3_251">These features extend the IA-32 architecture’s SIMD programming model in four important ways: </span>
<span id="t1f_251" class="t s7_251">• </span><span id="t1g_251" class="t s3_251">The ability to perform SIMD operations on four packed single precision floating-point values enhances the </span>
<span id="t1h_251" class="t s3_251">performance of IA-32 processors for advanced media and communications applications that use computation- </span>
<span id="t1i_251" class="t s3_251">intensive algorithms to perform repetitive operations on large arrays of simple, native data elements. </span>
<span id="t1j_251" class="t s7_251">• </span><span id="t1k_251" class="t s3_251">The ability to perform SIMD single precision floating-point operations in XMM registers and SIMD integer </span>
<span id="t1l_251" class="t s3_251">operations in MMX registers provides greater flexibility and throughput for executing applications that operate </span>
<span id="t1m_251" class="t s3_251">on large arrays of floating-point and integer data. </span>
<span id="t1n_251" class="t s7_251">• </span><span id="t1o_251" class="t s3_251">Cache control instructions provide the ability to stream data in and out of XMM registers without polluting the </span>
<span id="t1p_251" class="t s3_251">caches and the ability to prefetch data to selected cache levels before it is actually used. Applications that </span>
<span id="t1q_251" class="t s3_251">require regular access to large amounts of data benefit from these prefetching and streaming store capabilities. </span>
<span id="t1r_251" class="t s7_251">• </span><span id="t1s_251" class="t s3_251">The SFENCE (store fence) instruction provides greater control over the ordering of store operations when using </span>
<span id="t1t_251" class="t s3_251">weakly-ordered memory types. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
