// Seed: 3477299743
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    output wire id_10,
    input tri id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    output tri0 id_16,
    input uwire id_17,
    output wire id_18,
    input wire id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri1 id_22,
    output tri id_23,
    input wire id_24,
    output wire id_25,
    input tri1 id_26,
    output tri id_27
    , id_33,
    input tri0 id_28,
    output tri id_29,
    output supply1 id_30,
    output tri id_31
    , id_34
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    inout tri1 id_3,
    input supply0 id_4
    , id_22,
    input wand id_5,
    input wor id_6,
    output uwire id_7,
    input wand id_8,
    output wand id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    inout wand id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output uwire id_18,
    output wire id_19,
    output uwire id_20
);
  assign id_7 = id_0;
  assign id_1 = id_14;
  module_0(
      id_2,
      id_9,
      id_2,
      id_19,
      id_14,
      id_11,
      id_17,
      id_11,
      id_8,
      id_13,
      id_9,
      id_8,
      id_9,
      id_5,
      id_8,
      id_15,
      id_19,
      id_10,
      id_1,
      id_6,
      id_4,
      id_16,
      id_13,
      id_18,
      id_16,
      id_1,
      id_14,
      id_20,
      id_0,
      id_18,
      id_12,
      id_7
  );
endmodule
