{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736874818599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736874818635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 18:13:38 2025 " "Processing started: Tue Jan 14 18:13:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736874818635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874818635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874818636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736874818797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736874818797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parser_UDP_datagrama.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Parser_UDP_datagrama.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parser_UDP_datagrama-rtl " "Found design unit 1: Parser_UDP_datagrama-rtl" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874828515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parser_UDP_datagrama " "Found entity 1: Parser_UDP_datagrama" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736874828515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parser_UDP_datagrama " "Elaborating entity \"Parser_UDP_datagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736874828555 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udp_payload_length Parser_UDP_datagrama.vhd(48) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(48): signal \"udp_payload_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828557 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_channel Parser_UDP_datagrama.vhd(49) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(49): signal \"s_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828557 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out_endofpacket Parser_UDP_datagrama.vhd(50) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(50): signal \"s_out_endofpacket\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828557 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(61) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(61): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828557 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(66) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(66): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828557 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(89) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(89): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828558 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(94) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(94): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828558 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(144) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(144): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828560 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(148) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(148): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828561 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(178) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(178): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828563 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "brojac Parser_UDP_datagrama.vhd(183) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(183): signal \"brojac\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736874828563 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "brojac Parser_UDP_datagrama.vhd(42) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(42): inferring latch(es) for signal or variable \"brojac\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736874828570 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data Parser_UDP_datagrama.vhd(235) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(235): inferring latch(es) for signal or variable \"out_data\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736874828572 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[0\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828584 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[1\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[2\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[3\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[4\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[5\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[6\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] Parser_UDP_datagrama.vhd(235) " "Inferred latch for \"out_data\[7\]\" at Parser_UDP_datagrama.vhd(235)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828585 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[0\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[0\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828587 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[1\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[1\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[2\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[2\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[3\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[3\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[4\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[4\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[5\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[5\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[6\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[6\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[7\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[7\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[8\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[8\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[9\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[9\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[10\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[10\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828588 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[11\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[11\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[12\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[12\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[13\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[13\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[14\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[14\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[15\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[15\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[16\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[16\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[17\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[17\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[18\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[18\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[19\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[19\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[20\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[20\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828589 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[21\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[21\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[22\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[22\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[23\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[23\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[24\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[24\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[25\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[25\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[26\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[26\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[27\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[27\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[28\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[28\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[29\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[29\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[30\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[30\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828590 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brojac\[31\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"brojac\[31\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874828591 "|Parser_UDP_datagrama"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_startofpacket GND " "Pin \"out_startofpacket\" is stuck at GND" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736874829386 "|Parser_UDP_datagrama|out_startofpacket"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736874829386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736874829473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736874830040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736874830040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_endofpacket " "No output dependent on input pin \"in_endofpacket\"" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736874830107 "|Parser_UDP_datagrama|in_endofpacket"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736874830107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "769 " "Implemented 769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736874830107 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736874830107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "647 " "Implemented 647 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736874830107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736874830107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1190 " "Peak virtual memory: 1190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874830113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 18:13:50 2025 " "Processing ended: Tue Jan 14 18:13:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874830113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874830113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874830113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736874830113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736874831099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736874831135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 18:13:50 2025 " "Processing started: Tue Jan 14 18:13:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736874831135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736874831135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736874831135 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736874831185 ""}
{ "Info" "0" "" "Project  = Parser_UDP_datagrama" {  } {  } 0 0 "Project  = Parser_UDP_datagrama" 0 0 "Fitter" 0 0 1736874831186 ""}
{ "Info" "0" "" "Revision = Parser_UDP_datagrama" {  } {  } 0 0 "Revision = Parser_UDP_datagrama" 0 0 "Fitter" 0 0 1736874831186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736874831229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736874831229 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Parser_UDP_datagrama EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design Parser_UDP_datagrama" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1736874831405 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1736874831405 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1736874831455 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1736874831455 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736874831556 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736874831621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736874831621 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736874831621 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736874831621 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736874831625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1208 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736874831625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736874831625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736874831625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736874831625 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736874831625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736874831627 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "122 122 " "No exact pin location assignment(s) for 122 pins of 122 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1736874831909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736874832192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Parser_UDP_datagrama.sdc " "Synopsys Design Constraints File file not found: 'Parser_UDP_datagrama.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736874832193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736874832193 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736874832199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736874832200 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736874832200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_state.IDLE " "Destination node s_state.IDLE" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736874832291 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736874832291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "brojac~0  " "Automatically promoted node brojac~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736874832291 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 888 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736874832291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_state.DATA  " "Automatically promoted node s_state.DATA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~0 " "Destination node channel~0" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~1 " "Destination node channel~1" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~2 " "Destination node channel~2" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~3 " "Destination node channel~3" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~4 " "Destination node channel~4" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~5 " "Destination node channel~5" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~6 " "Destination node channel~6" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~7 " "Destination node channel~7" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~8 " "Destination node channel~8" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel~9 " "Destination node channel~9" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736874832291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736874832291 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736874832291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[0\] " "Destination node s_out_data\[0\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[7\] " "Destination node s_out_data\[7\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[6\] " "Destination node s_out_data\[6\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[5\] " "Destination node s_out_data\[5\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[4\] " "Destination node s_out_data\[4\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[3\] " "Destination node s_out_data\[3\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[2\] " "Destination node s_out_data\[2\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out_data\[1\] " "Destination node s_out_data\[1\]" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 214 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736874832291 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736874832291 ""}  } { { "Parser_UDP_datagrama.vhd" "" { Text "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 0 { 0 ""} 0 1194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736874832291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736874832539 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736874832540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736874832540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736874832542 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736874832544 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736874832545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736874832545 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736874832545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736874832596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736874832597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736874832597 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "120 unused 2.5V 12 108 0 " "Number of I/O pins in group: 120 (unused VREF, 2.5V VCCIO, 12 input, 108 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1736874832600 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1736874832600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1736874832600 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736874832600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1736874832600 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1736874832600 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736874832677 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736874832682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736874833124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736874833226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736874833240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736874835960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736874835961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736874836305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736874837027 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736874837027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736874838506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736874838506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736874838508 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736874838616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736874838625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736874838840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736874838840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736874839020 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736874839513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/output_files/Parser_UDP_datagrama.fit.smsg " "Generated suppressed messages file /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/output_files/Parser_UDP_datagrama.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736874839987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874840214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 18:14:00 2025 " "Processing ended: Tue Jan 14 18:14:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874840214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874840214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874840214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736874840214 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736874841327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736874841366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 18:14:00 2025 " "Processing started: Tue Jan 14 18:14:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736874841366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736874841366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736874841366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736874841560 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736874841847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736874841861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874842142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 18:14:02 2025 " "Processing ended: Tue Jan 14 18:14:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874842142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874842142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874842142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736874842142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736874842278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736874843119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736874843152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 18:14:02 2025 " "Processing started: Tue Jan 14 18:14:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736874843152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_sta Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843153 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1736874843207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843288 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843346 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843346 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Parser_UDP_datagrama.sdc " "Synopsys Design Constraints File file not found: 'Parser_UDP_datagrama.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736874843521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_state.CRC s_state.CRC " "create_clock -period 1.000 -name s_state.CRC s_state.CRC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736874843521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s_state.DATA s_state.DATA " "create_clock -period 1.000 -name s_state.DATA s_state.DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736874843521 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843524 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843524 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1736874843525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736874843530 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736874843570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.089 " "Worst-case setup slack is -9.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.089            -934.770 clk  " "   -9.089            -934.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987             -95.216 s_state.CRC  " "   -3.987             -95.216 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -1.653 s_state.DATA  " "   -0.231              -1.653 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 s_state.DATA  " "    0.152               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.414               0.000 s_state.CRC  " "    1.414               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.000 clk  " "   -3.000            -182.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 s_state.CRC  " "    0.322               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 s_state.DATA  " "    0.383               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874843578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843578 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736874843636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874843657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736874844094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.040 " "Worst-case setup slack is -8.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.040            -824.676 clk  " "   -8.040            -824.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456             -81.690 s_state.CRC  " "   -3.456             -81.690 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -1.641 s_state.DATA  " "   -0.226              -1.641 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 s_state.DATA  " "    0.258               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.297               0.000 s_state.CRC  " "    1.297               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.000 clk  " "   -3.000            -182.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 s_state.CRC  " "    0.400               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 s_state.DATA  " "    0.461               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844104 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1736874844162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1736874844234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.782 " "Worst-case setup slack is -4.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782            -464.260 clk  " "   -4.782            -464.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850             -40.120 s_state.CRC  " "   -1.850             -40.120 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 s_state.DATA  " "    0.166               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clk  " "    0.112               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 s_state.DATA  " "    0.196               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 s_state.CRC  " "    0.743               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.544 clk  " "   -3.000            -193.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 s_state.CRC  " "    0.333               0.000 s_state.CRC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 s_state.DATA  " "    0.357               0.000 s_state.DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736874844252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874844780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 18:14:04 2025 " "Processing ended: Tue Jan 14 18:14:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874844780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874844780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874844780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874844780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1736874845914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736874845948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 18:14:05 2025 " "Processing started: Tue Jan 14 18:14:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736874845948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736874845948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736874845949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736874846189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_85c_slow.vho /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_85c_slow.vho in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_0c_slow.vho /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_0c_slow.vho in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_min_1200mv_0c_fast.vho /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_min_1200mv_0c_fast.vho in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama.vho /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama.vho in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_85c_vhd_slow.sdo /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_85c_vhd_slow.sdo in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_6_1200mv_0c_vhd_slow.sdo /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_6_1200mv_0c_vhd_slow.sdo in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_min_1200mv_0c_vhd_fast.sdo /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_min_1200mv_0c_vhd_fast.sdo in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Parser_UDP_datagrama_vhd.sdo /home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/ simulation " "Generated file Parser_UDP_datagrama_vhd.sdo in folder \"/home/tk-student/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736874846866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736874846895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 18:14:06 2025 " "Processing ended: Tue Jan 14 18:14:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736874846895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736874846895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736874846895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736874846895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736874847013 ""}
