ram distributed $__cell_Mem_config_bits_1 {
    abits 16;
    width 32;
    cost 1;
    init any;
    port srsw "RW0" {
        clock posedge;
        clken;
        rden;
        rdinit none;
        rdwr old;
    }
}
