<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 547</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page547-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481547.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">FXSAVEâ€”Save x87&#160;FPU, MMX Technology, and SSE State</p>
<p style="position:absolute;top:47px;left:638px;white-space:nowrap" class="ft01">INSTRUCTION&#160;SET&#160;REFERENCE,&#160;A-L</p>
<p style="position:absolute;top:1103px;left:763px;white-space:nowrap" class="ft00">Vol. 2A&#160;3-419</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">64-Bit Mode Exceptions</p>
<p style="position:absolute;top:123px;left:69px;white-space:nowrap" class="ft03">#SS(0)</p>
<p style="position:absolute;top:123px;left:207px;white-space:nowrap" class="ft03">If&#160;a memory&#160;address referencing the&#160;SS&#160;segment is&#160;in a&#160;non-canonical form.</p>
<p style="position:absolute;top:144px;left:69px;white-space:nowrap" class="ft03">#GP(0)</p>
<p style="position:absolute;top:144px;left:207px;white-space:nowrap" class="ft05">If&#160;the memory address&#160;is in&#160;a&#160;non-canonical&#160;form.<br/>If memory operand is&#160;not aligned on&#160;a&#160;16-byte boundary,&#160;regardless&#160;of segment.</p>
<p style="position:absolute;top:186px;left:69px;white-space:nowrap" class="ft03">#PF(fault-code)&#160;</p>
<p style="position:absolute;top:186px;left:207px;white-space:nowrap" class="ft03">For a&#160;page&#160;fault.</p>
<p style="position:absolute;top:207px;left:69px;white-space:nowrap" class="ft03">#NM</p>
<p style="position:absolute;top:207px;left:207px;white-space:nowrap" class="ft05">If CR0.TS[bit 3] = 1.&#160;<br/>If CR0.EM[bit 2]&#160;= 1.</p>
<p style="position:absolute;top:249px;left:69px;white-space:nowrap" class="ft03">#UD&#160;</p>
<p style="position:absolute;top:249px;left:207px;white-space:nowrap" class="ft05">If CPUID.01H:EDX.FXSR[bit&#160;24] = 0.<br/>If the&#160;LOCK prefix&#160;is used.</p>
<p style="position:absolute;top:291px;left:69px;white-space:nowrap" class="ft03">#AC&#160;</p>
<p style="position:absolute;top:291px;left:207px;white-space:nowrap" class="ft03">If this&#160;exception&#160;is disabled&#160;a&#160;general protection&#160;exception (#GP) is&#160;signaled if&#160;the memory&#160;</p>
<p style="position:absolute;top:307px;left:207px;white-space:nowrap" class="ft06">operand is&#160;not aligned&#160;on&#160;a 16-byte boundary,&#160;as described&#160;above.&#160;If the&#160;alignment check&#160;<br/>exception (#AC) is&#160;enabled&#160;(and&#160;the&#160;CPL&#160;is 3), signaling of #AC is&#160;not guaranteed&#160;and may&#160;<br/>vary with implementation, as&#160;follows. In all&#160;implementations&#160;where #AC is&#160;not&#160;signaled,&#160;a&#160;<br/>general protection&#160;exception is&#160;signaled in its&#160;place.&#160;In addition,&#160;the width of the alignment&#160;<br/>check may also vary with implementation.&#160;For instance, for a given implementation, an align-<br/>ment&#160;check&#160;exception&#160;might be&#160;signaled&#160;for a 2-byte&#160;misalignment, whereas a general protec-<br/>tion exception&#160;might be signaled&#160;for&#160;all other&#160;misalignments (4-, 8-,&#160;or&#160;16-byte&#160;<br/>misalignments).</p>
<p style="position:absolute;top:457px;left:69px;white-space:nowrap" class="ft02">Implementation Note</p>
<p style="position:absolute;top:481px;left:69px;white-space:nowrap" class="ft07">The order in which the&#160;processor&#160;signals general-protection&#160;(#GP)&#160;and page-fault (#PF)&#160;exceptions when they&#160;<br/>both occur&#160;on&#160;an instruction boundary is&#160;given in&#160;Table 5-2 in&#160;<a href="þÿ">the&#160;<i>IntelÂ® 64 and&#160;IA-32 Architectures Software&#160;<br/>Developerâ€™s Manual, Volume 3B</i>.&#160;</a>This order vary&#160;for FXSAVE for different processor implementations.</p>
</div>
</body>
</html>
