# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bin_to_bcd.srcs/sources_1/new/bin_to_bcd.vhd" \
"../../../../bin_to_bcd.srcs/sim_1/new/bin_to_bcd_TB.vhd" \

# Do not sort compile order
nosort
