;redcode
;assert 1
	SPL 0, #-2
	MOV -1, <-26
	MOV -1, <-26
	CMP @662, 104
	MOV -11, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB -30, 9
	SUB @12, @10
	JMP 12, #10
	SPL 0, <-742
	SPL 0, <-742
	SPL 0, <-742
	SUB @121, @106
	SUB @121, @106
	SPL 0, <100
	JMP 0, -1
	SPL 0, <100
	SUB -30, 9
	SUB -30, 9
	SLT 500, 0
	MOV @121, 106
	JMP @12, #260
	ADD -130, 9
	JMP @12, #260
	ADD -130, 9
	ADD 210, 60
	SLT -500, @0
	SUB @121, 106
	SUB 176, @200
	ADD 0, -1
	MOV -500, @0
	JMP <121, 106
	SUB -1, <-20
	SLT -500, <0
	SUB -30, 9
	SUB -1, <-20
	MOV -1, <-20
	SUB 40, -501
	JMP 172, #200
	ADD 210, 60
	ADD 210, 60
	MOV @121, 106
	MOV -1, <-26
	JMP 16, <-0
	MOV -11, <28
	MOV -11, <-20
	MOV -1, <-26
	CMP @662, 104
