set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/Users/berkkilic/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/Users/berkkilic/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/semi_cpu_top"
set ::env(DESIGN_NAME) "semi_cpu_top"
set ::env(VERILOG_FILES) "/openlane/designs/semi_cpu_top/src/instruction_memory.v /openlane/designs/semi_cpu_top/src/lab6_testbench.v /openlane/designs/semi_cpu_top/src/program_counter.v /openlane/designs/semi_cpu_top/src/instruction_decoder.v /openlane/designs/semi_cpu_top/src/alu.v /openlane/designs/semi_cpu_top/src/semi_cpu_top.v /openlane/designs/semi_cpu_top/src/seven_segment_display.v /openlane/designs/semi_cpu_top/src/register_file.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(PNR_SDC_FILE) "/openlane/designs/semi_cpu_top/src/semi_cpu_top.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/semi_cpu_top/src/semi_cpu_top.sdc"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/semi_cpu_top/pin_order.cfg"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 200 200"
set ::env(FP_PDN_AUTO_ADJUST) "1"
