#+options: ':nil *:t -:t ::t <:t H:3 \n:nil ^:t arch:headline \n:t
#+options: author:t broken-links:nil c:nil creator:nil
#+options: d:(not "LOGBOOK") date:t e:t email:nil f:t inline:t num:t
#+options: p:nil pri:nil prop:nil stat:t tags:t tasks:t tex:t
#+options: timestamp:t title:t toc:t todo:t |:t
#+title: IFT-1227 Demo 7
#+date: <2022-03-17 Thu>
#+author: Philippe Gabriel
#+email: philippe.gabriel.1@umontreal.ca
#+language: en
#+select_tags: export
#+exclude_tags: noexport
#+creator: Emacs 28.0.01 (Org mode 9.5.2)
#+cite_export:

* VHDL

** Intra A12 - Q3

Coder en VHDL le circuit suivant:

[[/home/phil-gab99/Documents/Notes/Demo/IFT-1227/intra/intra.org_20220317_021120_aUEcgs.png]]

#+begin_src vhdl

  

#+end_src

*** Solution
