Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:41:25 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : or1200_flat
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[0]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[0]
                                                                      r  or1200_if/if_insn[0]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[0]_INST_0/O
                         net (fo=1, unplaced)         0.000     0.926    or1200_ctrl/if_insn[0]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[0]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[10]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[10]
                                                                      r  or1200_if/if_insn[10]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[10]_INST_0/O
                         net (fo=1, unplaced)         0.000     0.926    or1200_ctrl/if_insn[10]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[10]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[11]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[11]
                                                                      r  or1200_if/if_insn[11]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[11]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[11]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[11]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[12]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[12]
                                                                      r  or1200_if/if_insn[12]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[12]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[12]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[12]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[13]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[13]
                                                                      r  or1200_if/if_insn[13]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[13]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[13]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[13]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[14]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[14]
                                                                      r  or1200_if/if_insn[14]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[14]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[14]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[15]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[15]
                                                                      r  or1200_if/if_insn[15]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[15]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[15]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[15]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[16]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[16]
                                                                      r  or1200_if/if_insn[16]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.926 r  or1200_if/if_insn[16]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[16]
                         FDSE                                         r  or1200_ctrl/id_insn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[16]/C
                         clock pessimism             -0.183     0.676    
                         FDSE (Hold_fdse_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[17]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[17]
                                                                      r  or1200_if/if_insn[17]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[17]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[17]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[17]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_ctrl/id_insn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.231     0.663    or1200_if/clk
                                                                      r  or1200_if/insn_saved_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  or1200_if/insn_saved_reg[19]/Q
                         net (fo=1, unplaced)         0.095     0.862    or1200_if/insn_saved[19]
                                                                      r  or1200_if/if_insn[19]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.926 r  or1200_if/if_insn[19]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.926    or1200_ctrl/if_insn[19]
                         FDRE                                         r  or1200_ctrl/id_insn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=728, unplaced)       0.243     0.859    or1200_ctrl/clk
                                                                      r  or1200_ctrl/id_insn_reg[19]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.069     0.745    or1200_ctrl/id_insn_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.182    




