
23. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\debug_unit.\spi_rdata' from process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[8]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$247'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[7]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$245'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[6]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$243'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[5]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$241'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[4]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$239'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[3]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$237'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[2]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$235'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[1]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$233'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[0]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$231'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$203'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$196'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$194'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$191'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$184'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$177'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$175'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$172'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$165'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$158'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$156'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$153'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$146'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$139'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$137'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$134'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$127'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$120'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$118'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$115'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$108'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$101'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$99'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$96'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$89'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$82'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$80'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$77'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$70'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$63'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$61'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$58'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$51'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$44'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$42'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$39'.
