.include "macros.inc"

.section .text, "ax" # 80324F70


.global func_80324F70
func_80324F70:
/* 80324F70 00321EB0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80324F74 00321EB4  7C 08 02 A6 */	mflr r0
/* 80324F78 00321EB8  90 01 00 24 */	stw r0, 0x24(r1)
/* 80324F7C 00321EBC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80324F80 00321EC0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80324F84 00321EC4  7C 7E 1B 78 */	mr r30, r3
/* 80324F88 00321EC8  7C 9F 23 78 */	mr r31, r4
/* 80324F8C 00321ECC  54 83 10 3A */	slwi r3, r4, 2
/* 80324F90 00321ED0  38 80 00 20 */	li r4, 0x20
/* 80324F94 00321ED4  4B FA 9D 59 */	bl func_802CECEC
/* 80324F98 00321ED8  90 7E 00 00 */	stw r3, 0(r30)
/* 80324F9C 00321EDC  80 1E 00 00 */	lwz r0, 0(r30)
/* 80324FA0 00321EE0  28 00 00 00 */	cmplwi r0, 0
/* 80324FA4 00321EE4  40 82 00 0C */	bne lbl_80324FB0
/* 80324FA8 00321EE8  38 60 00 04 */	li r3, 4
/* 80324FAC 00321EEC  48 00 00 44 */	b lbl_80324FF0
.global lbl_80324FB0
lbl_80324FB0:
/* 80324FB0 00321EF0  93 FE 00 04 */	stw r31, 4(r30)
/* 80324FB4 00321EF4  7F C3 F3 78 */	mr r3, r30
/* 80324FB8 00321EF8  48 00 00 B1 */	bl func_80325068
/* 80324FBC 00321EFC  C0 3E 00 14 */	lfs f1, 0x14(r30)
/* 80324FC0 00321F00  C0 1E 00 10 */	lfs f0, 0x10(r30)
/* 80324FC4 00321F04  EC 41 00 28 */	fsubs f2, f1, f0
/* 80324FC8 00321F08  80 1E 00 04 */	lwz r0, 4(r30)
/* 80324FCC 00321F0C  C8 22 CA 08 */	lfd f1, lbl_80456408-_SDA2_BASE_(r2)
/* 80324FD0 00321F10  90 01 00 0C */	stw r0, 0xc(r1)
/* 80324FD4 00321F14  3C 00 43 30 */	lis r0, 0x4330
/* 80324FD8 00321F18  90 01 00 08 */	stw r0, 8(r1)
/* 80324FDC 00321F1C  C8 01 00 08 */	lfd f0, 8(r1)
/* 80324FE0 00321F20  EC 00 08 28 */	fsubs f0, f0, f1
/* 80324FE4 00321F24  EC 02 00 24 */	fdivs f0, f2, f0
/* 80324FE8 00321F28  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 80324FEC 00321F2C  38 60 00 00 */	li r3, 0
.global lbl_80324FF0
lbl_80324FF0:
/* 80324FF0 00321F30  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80324FF4 00321F34  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80324FF8 00321F38  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80324FFC 00321F3C  7C 08 03 A6 */	mtlr r0
/* 80325000 00321F40  38 21 00 20 */	addi r1, r1, 0x20
/* 80325004 00321F44  4E 80 00 20 */	blr 
