set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {outputlogic.vo outputlogic_v.sdo}}
}
