Oh no...

Cycle: 22
MARS instruction number: 14	Instruction: ori $20,$0,4660
Expected:	Register Write to Reg: 0x14 Val: 0x00001234
Got     :	Register Write to Reg: 0x09 Val: 0xFFFFFFFF
Incorrect write

Cycle: 26
MARS instruction number: 15	Instruction: add $13,$0,$0
Expected:	Register Write to Reg: 0x0D Val: 0x00000000
Got     :	Register Write to Reg: 0x14 Val: 0x00001234
Incorrect write

Cycle: 27
MARS instruction number: 16	Instruction: add $14,$0,$0
Expected:	Register Write to Reg: 0x0E Val: 0x00000000
Got     :	Register Write to Reg: 0x0D Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


