
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-stylus -abort_on_error -overwrite -log /home/ci_inovador/Documentos/inge4-workspace/logs/innovus.log /dev/null -files /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl 
Date:		Fri Sep 26 16:34:35 2025
Host:		eltonsilva (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
OS:		Rocky Linux release 8.10 (Green Obsidian)

License:
		[16:34:35.460209] Configured Lic search path (21.01-s002): 27001@192.168.1.10

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_61745_eltonsilva_ci_inovador_HXW6hW.

Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
#@ Begin verbose source (pre): source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
@file 1: #------------------------------------
@@file 2: gui_show
@file 3: set ROOT $env(ROOT)
@file 4: set PDK_PATH $env(PDK_PATH)
@file 5:
@file 6: set custom $env(custom)
@file 7: set lyt $env(lyt)
@file 8: set logs $env(logs)
@file 9: set scr $env(scr)
@file 10: set tests $env(tests)
@file 11: set syn $env(syn)
@file 12: set src $env(src)
@file 13: set rpt $env(rpt)
@file 14: set cons $env(cons)
@file 15: set qrc_path "$PDK_PATH/gpdk045_v_6_0/qrc/"
@file 16: set lib_path "$PDK_PATH/gsclib045_all_v4.4/gsclib045/timing/"
@file 17:
@file 18: set design $env(design)
@file 19:
@file 20: if {![file exists ${lyt}/${design}]} {...}
@file 23: #------------------------------------ [01]
@@file 24: set_db init_power_nets VDD
@@file 25: set_db init_ground_nets VSS
@file 26: #------------------------------------ [02]
@file 27: switch {bch_pipelined} {
@@file 31: read_mmmc $cons/basic.view
#@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view (pre)
@file 1: # timing libraries
@@file 2: create_library_set -name fast -timing $lib_path/fast_vdd1v0_basicCells.lib
@@file 3: create_library_set -name slow -timing $lib_path/slow_vdd1v0_basicCells.lib
@file 4:
@file 5: # capacitance files
@@file 6: create_rc_corner -name rc_best -qrc_tech $qrc_path/rcbest/qrcTechFile -T 0
@@file 7: create_rc_corner -name rc_worst -qrc_tech $qrc_path/rcworst/qrcTechFile -T 125
@file 8:
@file 9: # operating conditions
@@file 10: create_opcond -name oc_fast -process {1.0} -voltage {1.1} -temperature {0} 
@@file 11: create_opcond -name oc_slow -process {1.0} -voltage {0.9} -temperature {125} 
@file 12:
@file 13: # timing conditions
@@file 14: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
@@file 15: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
@file 16:
@file 17: # creating delay corners
@@file 18: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
@@file 19: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
@file 20:
@file 21: # adding constraints
@@file 22: create_constraint_mode -name basic_constraint -sdc_files ${cons}/basic.sdc
@file 23:
@file 24: # creating analysis views
@@file 25: create_analysis_view -name analysis_normal_fast_min -constraint_mode {basic_constraint} -delay_corner fast_min
@@file 26: create_analysis_view -name analysis_normal_slow_max -constraint_mode {basic_constraint} -delay_corner slow_max
@file 27:
@file 28: # defining which views to use in hold and setup analyses
@@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
#@ End verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view
Reading slow timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
@file 32: }
@file 34: #------------------------------------ [03]
@file 35: switch {bch_pipelined} {
@file 39: # PADS ${PDK_PATH}/giolib045_v3.3/lef/giolib045.lef
@@file 40: read_physical -lefs "${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef"

Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 41: }
@file 43: #------------------------------------ [04]
@file 44: switch {bch_pipelined} {
@@file 48: read_netlist $syn/$design/$design.v
#% Begin Load netlist data ... (date=09/26 16:34:48, mem=1038.5M)
*** Begin netlist parsing (mem=1228.5M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ci_inovador/Documentos/inge4-workspace/synthesis/bch_pipelined/bch_pipelined.v'

*** Memory Usage v#1 (Current mem = 1231.512M, initial mem = 499.883M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1231.5M) ***
#% End Load netlist data ... (date=09/26 16:34:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.0M, current mem=1053.0M)
Top level cell is bch_pipelined.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell bch_pipelined ...
*** Netlist is unique.
** info: there are 1086 modules.
** info: there are 729 stdCell insts.

*** Memory Usage v#1 (Current mem = 1295.926M, initial mem = 499.883M) ***
@file 49: }
@file 51: #------------------------------------ [05]
@@file 52: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile
Generating auto layer map file.
/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:04.4 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile'
 
 Analysis View: analysis_normal_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
Current (total cpu=0:00:17.8, real=0:00:18.0, peak res=1445.9M, current mem=1445.9M)
bch_pipelined
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1453.2M, current mem=1453.2M)
Current (total cpu=0:00:17.9, real=0:00:18.0, peak res=1453.2M, current mem=1453.2M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@file 53: #------------------------------------ [06]
@file 54: switch {bch_pipelined} {
@@file 58: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
@@file 59: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
@file 60: }
@file 62: #------------------------------------ [07]
@@file 63: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
@file 64: #------------------------------------ [08]
@file 65: switch {bch_pipelined} {
@@file 70: create_floorplan -core_density_size 1 0.95 3 3 3 3
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting core size to PlacementGrid : width :44.8 height : 42.75
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 71: }
@file 77:
@file 78: #------------------------------------ [09]
@@file 79: set_db add_rings_skip_shared_inner_ring none
@@file 80: set_db add_rings_avoid_short 1
add_rings command will avoid shorts while creating rings.
@@file 81: set_db add_rings_ignore_rows 0
add_rings command will consider rows while creating rings.
@@file 82: set_db add_rings_extend_over_row 0
add_rings command will disallow rings to go over rows.
@file 83:
@file 84: switch {bch_pipelined} {
@file 88: # add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal4 top Metal4 right Metal3 left Metal3} -width 0.7 -spacing 0.4 -offset .6
@@file 89: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
#% Begin add_rings (date=09/26 16:34:53, mem=1486.8M)


viaInitial starts at Fri Sep 26 16:34:53 2025
viaInitial ends at Fri Sep 26 16:34:53 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1695.6M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=09/26 16:34:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.2M, current mem=1490.2M)
@file 90: }
@file 92:
@file 93: # suspend
@file 94: #------------------------------------ [10]
@file 95: switch {bch_pipelined} {
@file 105: # add_stripes -block_ring_top_layer_limit Metal4 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal4 -spacing 0.4 -layer Metal3 -width 0.28 -start_offset 1 -nets "VDD VSS"
@@file 106: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -width 0.22 -start_offset 1 -nets "VDD VSS"
#% Begin add_stripes (date=09/26 16:34:53, mem=1490.2M)

Initialize fgc environment(mem: 1696.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1696.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 14 wires.
ViaGen created 28 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       14       |       NA       |
|  Via10 |       28       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=09/26 16:34:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1491.2M, current mem=1491.2M)
@file 107: }
@file 109:
@file 110: #------------------------------------ [11]
@file 111: switch {bch_pipelined} {
@file 115: # route_special -layer_change_range {Metal1(1) Metal4(4)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal1(1) Metal4(4)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(1) Metal4(4)}
@@file 116: route_special -layer_change_range {Metal1(1) Metal11(11)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal2(2) Metal5(5)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(2) Metal11(11)}
#% Begin route_special (date=09/26 16:34:53, mem=1491.2M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Sep 26 16:34:53 2025 ***
SPECIAL ROUTE ran on directory: /home/ci_inovador/Documentos/inge4-workspace/work
SPECIAL ROUTE ran on machine: eltonsilva (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 2
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3215.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 48 used
Read in 48 components
  48 core components: 48 unplaced, 0 placed, 0 fixed
Read in 33 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 96 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 52
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 26
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3218.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 78 wires.
ViaGen created 468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       78       |       NA       |
|  Via1  |       52       |        0       |
|  Via2  |       52       |        0       |
|  Via3  |       52       |        0       |
|  Via4  |       52       |        0       |
|  Via5  |       52       |        0       |
|  Via6  |       52       |        0       |
|  Via7  |       52       |        0       |
|  Via8  |       52       |        0       |
|  Via9  |       52       |        0       |
+--------+----------------+----------------+
#% End route_special (date=09/26 16:34:54, total cpu=0:00:00.2, real=0:00:01.0, peak res=1518.6M, current mem=1508.9M)
@file 117: }
@file 119:
@file 120: # gui_fit
@file 121: # suspend
@file 122: #------------------------------------ [12]
@file 123: if {[file exists $scr/pins/${design}_pin.tcl]} {
@file 124: source $scr/pins/${design}_pin.tcl
#@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/scripts/pins/bch_pipelined_pin.tcl (pre)
@file 1: set pin_l "codeword[14] codeword[13] codeword[12] codeword[11] codeword[10] 
           codeword[9]  codeword[8]  codeword[7]  codeword[6]  codeword[5] 
           codeword[4]  codeword[3]  codeword[2]  codeword[1]  codeword[0]"
@file 4: set spc_l "1.5"
@file 5:
@file 6: set pin_t "clk rst"
@file 7: set spc_t "1.5"
@file 8:
@file 9: set pin_r "corrected_codeword[14] corrected_codeword[13] corrected_codeword[12] corrected_codeword[11] corrected_codeword[10] 
           corrected_codeword[9]  corrected_codeword[8]  corrected_codeword[7]  corrected_codeword[6]  corrected_codeword[5] 
           corrected_codeword[4]  corrected_codeword[3]  corrected_codeword[2]  corrected_codeword[1]  corrected_codeword[0]"
@file 12: set spc_r "1.5"
@file 13:
@file 14: set pin_b "error_flag"
@file 15: set spc_b "1.5"
@file 16:
@@file 17: set_db assign_pins_edit_in_batch true
@file 18:
@file 19: if {[info exists pin_l] && [string length $pin_l] > 0} {
@@file 20: edit_pin -pin $pin_l -spread_type center -edge 0 -layer Metal2 -fix_overlap 1 -spacing $spc_l -pin_width 0.08 -fixed_pin 1
Successfully spread [15] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1699.9M).
@file 21: }
@file 22: if {[info exists pin_t] && [string length $pin_t] > 0} {
@@file 23: edit_pin -pin $pin_t -spread_type center -edge 1 -layer Metal3 -fix_overlap 1 -spacing $spc_t -pin_width 0.08 -fixed_pin 1
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1699.9M).
@file 24: }
@file 25: if {[info exists pin_r] && [string length $pin_r] > 0} {
@@file 26: edit_pin -pin $pin_r -spread_type center -edge 2 -layer Metal2 -fix_overlap 1 -spacing $spc_r -pin_width 0.08 -fixed_pin 1
Successfully spread [15] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1699.9M).
@file 27: }
@file 28: if {[info exists pin_b] && [string length $pin_b] > 0} {
@@file 29: edit_pin -pin $pin_b -spread_type center -edge 3 -layer Metal3 -fix_overlap 1 -spacing $spc_b -pin_width 0.08 -fixed_pin 1
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1699.9M).
@file 30:
@file 31: }
@@file 32: set_db assign_pins_edit_in_batch false
#@ End verbose source /home/ci_inovador/Documentos/inge4-workspace/scripts/pins/bch_pipelined_pin.tcl
@file 125: }
@file 128:
@file 129: # gui_fit
@file 130: # suspend
@file 131:
@file 132: #------------------------------------ [14]
@@file 133: place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:18.2/0:00:17.9 (1.0), mem = 1699.9M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1791.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1792.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1798.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 376 (50.1%) nets
3		: 120 (16.0%) nets
4     -	14	: 252 (33.6%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 2 (0.3%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=729 (0 fixed + 729 movable) #buf cell=0 #inv cell=91 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=750 #term=2738 #term/net=3.65, #fixedIo=0, #floatIo=0, #fixedPin=33, #floatPin=0
stdCell: 729 single + 0 double + 0 multi
Total standard cell length = 1.0598 (mm), area = 0.0018 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.946.
Density for the design = 0.946.
       = stdcell_area 5299 sites (1812 um^2) / alloc_area 5600 sites (1915 um^2).
Pin Density = 0.4889.
            = total # of pins 2738 / total area 5600.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.527e+03 (1.15e+03 3.80e+02)
              Est.  stn bbox = 1.689e+03 (1.20e+03 4.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1847.7M
Iteration  2: Total net bbox = 1.527e+03 (1.15e+03 3.80e+02)
              Est.  stn bbox = 1.689e+03 (1.20e+03 4.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1847.7M
Iteration  3: Total net bbox = 1.654e+03 (1.27e+03 3.85e+02)
              Est.  stn bbox = 1.933e+03 (1.41e+03 5.19e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1850.1M
Active setup views:
    analysis_normal_slow_max
Iteration  4: Total net bbox = 2.943e+03 (1.41e+03 1.53e+03)
              Est.  stn bbox = 3.396e+03 (1.61e+03 1.78e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1850.1M
Iteration  5: Total net bbox = 3.554e+03 (1.83e+03 1.72e+03)
              Est.  stn bbox = 4.131e+03 (2.11e+03 2.02e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1850.1M
Iteration  6: Total net bbox = 4.596e+03 (2.43e+03 2.17e+03)
              Est.  stn bbox = 5.248e+03 (2.75e+03 2.50e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1851.2M
Iteration  7: Total net bbox = 5.059e+03 (2.66e+03 2.40e+03)
              Est.  stn bbox = 5.751e+03 (3.00e+03 2.75e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1852.2M
Iteration  8: Total net bbox = 4.734e+03 (2.56e+03 2.18e+03)
              Est.  stn bbox = 5.393e+03 (2.88e+03 2.51e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1853.2M

Iteration  9: Total net bbox = 5.340e+03 (3.02e+03 2.32e+03)
              Est.  stn bbox = 6.020e+03 (3.36e+03 2.66e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1854.3M
Iteration 10: Total net bbox = 5.340e+03 (3.02e+03 2.32e+03)
              Est.  stn bbox = 6.020e+03 (3.36e+03 2.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1854.3M
*** cost = 5.340e+03 (3.02e+03 2.32e+03) (cpu for global=0:00:00.7) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.6 real: 0:00:00.6
Core Placement runtime cpu: 0:00:00.7 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:20.0 mem=1854.3M) ***
Total net bbox length = 5.340e+03 (3.018e+03 2.322e+03) (ext = 4.069e+02)
Move report: Detail placement moves 729 insts, mean move: 1.48 um, max move: 10.83 um 
	Max move on inst (cb/cb/g329523): (30.10, 32.11) --> (24.40, 37.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1878.3MB
Summary Report:
Instances move: 729 (out of 729 movable)
Instances flipped: 0
Mean displacement: 1.48 um
Max displacement: 10.83 um (Instance: cb/cb/g329523) (30.101, 32.1075) -> (24.4, 37.24)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 5.962e+03 (3.455e+03 2.507e+03) (ext = 4.288e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1878.3MB
*** Finished place_detail (0:00:20.1 mem=1878.3M) ***
*** End of Placement (cpu=0:00:01.5, real=0:00:03.0, mem=1878.3M) ***
default core: bins with density > 0.750 = 66.67 % ( 6 / 9 )
Density distribution unevenness ratio = 1.234%
*** Free Virtual Timing Model ...(mem=1878.3M)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 978 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 978
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 750 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 750
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 750 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.634800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.26%)   ( 0.26%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1868.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2705 
[NR-eGR]  Metal2   (2V)          2974  3714 
[NR-eGR]  Metal3   (3H)          3501   342 
[NR-eGR]  Metal4   (4V)           606   106 
[NR-eGR]  Metal5   (5H)           360     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7441  6867 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5962um
[NR-eGR] Total length: 7441um, number of vias: 6867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1852.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:2
***** Total real time  0:0:3
**place_design ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1852.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :          136
Multi-Bit FF Count           :            0
Total Bit Count              :          136
Total FF Count               :          136
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :       28.287
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops              136                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           20.3             22                                      place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.2 (0.7), totSession cpu/real = 0:00:20.3/0:00:21.1 (1.0), mem = 1856.8M
@file 134: # check_drc
@file 135:
@file 136: #------------------------------------ [15]
@@file 137: set_db extract_rc_engine pre_route
@@file 138: extract_rc
Extraction called for design 'bch_pipelined' of instances=729 and nets=771 using extraction engine 'pre_route' .
pre_route RC Extraction called for design bch_pipelined.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1856.762M)
@file 139: #------------------------------------ [16]
@file 140: # set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
@file 141: # opt_design -pre_cts
@file 142: #------------------------------------ [17]
@@file 143: route_design
#% Begin route_design (date=09/26 16:34:57, mem=1643.6M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.57 (MB), peak = 1674.96 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                               1000ps
delaycal_default_net_load                                0.5pf
delaycal_ignore_net_load                                 false
delaycal_input_transition_delay                          0.1ps
delaycal_use_default_delay_limit                         1000
setAnalysisMode -cts                                     postCTS
setAnalysisMode -virtualIPO                              false
setDelayCalMode -engine                                  aae
design_process_node                                      45
extract_rc_coupling_cap_threshold                        0.1
extract_rc_engine                                        pre_route
extract_rc_relative_cap_threshold                        1.0
extract_rc_total_cap_threshold                           0.0
route_design_extract_third_party_compatible              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
getDelayCalMode -engine                                  aae
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1852.8M, init mem=1852.8M)
*info: Placed = 729           
*info: Unplaced = 0           
Placement Density:94.62%(1812/1915)
Placement Density (including fixed std cells):94.62%(1812/1915)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1852.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1852.8M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Fri Sep 26 16:35:02 2025
#
#Generating timing data, please wait...
#751 total nets, 750 already routed, 750 will ignore in trialRoute
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Fri Sep 26 16:35:02 2025
#  Design:            bch_pipelined
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.52 (MB), peak = 1711.79 (MB)
#Library Standard Delay: 41.00ps
#Slack threshold: 82.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1707.58 (MB), peak = 1711.79 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.32 (MB), peak = 1716.36 (MB)
#Default setup view is reset to analysis_normal_slow_max.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.32 (MB), peak = 1716.36 (MB)
#Current view: analysis_normal_slow_max 
#Current enabled view: analysis_normal_slow_max 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1715.83 (MB), peak = 1716.36 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=771)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Start routing data preparation on Fri Sep 26 16:35:03 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 769 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.86 (MB), peak = 1756.53 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1727.77 (MB), peak = 1756.53 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.77 (MB), peak = 1756.53 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 750.
#Total number of nets in the design = 771.
#750 routable nets do not have any wires.
#750 nets will be global routed.
#
#Finished routing data preparation on Fri Sep 26 16:35:04 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1727.77 (MB)
#Peak memory = 1756.53 (MB)
#
#
#Start global routing on Fri Sep 26 16:35:04 2025
#
#
#Start global routing initialization on Fri Sep 26 16:35:04 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Sep 26 16:35:04 2025
#
#Start routing resource analysis on Fri Sep 26 16:35:04 2025
#
#Routing resource analysis is done on Fri Sep 26 16:35:04 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          49         208         306    78.10%
#  Metal2         V         236          18         306     0.00%
#  Metal3         H         249           8         306     0.00%
#  Metal4         V         238          16         306     0.00%
#  Metal5         H         249           8         306     0.00%
#  Metal6         V         238          16         306     0.00%
#  Metal7         H         249           8         306     0.00%
#  Metal8         V         238          16         306     0.00%
#  Metal9         H         242          15         306     0.00%
#  Metal10        V          70          31         306     5.56%
#  Metal11        H          93          10         306     0.00%
#  --------------------------------------------------------------
#  Total                   2155      14.63%        3366     7.61%
#
#
#
#
#Global routing data preparation is done on Fri Sep 26 16:35:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.77 (MB), peak = 1756.53 (MB)
#
#
#Global routing initialization is done on Fri Sep 26 16:35:04 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1727.77 (MB), peak = 1756.53 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.06 (MB), peak = 1756.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.06 (MB), peak = 1756.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 750.
#Total number of nets in the design = 771.
#
#750 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             750  
#-----------------------------
#        Total             750  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             750  
#-----------------------------
#        Total             750  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        5(1.63%)      3(0.98%)      3(0.98%)      1(0.33%)   (3.92%)
#  Metal3        9(2.94%)      9(2.94%)      1(0.33%)      0(0.00%)   (6.21%)
#  Metal4        3(0.98%)      1(0.33%)      0(0.00%)      0(0.00%)   (1.31%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     17(0.54%)     13(0.41%)      4(0.13%)      1(0.03%)   (1.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.61% H + 0.51% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              1.00 |              1.00 |    34.20    41.04    41.04    47.88 |
[hotspot] |   Metal3(H)    |              5.00 |              5.00 |    27.36    27.36    47.88    41.04 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal3)     5.00 | (Metal3)     5.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 7297 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 165 um.
#Total wire length on LAYER Metal2 = 2100 um.
#Total wire length on LAYER Metal3 = 2710 um.
#Total wire length on LAYER Metal4 = 1416 um.
#Total wire length on LAYER Metal5 = 797 um.
#Total wire length on LAYER Metal6 = 108 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5236
#Up-Via Summary (total 5236):
#           
#-----------------------
# Metal1           2660
# Metal2           1578
# Metal3            662
# Metal4            301
# Metal5             35
#-----------------------
#                  5236 
#
#Total number of involved regular nets 128
#Maximum src to sink distance  96.2
#Average of max src_to_sink distance  23.1
#Average of ave src_to_sink distance  16.6
#Max overcon = 4 tracks.
#Total overcon = 1.11%.
#Worst layer Gcell overcon rate = 6.21%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.48 (MB)
#Total memory = 1729.26 (MB)
#Peak memory = 1756.53 (MB)
#
#Finished global routing on Fri Sep 26 16:35:04 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.26 (MB), peak = 1756.53 (MB)
#Start Track Assignment.
#Done with 1038 horizontal wires in 1 hboxes and 1081 vertical wires in 1 hboxes.
#Done with 237 horizontal wires in 1 hboxes and 203 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       141.96 	  0.00%  	  0.00% 	  0.00%
# Metal2      1970.12 	  0.07%  	  0.00% 	  0.00%
# Metal3      2646.61 	  0.21%  	  0.00% 	  0.00%
# Metal4      1329.80 	  0.10%  	  0.00% 	  0.00%
# Metal5       765.81 	  0.16%  	  0.00% 	  0.00%
# Metal6        96.06 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        6950.36  	  0.14% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 6865 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 141 um.
#Total wire length on LAYER Metal2 = 1941 um.
#Total wire length on LAYER Metal3 = 2618 um.
#Total wire length on LAYER Metal4 = 1313 um.
#Total wire length on LAYER Metal5 = 758 um.
#Total wire length on LAYER Metal6 = 95 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5236
#Up-Via Summary (total 5236):
#           
#-----------------------
# Metal1           2660
# Metal2           1578
# Metal3            662
# Metal4            301
# Metal5             35
#-----------------------
#                  5236 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1729.37 (MB), peak = 1756.53 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_best /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 (real) 
#Corner rc_worst /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 (real) 
#metal1_conn -> Metal1 (1)
#metal2_conn -> Metal2 (2)
#metal3_conn -> Metal3 (3)
#metal4_conn -> Metal4 (4)
#metal5_conn -> Metal5 (5)
#metal6_conn -> Metal6 (6)
#metal7_conn -> Metal7 (7)
#metal8_conn -> Metal8 (8)
#metal9_conn -> Metal9 (9)
#metal10_conn -> Metal10 (10)
#metal11_conn -> Metal11 (11)
#SADV_On
# Corner(s) : 
#rc_best [ 0.00] 
#rc_worst [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [22, 1584]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile
#found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
#found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 
#found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 
#number model r/c [2,2] [22,1584] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1759.90 (MB), peak = 1777.79 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.19 (MB)
#Total memory = 1768.34 (MB)
#Peak memory = 1777.79 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 349 horizontal wires in 1 hboxes and 294 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Core_i5 2.50GHz 24576KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#Total 750 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    11.56 (MB), total memory =  1780.06 (MB), peak memory =  1780.06 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.73 (MB), peak = 1780.06 (MB)
#RC Statistics: 0 Res, 1873 Ground Cap, 317 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_61745_eltonsilva_ci_inovador_HXW6hW/nr61745_pwUdXj.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 4611 nodes, 3861 edges, and 634 xcaps
#0 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_61745_eltonsilva_ci_inovador_HXW6hW/nr61745_pwUdXj.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2117.293M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_61745_eltonsilva_ci_inovador_HXW6hW/nr61745_pwUdXj.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell bch_pipelined has rcdb /tmp/innovus_temp_61745_eltonsilva_ci_inovador_HXW6hW/nr61745_pwUdXj.rcdb.d specified
Cell bch_pipelined, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2092.293M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.50 (MB)
#Total memory = 1774.87 (MB)
#Peak memory = 1780.06 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Fri Sep 26 16:35:07 2025
#  Design:            bch_pipelined
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.36 (MB), peak = 1807.07 (MB)
#Library Standard Delay: 41.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.36 (MB), peak = 1807.07 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.00 (MB), peak = 1807.07 (MB)
Worst slack reported in the design = 9999999562023526247432192.000000 (early)

*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.25 (MB), peak = 1807.07 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 750
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:00:30.2, real=0:00:32.0, peak res=1807.1M, current mem=1716.8M)
bch_pipelined
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1717.3M, current mem=1717.3M)
Current (total cpu=0:00:30.2, real=0:00:32.0, peak res=1807.1M, current mem=1717.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.33 (MB), peak = 1807.07 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 750
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 37 horizontal wires in 1 hboxes and 27 vertical wires in 1 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       142.16 	  0.00%  	  0.00% 	  0.00%
# Metal2      1967.27 	  0.04%  	  0.00% 	  0.00%
# Metal3      2644.23 	  0.19%  	  0.00% 	  0.00%
# Metal4      1328.77 	  0.10%  	  0.00% 	  0.00%
# Metal5       765.54 	  0.10%  	  0.00% 	  0.00%
# Metal6        96.25 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        6944.22  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 6861 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 141 um.
#Total wire length on LAYER Metal2 = 1939 um.
#Total wire length on LAYER Metal3 = 2618 um.
#Total wire length on LAYER Metal4 = 1311 um.
#Total wire length on LAYER Metal5 = 757 um.
#Total wire length on LAYER Metal6 = 95 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5236
#Up-Via Summary (total 5236):
#           
#-----------------------
# Metal1           2660
# Metal2           1578
# Metal3            662
# Metal4            301
# Metal5             35
#-----------------------
#                  5236 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.34 (MB), peak = 1807.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 8.52 (MB)
#Total memory = 1725.34 (MB)
#Peak memory = 1807.07 (MB)
#Start reading timing information from file .timing_file_61745.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 33 ports, 729 instances from timing file .timing_file_61745.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1725.54 (MB), peak = 1807.07 (MB)
#Complete Detail Routing.
#Total wire length = 7349 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 128 um.
#Total wire length on LAYER Metal2 = 2647 um.
#Total wire length on LAYER Metal3 = 3171 um.
#Total wire length on LAYER Metal4 = 1090 um.
#Total wire length on LAYER Metal5 = 313 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Up-Via Summary (total 5210):
#           
#-----------------------
# Metal1           2701
# Metal2           1926
# Metal3            486
# Metal4             97
#-----------------------
#                  5210 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.20 (MB)
#Total memory = 1725.54 (MB)
#Peak memory = 1807.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.81 (MB), peak = 1807.07 (MB)
#
#Total wire length = 7349 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 128 um.
#Total wire length on LAYER Metal2 = 2647 um.
#Total wire length on LAYER Metal3 = 3171 um.
#Total wire length on LAYER Metal4 = 1090 um.
#Total wire length on LAYER Metal5 = 313 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Up-Via Summary (total 5210):
#           
#-----------------------
# Metal1           2701
# Metal2           1926
# Metal3            486
# Metal4             97
#-----------------------
#                  5210 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 7349 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 128 um.
#Total wire length on LAYER Metal2 = 2647 um.
#Total wire length on LAYER Metal3 = 3171 um.
#Total wire length on LAYER Metal4 = 1090 um.
#Total wire length on LAYER Metal5 = 313 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Up-Via Summary (total 5210):
#           
#-----------------------
# Metal1           2701
# Metal2           1926
# Metal3            486
# Metal4             97
#-----------------------
#                  5210 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.67% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.30 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 7349 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 128 um.
#Total wire length on LAYER Metal2 = 2647 um.
#Total wire length on LAYER Metal3 = 3171 um.
#Total wire length on LAYER Metal4 = 1090 um.
#Total wire length on LAYER Metal5 = 313 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.86 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Sep 26 16:35:10 2025
#
#
#Start Post Route Wire Spread.
#Done with 146 horizontal wires in 1 hboxes and 78 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.47 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.47 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.86 (MB)
#Total memory = 1724.48 (MB)
#Peak memory = 1807.07 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 77.18 (MB)
#Total memory = 1721.20 (MB)
#Peak memory = 1807.07 (MB)
#Number of warnings = 3
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Sep 26 16:35:10 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1711.79 (MB), peak = 1807.07 (MB)
#% End route_design (date=09/26 16:35:10, total cpu=0:00:13.2, real=0:00:13.0, peak res=1807.1M, current mem=1711.8M)
@@file 144: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2002.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@file 145: #------------------------------------ [18]
@file 146: # set_db timing_analysis_type ocv
@file 147: # time_design -post_route >> $lyt/reports/${design}_tns.rpt 
@file 148: # set_interactive_constraint_modes {basic_constraint}
@file 149: # set_propagated_clock [all_clocks] 
@file 150: #------------------------------------ [19]
@@file 151: add_fillers -base_cells {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 16 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 48 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 53 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 126 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 126 new insts, @file 152: #------------------------------------ [20]
@@file 153: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2018.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 256.1M) ***

@@file 154: delete_routes -regular_wire_with_drc ;
@file 154: # command to delete routed nets with DRC violations
@file 155:
@@file 156: route_design
#% Begin route_design (date=09/26 16:35:11, mem=1714.9M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.03 (MB), peak = 1807.07 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                                                                 1000ps
delaycal_default_net_load                                                                  0.5pf
delaycal_ignore_net_load                                                                   false
delaycal_input_transition_delay                                                            0.1ps
delaycal_use_default_delay_limit                                                           1000
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -virtualIPO                                                                false
setDelayCalMode -engine                                                                    aae
design_process_node                                                                        45
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          pre_route
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -timingEngine                                                             .timing_file_61745.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getNanoRouteMode -timingEngine                                                             .timing_file_61745.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2018.5M, init mem=2018.5M)
*info: Placed = 855           
*info: Unplaced = 0           
Placement Density:100.00%(1915/1915)
Placement Density (including fixed std cells):100.00%(1915/1915)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2018.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2018.5M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Fri Sep 26 16:35:15 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=771)
#Start reading timing information from file .timing_file_61745.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 33 ports, 729 instances from timing file .timing_file_61745.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 750.
#Total number of nets in the design = 771.
#750 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Sep 26 16:35:15 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 769 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.69 (MB), peak = 1807.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1723.00 (MB), peak = 1807.07 (MB)
#
#Finished routing data preparation on Fri Sep 26 16:35:16 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.25 (MB)
#Total memory = 1723.00 (MB)
#Peak memory = 1807.07 (MB)
#
#
#Start global routing on Fri Sep 26 16:35:16 2025
#
#
#Start global routing initialization on Fri Sep 26 16:35:16 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.25 (MB)
#Total memory = 1723.00 (MB)
#Peak memory = 1807.07 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.26 (MB), peak = 1807.07 (MB)
#Complete Detail Routing.
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.29 (MB)
#Total memory = 1723.30 (MB)
#Peak memory = 1807.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.30 (MB), peak = 1807.07 (MB)
#
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:00:40, elapsed time = 488587:35:17, memory = 1723.34 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 7427 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 133 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3211 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.25 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Sep 26 16:35:17 2025
#
#
#Start Post Route Wire Spread.
#Done with 13 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 7429 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 134 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3212 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.46 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.46 (MB), peak = 1807.07 (MB)
#CELL_VIEW bch_pipelined,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 7429 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 134 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3212 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.54 (MB)
#Total memory = 1722.46 (MB)
#Peak memory = 1807.07 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.93 (MB)
#Total memory = 1717.41 (MB)
#Peak memory = 1807.07 (MB)
#Number of warnings = 2
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Sep 26 16:35:17 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1717.54 (MB), peak = 1807.07 (MB)
#% End route_design (date=09/26 16:35:17, total cpu=0:00:06.6, real=0:00:06.0, peak res=1717.5M, current mem=1717.5M)
@file 157:
@@file 158: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2031.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@@file 159: route_eco -fix_drc ;
**INFO: User settings:
design_process_node                                                                        45
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -timingEngine                                                             .timing_file_61745.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getNanoRouteMode -timingEngine                                                             .timing_file_61745.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -virtualIPO                                                                false

route_detail -fix_drc

#Start route_detail on Fri Sep 26 16:35:22 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=771)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#WARNING (NRDB-942) Reset route_design_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#Start routing data preparation on Fri Sep 26 16:35:22 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 769 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 126/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(126 insts marked dirty, reset pre-exisiting dirty flag on 126 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.77 (MB), peak = 1807.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.08 (MB), peak = 1807.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#126 out of 855 instances (14.7%) need to be verified(marked ipoed), dirty area = 4.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1725.41 (MB), peak = 1807.07 (MB)
#Complete Detail Routing.
#Total wire length = 7429 um.
#Total half perimeter of net bounding box = 6503 um.
#Total wire length on LAYER Metal1 = 134 um.
#Total wire length on LAYER Metal2 = 2656 um.
#Total wire length on LAYER Metal3 = 3212 um.
#Total wire length on LAYER Metal4 = 1109 um.
#Total wire length on LAYER Metal5 = 317 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5210
#Total number of multi-cut vias = 4792 ( 92.0%)
#Total number of single cut vias = 418 (  8.0%)
#Up-Via Summary (total 5210):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           352 ( 13.0%)      2349 ( 87.0%)       2701
# Metal2            64 (  3.3%)      1862 ( 96.7%)       1926
# Metal3             2 (  0.4%)       484 ( 99.6%)        486
# Metal4             0 (  0.0%)        97 (100.0%)         97
#-----------------------------------------------------------
#                  418 (  8.0%)      4792 ( 92.0%)       5210 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.48 (MB)
#Total memory = 1725.41 (MB)
#Peak memory = 1807.07 (MB)
#	no debugging net set
#
#route_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.30 (MB)
#Total memory = 1720.36 (MB)
#Peak memory = 1807.07 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Fri Sep 26 16:35:23 2025
#
@file 159: # tries to fix remaining violation nets
@@file 160: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2035.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 264.1M) ***

@file 161: # delete_routes -layer 6
@file 162: #  -route_only_layers 4:5;# route_only_layers option restricts eco routing to specified layer range 
@file 163: # check_drc
@file 164:
@file 165: #------------------------------------ [21]
@file 166: # add_metal_fill -layers {Metal1 Metal2 Metal3 Metal4}
@file 167:
@file 168: #------------------------------------ [22]
@@file 169: check_antenna
 *** Starting Verify Antenna (MEM: 2299.5) ***

Report File: bch_pipelined.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
#- FE data import: obj_type VIA:
#--layer Metal1 obj num 273
#--layer Metal2 obj num 316
#--layer Metal3 obj num 75
#--layer Metal4 obj num 5
#- total obj num 669
#- FE data import: obj_type INSTANCE_PIN:
#--layer Metal1 obj num 137
#--layer Metal3 obj num 1
#- total obj num 138
#- FE data import: obj_type WIRE:
#--layer Metal2 obj num 344
#--layer Metal3 obj num 68
#--layer Metal4 obj num 3
#- total obj num 415
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
@file 170: puts "SALVAR DESIGN?"
SALVAR DESIGN?
@@file 171: suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[SUSPEND]innovus 2> resume
@innovus 3> @@file 172: write_netlist $lyt/${design}/${design}_lyt.v
Writing Netlist "/home/ci_inovador/Documentos/inge4-workspace/layout/bch_pipelined/bch_pipelined_lyt.v" ...
@@file 173: write_sdf -edge check_edge -map_setuphold merge_always -map_recrem merge_always -version 3.0  $lyt/${design}/${design}_lyt.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2463.55 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: bch_pipelined
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'bch_pipelined' of instances=855 and nets=771 using extraction engine 'pre_route' .
pre_route RC Extraction called for design bch_pipelined.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2471.547M)
Start delay calculation (fullDC) (1 T). (MEM=2471.55)
Total number of fetched objects 751
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 751
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2511.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2511.77 CPU=0:00:00.1 REAL=0:00:00.0)
@@file 174: get_db power_method
@@file 175: report_power -power_unit uW > $lyt/${design}/reports/${design}_pwr.rpt
** NOTE: Created directory path '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_pipelined/reports' for file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_pipelined/reports/bch_pipelined_pwr.rpt'.
env CDS_WORKAREA is set to /home/ci_inovador/Documentos/inge4-workspace/work
@@file 176: set_db power_corner min
@file 177: #   write_stream -mode ALL -unit 2000 $lyt/${design}.gsd
@@file 178: write_def -floorplan -netlist -routing $lyt/${design}/${design}_lyt.def
Writing DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_pipelined/bch_pipelined_lyt.def', current time is Fri Sep 26 16:35:41 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_pipelined/bch_pipelined_lyt.def' is written, current time is Fri Sep 26 16:35:41 2025 ...
@@file 179: report_area > $lyt/${design}/reports/${design}_area.rpt
@@file 180: report_timing -unconstrained > $lyt/${design}/reports/${design}_timing.rpt
@@file 181: write_db $design.enc
slow_timing fast_timing
#% Begin save design ... (date=09/26 16:35:41, mem=1916.4M)
% Begin Save ccopt configuration ... (date=09/26 16:35:41, mem=1916.4M)
% End Save ccopt configuration ... (date=09/26 16:35:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1917.6M, current mem=1917.6M)
% Begin Save netlist data ... (date=09/26 16:35:41, mem=1917.6M)
Writing Binary DB to bch_pipelined.enc/bch_pipelined.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/26 16:35:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1918.1M, current mem=1918.1M)
Saving symbol-table file ...
Saving congestion map file bch_pipelined.enc/bch_pipelined.route.congmap.gz ...
% Begin Save AAE data ... (date=09/26 16:35:41, mem=1918.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/26 16:35:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1918.4M, current mem=1918.4M)
Saving preference file bch_pipelined.enc/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=09/26 16:35:42, mem=1923.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/26 16:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1923.4M, current mem=1923.4M)
Saving PG file bch_pipelined.enc/bch_pipelined.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Sep 26 16:35:42 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2362.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/26 16:35:42, mem=1923.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/26 16:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1923.7M, current mem=1923.7M)
% Begin Save routing data ... (date=09/26 16:35:42, mem=1923.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2362.2M) ***
% End Save routing data ... (date=09/26 16:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1923.8M, current mem=1923.8M)
Saving property file bch_pipelined.enc/bch_pipelined.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2365.2M) ***
#Saving pin access data to file bch_pipelined.enc/bch_pipelined.apa ...
#
Saving preRoute extracted patterns in file 'bch_pipelined.enc/bch_pipelined.techData.gz' ...
Saving preRoute extraction data in directory 'bch_pipelined.enc/extraction/' ...
% Begin Save power constraints data ... (date=09/26 16:35:42, mem=1927.0M)
% End Save power constraints data ... (date=09/26 16:35:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1927.0M, current mem=1927.0M)
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
rc_best rc_worst
Generated self-contained design bch_pipelined.enc
#% End save design ... (date=09/26 16:35:42, total cpu=0:00:00.8, real=0:00:01.0, peak res=1954.0M, current mem=1929.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@@file 182: gui_fit
@@file 183: gui_create_floorplan_snapshot -dir $ROOT/pics/$design/ -name $design.png -overwrite
Starting snapshot creation...
### Start verbose source output (echo_comments mode) for 'checkplace.ss.rpt' ...
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Fri Sep 26 16:35:43 2025
#  Design:            bch_pipelined
###############################################################

## No violations found ##

## Summary: 
#########################################################
## Number of Placed Instances = 855
## Number of Unplaced Instances = 0
## Placement Density:100.00%(1915/1915)
## Placement Density (including fixed std cells):100.00%(1915/1915)
### End verbose source output for 'checkplace.ss.rpt'.
Completed snapshot creation (cpu = 0:0:0, real = 0:0:1, mem = 2422.64M, memory increment = 4.09M)
Saving snapshot for fplan view to ss_bch_pipelined.png.fplan.gif
Saving snapshot for amoeba view to ss_bch_pipelined.png.amoeba.gif
Saving snapshot for place view to ss_bch_pipelined.png.place.gif
@@file 184: set_db timing_analysis_check_type hold
@@file 185: report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: bch_pipelined
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2411.12)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 751
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2438.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2438.34 CPU=0:00:00.1 REAL=0:00:00.0)
@@file 186: set_db timing_analysis_check_type setup
@@file 187: report_timing -unconstrained > $lyt/${design}/reports/${design}_setup_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: bch_pipelined
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2426.82)
*** Calculating scaling factor for slow libraries using the default operating condition of each library.
Total number of fetched objects 751
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2438.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2438.34 CPU=0:00:00.1 REAL=0:00:00.0)
@file 188:
@file 189: exit

*** Memory Usage v#1 (Current mem = 2393.336M, initial mem = 499.883M) ***
*** Message Summary: 39 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:49.4, real=0:01:08, mem=2393.3M) ---
