# Citation Log: How a Chip Is Manufactured

> Generated: December 15, 2025
> Total Sources: 18
> Tier Distribution: 67% Tier 1-2

## Citation Standards

| Status | Icon | Meaning |
|--------|------|---------|
| Verified | ✅ | URL confirmed, content confirmed |
| Pending | ⏳ | Needs final verification |
| Attributed | ⚠️ | Industry standard knowledge |

---

## Tier 1 Sources (Primary/Authoritative)

### Source 1: Semiconductor Industry Association — Manufacturing Overview
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing in the U.S. |
| **URL** | https://www.semiconductors.org/wp-content/uploads/2022/02/Semiconductor-Manufacturing-in-the-US.pdf |
| **Type** | Tier 1 — Industry Association |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Process overview, wafer production, industry economics |

### Source 2: ASML — Lithography Technology
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process Steps |
| **URL** | https://www.asml.com/news/stories/2021/semiconductor-manufacturing-process-steps |
| **Type** | Tier 1 — Equipment Manufacturer (Technical) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Photolithography process, EUV technology |

### Source 3: Wikipedia — Chemical-Mechanical Polishing
| Field | Value |
|-------|-------|
| **Title** | Chemical-mechanical polishing |
| **URL** | https://en.wikipedia.org/wiki/Chemical-mechanical_polishing |
| **Type** | Tier 2 — Encyclopedia (well-sourced) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | CMP process description, wafer planarization |

### Source 4: Wikipedia — Die Singulation
| Field | Value |
|-------|-------|
| **Title** | Die singulation |
| **URL** | https://en.wikipedia.org/wiki/Die_singulation |
| **Type** | Tier 2 — Encyclopedia (well-sourced) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Wafer dicing process, packaging preparation |

### Source 5: Wikipedia — ASML Holding
| Field | Value |
|-------|-------|
| **Title** | ASML Holding |
| **URL** | https://en.wikipedia.org/wiki/ASML_Holding |
| **Type** | Tier 2 — Encyclopedia (well-sourced) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | EUV lithography monopoly, equipment specifications |

### Source 6: Wikipedia — CHIPS and Science Act
| Field | Value |
|-------|-------|
| **Title** | CHIPS and Science Act |
| **URL** | https://en.wikipedia.org/wiki/CHIPS_and_Science_Act |
| **Type** | Tier 2 — Encyclopedia (well-sourced) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | US semiconductor policy, geopolitical context |

### Source 7: Wikipedia — European Chips Act
| Field | Value |
|-------|-------|
| **Title** | European Chips Act |
| **URL** | https://en.wikipedia.org/wiki/European_Chips_Act |
| **Type** | Tier 2 — Encyclopedia (well-sourced) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | EU semiconductor policy, geopolitical context |

---

## Tier 2 Sources (Secondary/Industry)

### Source 8: EU Semiconductors — Industry Leaflet
| Field | Value |
|-------|-------|
| **Title** | European Semiconductor Industry Leaflet |
| **URL** | https://www.eusemiconductors.eu/sites/default/files/Leaflet%20digital.pdf |
| **Type** | Tier 2 — Industry Association |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Purity requirements (9N), wafer dimensions |

### Source 9: TechTarget — Semiconductor Manufacturing Process
| Field | Value |
|-------|-------|
| **Title** | Core steps in the semiconductor manufacturing process |
| **URL** | https://www.techtarget.com/whatis/feature/core-steps-in-the-semiconductor-manufacturing-process |
| **Type** | Tier 2 — Technology Publication |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Process overview, wafer preparation |

### Source 10: Hitachi High-Tech — Semiconductor Process
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process |
| **URL** | https://www.hitachi-hightech.com/global/products/device/semiconductor/process.html |
| **Type** | Tier 2 — Equipment Manufacturer |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Process steps, equipment context |

### Source 11: Wevolver — Semiconductor Manufacturing Guide
| Field | Value |
|-------|-------|
| **Title** | How Are Semiconductors Made: A Comprehensive Guide |
| **URL** | https://www.wevolver.com/article/how-are-semiconductors-made-a-comprehensive-guide-to-semiconductor-manufacturing |
| **Type** | Tier 2 — Engineering Publication |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Packaging, process overview |

### Source 12: Reuters — TSMC Strategic Importance
| Field | Value |
|-------|-------|
| **Title** | US official says Chinese seizure of TSMC would be 'absolutely devastating' |
| **URL** | https://www.reuters.com/world/us/us-official-says-chinese-seizure-tsmc-taiwan-would-be-absolutely-devastating-2024-05-08/ |
| **Type** | Tier 1 — News Wire (primary reporting) |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Geopolitical significance, supply chain vulnerability |

---

## Tier 3 Sources (Supplementary/Educational)

### Source 13: LinkedIn — Semiconductor Manufacturing Process Guide
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process Guide |
| **URL** | https://www.linkedin.com/pulse/semiconductor-manufacturing-process-guide-dutt-panchal-7t6yf |
| **Type** | Tier 3 — Professional Article |
| **Accessed** | December 2025 |
| **Status** | ⏳ Pending |
| **Supports Claims** | Process overview, FEOL/BEOL terminology |

### Source 14: AGS Devices — Semiconductors Manufacturing
| Field | Value |
|-------|-------|
| **Title** | Semiconductors Manufacturing |
| **URL** | https://www.agsdevices.com/semiconductors-manufacturing/ |
| **Type** | Tier 3 — Industry Website |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Process steps, doping explanation |

### Source 15: Averroes AI — Semiconductor Manufacturing Step-by-Step
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process: Step by Step Guide |
| **URL** | https://averroes.ai/blog/semiconductor-manufacturing-process-step-by-step-guide |
| **Type** | Tier 3 — Technology Blog |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Testing, quality control |

### Source 16: Electronics and You — Semiconductor Manufacturing
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process Steps and Technology |
| **URL** | https://www.electronicsandyou.com/blog/semiconductor-manufacturing-process-steps-and-technology-used.html |
| **Type** | Tier 3 — Educational Blog |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Process overview, metallization |

### Source 17: NIST — Semiconductor Manufacturing Image
| Field | Value |
|-------|-------|
| **Title** | Semiconductor Manufacturing Process (Image) |
| **URL** | https://www.nist.gov/image/semiconductor-manufacturing-process |
| **Type** | Tier 1 — Government Agency |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Visual reference for process flow |

### Source 18: Veteksemicon — Chip Manufacturing Explanation
| Field | Value |
|-------|-------|
| **Title** | A Complete Explanation of the Chip Manufacturing Process |
| **URL** | https://www.veteksemicon.com/news/a-complete-explanation-of-the-chip-manufacturing-process-1-2-from-wafer-to-packaging-and-testing.html |
| **Type** | Tier 3 — Industry Website |
| **Accessed** | December 2025 |
| **Status** | ✅ Verified |
| **Supports Claims** | Wafer formation, Czochralski process |

---

## Key Technical Facts (Attributed to Industry Standard)

| Fact | Attribution | Status |
|------|-------------|--------|
| Electronic-grade silicon: 99.9999999% (9N) purity | EU Semiconductors, multiple sources | ✅ |
| Standard wafer diameter: 300mm | Industry standard | ⚠️ Attributed |
| Wafer thickness: ~0.5mm (500 microns) | EU Semiconductors | ✅ |
| EUV wavelength: 13.5nm | ASML, Wikipedia | ✅ |
| DUV wavelength: 193nm | Industry standard | ⚠️ Attributed |
| Copper used for interconnects | Multiple sources | ✅ |
| CMP for planarization | Wikipedia, multiple | ✅ |
| Ion implantation for doping | Multiple sources | ✅ |

---

## Version History

| Version | Date | Changes |
|---------|------|---------|
| v1.0 | December 15, 2025 | Initial research package |










