// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1d_cl_array_array_ap_fixed_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [6:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [6:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [6:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [6:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [6:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [6:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [6:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [6:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] p_Result_s_reg_16921;
reg   [0:0] p_Result_s_reg_16921_pp0_iter2_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [3:0] wp_idx_reg_1430;
wire   [0:0] icmp_ln50_fu_13926_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    io_acc_block_signal_op152;
wire    data_window_0_V_V_full_n;
reg    data_window_0_V_V_write;
reg   [0:0] trunc_ln13_1_reg_16905;
wire    data_window_1_V_V_full_n;
reg    data_window_1_V_V_write;
wire    data_window_2_V_V_full_n;
reg    data_window_2_V_V_write;
wire    data_window_3_V_V_full_n;
reg    data_window_3_V_V_write;
wire    data_window_4_V_V_full_n;
reg    data_window_4_V_V_write;
wire    data_window_5_V_V_full_n;
reg    data_window_5_V_V_write;
wire    data_window_6_V_V_full_n;
reg    data_window_6_V_V_write;
wire    data_window_7_V_V_full_n;
reg    data_window_7_V_V_write;
wire    data_window_8_V_V_full_n;
reg    data_window_8_V_V_write;
reg   [0:0] tmp_322_reg_16909;
wire    data_window_9_V_V_full_n;
reg    data_window_9_V_V_write;
wire    data_window_10_V_V_full_n;
reg    data_window_10_V_V_write;
wire    data_window_11_V_V_full_n;
reg    data_window_11_V_V_write;
wire    data_window_12_V_V_full_n;
reg    data_window_12_V_V_write;
wire    data_window_13_V_V_full_n;
reg    data_window_13_V_V_write;
wire    data_window_14_V_V_full_n;
reg    data_window_14_V_V_write;
wire    data_window_15_V_V_full_n;
reg    data_window_15_V_V_write;
wire    data_window_16_V_V_full_n;
reg    data_window_16_V_V_write;
reg   [0:0] tmp_323_reg_16913;
wire    data_window_17_V_V_full_n;
reg    data_window_17_V_V_write;
wire    data_window_18_V_V_full_n;
reg    data_window_18_V_V_write;
wire    data_window_19_V_V_full_n;
reg    data_window_19_V_V_write;
wire    data_window_20_V_V_full_n;
reg    data_window_20_V_V_write;
wire    data_window_21_V_V_full_n;
reg    data_window_21_V_V_write;
wire    data_window_22_V_V_full_n;
reg    data_window_22_V_V_write;
wire    data_window_23_V_V_full_n;
reg    data_window_23_V_V_write;
wire    data_window_24_V_V_full_n;
reg    data_window_24_V_V_write;
reg   [0:0] tmp_324_reg_16917;
wire    data_window_25_V_V_full_n;
reg    data_window_25_V_V_write;
wire    data_window_26_V_V_full_n;
reg    data_window_26_V_V_write;
wire    data_window_27_V_V_full_n;
reg    data_window_27_V_V_write;
wire    data_window_28_V_V_full_n;
reg    data_window_28_V_V_write;
wire    data_window_29_V_V_full_n;
reg    data_window_29_V_V_write;
wire    data_window_30_V_V_full_n;
reg    data_window_30_V_V_write;
wire    data_window_31_V_V_full_n;
reg    data_window_31_V_V_write;
reg    ap_block_state3_pp0_stage0_iter1;
wire   [6:0] data_window_0_V_V_dout;
wire    data_window_0_V_V_empty_n;
reg    data_window_0_V_V_read;
reg   [0:0] p_Result_s_reg_16921_pp0_iter1_reg;
wire   [6:0] data_window_1_V_V_dout;
wire    data_window_1_V_V_empty_n;
reg    data_window_1_V_V_read;
wire   [6:0] data_window_2_V_V_dout;
wire    data_window_2_V_V_empty_n;
reg    data_window_2_V_V_read;
wire   [6:0] data_window_3_V_V_dout;
wire    data_window_3_V_V_empty_n;
reg    data_window_3_V_V_read;
wire   [6:0] data_window_4_V_V_dout;
wire    data_window_4_V_V_empty_n;
reg    data_window_4_V_V_read;
wire   [6:0] data_window_5_V_V_dout;
wire    data_window_5_V_V_empty_n;
reg    data_window_5_V_V_read;
wire   [6:0] data_window_6_V_V_dout;
wire    data_window_6_V_V_empty_n;
reg    data_window_6_V_V_read;
wire   [6:0] data_window_7_V_V_dout;
wire    data_window_7_V_V_empty_n;
reg    data_window_7_V_V_read;
wire   [6:0] data_window_8_V_V_dout;
wire    data_window_8_V_V_empty_n;
reg    data_window_8_V_V_read;
wire   [6:0] data_window_9_V_V_dout;
wire    data_window_9_V_V_empty_n;
reg    data_window_9_V_V_read;
wire   [6:0] data_window_10_V_V_dout;
wire    data_window_10_V_V_empty_n;
reg    data_window_10_V_V_read;
wire   [6:0] data_window_11_V_V_dout;
wire    data_window_11_V_V_empty_n;
reg    data_window_11_V_V_read;
wire   [6:0] data_window_12_V_V_dout;
wire    data_window_12_V_V_empty_n;
reg    data_window_12_V_V_read;
wire   [6:0] data_window_13_V_V_dout;
wire    data_window_13_V_V_empty_n;
reg    data_window_13_V_V_read;
wire   [6:0] data_window_14_V_V_dout;
wire    data_window_14_V_V_empty_n;
reg    data_window_14_V_V_read;
wire   [6:0] data_window_15_V_V_dout;
wire    data_window_15_V_V_empty_n;
reg    data_window_15_V_V_read;
wire   [6:0] data_window_16_V_V_dout;
wire    data_window_16_V_V_empty_n;
reg    data_window_16_V_V_read;
wire   [6:0] data_window_17_V_V_dout;
wire    data_window_17_V_V_empty_n;
reg    data_window_17_V_V_read;
wire   [6:0] data_window_18_V_V_dout;
wire    data_window_18_V_V_empty_n;
reg    data_window_18_V_V_read;
wire   [6:0] data_window_19_V_V_dout;
wire    data_window_19_V_V_empty_n;
reg    data_window_19_V_V_read;
wire   [6:0] data_window_20_V_V_dout;
wire    data_window_20_V_V_empty_n;
reg    data_window_20_V_V_read;
wire   [6:0] data_window_21_V_V_dout;
wire    data_window_21_V_V_empty_n;
reg    data_window_21_V_V_read;
wire   [6:0] data_window_22_V_V_dout;
wire    data_window_22_V_V_empty_n;
reg    data_window_22_V_V_read;
wire   [6:0] data_window_23_V_V_dout;
wire    data_window_23_V_V_empty_n;
reg    data_window_23_V_V_read;
wire   [6:0] data_window_24_V_V_dout;
wire    data_window_24_V_V_empty_n;
reg    data_window_24_V_V_read;
wire   [6:0] data_window_25_V_V_dout;
wire    data_window_25_V_V_empty_n;
reg    data_window_25_V_V_read;
wire   [6:0] data_window_26_V_V_dout;
wire    data_window_26_V_V_empty_n;
reg    data_window_26_V_V_read;
wire   [6:0] data_window_27_V_V_dout;
wire    data_window_27_V_V_empty_n;
reg    data_window_27_V_V_read;
wire   [6:0] data_window_28_V_V_dout;
wire    data_window_28_V_V_empty_n;
reg    data_window_28_V_V_read;
wire   [6:0] data_window_29_V_V_dout;
wire    data_window_29_V_V_empty_n;
reg    data_window_29_V_V_read;
wire   [6:0] data_window_30_V_V_dout;
wire    data_window_30_V_V_empty_n;
reg    data_window_30_V_V_read;
wire   [6:0] data_window_31_V_V_dout;
wire    data_window_31_V_V_empty_n;
reg    data_window_31_V_V_read;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
wire    io_acc_block_signal_op684;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] i_iw_fu_13932_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] trunc_ln13_1_fu_14016_p1;
reg   [6:0] tmp_V_48_reg_16925;
reg  signed [6:0] tmp_V_50_reg_16931;
reg   [6:0] tmp_V_53_reg_16936;
reg   [6:0] tmp_V_54_reg_16944;
reg  signed [6:0] tmp_V_55_reg_16950;
reg   [6:0] tmp_V_56_reg_16957;
reg   [6:0] tmp_V_57_reg_16965;
reg  signed [6:0] tmp_V_58_reg_16971;
reg  signed [6:0] tmp_V_59_reg_16978;
reg   [6:0] tmp_V_60_reg_16985;
reg   [6:0] tmp_V_61_reg_16991;
reg  signed [6:0] tmp_V_62_reg_16996;
reg   [6:0] tmp_V_63_reg_17003;
reg   [6:0] tmp_V_64_reg_17008;
reg   [6:0] tmp_V_65_reg_17017;
wire   [12:0] add_ln703_883_fu_15298_p2;
reg   [12:0] add_ln703_883_reg_17024;
wire   [11:0] add_ln703_887_fu_15330_p2;
reg   [11:0] add_ln703_887_reg_17029;
wire   [13:0] add_ln703_895_fu_15402_p2;
reg   [13:0] add_ln703_895_reg_17034;
wire   [12:0] add_ln703_899_fu_15434_p2;
reg   [12:0] add_ln703_899_reg_17039;
wire   [10:0] add_ln703_900_fu_15440_p2;
reg   [10:0] add_ln703_900_reg_17044;
wire   [10:0] add_ln703_904_fu_15456_p2;
reg   [10:0] add_ln703_904_reg_17049;
wire   [12:0] add_ln703_905_fu_15462_p2;
reg   [12:0] add_ln703_905_reg_17054;
wire   [13:0] acc_1_V_fu_15478_p2;
reg   [13:0] acc_1_V_reg_17059;
wire   [12:0] add_ln703_932_fu_15484_p2;
reg   [12:0] add_ln703_932_reg_17064;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage0_01001;
wire  signed [6:0] mul_ln1118_97_fu_1444_p0;
wire  signed [6:0] mul_ln1118_95_fu_1454_p0;
wire  signed [12:0] sext_ln1118_948_fu_14243_p1;
wire  signed [6:0] mul_ln1118_100_fu_1461_p0;
wire  signed [6:0] mul_ln1118_99_fu_1476_p0;
wire  signed [6:0] mul_ln1118_105_fu_1551_p0;
wire  signed [6:0] mul_ln1118_103_fu_1573_p0;
wire  signed [6:0] mul_ln1118_98_fu_1576_p0;
wire  signed [6:0] mul_ln1118_102_fu_1600_p0;
wire  signed [6:0] mul_ln1118_104_fu_1653_p0;
wire  signed [6:0] mul_ln1118_101_fu_1674_p0;
wire  signed [6:0] mul_ln1118_96_fu_1692_p0;
wire  signed [6:0] mul_ln1118_fu_1696_p0;
wire   [3:0] r_fu_13944_p2;
wire   [1:0] tmp_321_fu_13950_p4;
wire   [2:0] trunc_ln25_fu_13966_p1;
wire   [0:0] icmp_ln24_fu_13960_p2;
wire   [2:0] xor_ln24_fu_13970_p2;
wire   [0:0] icmp_ln13_fu_13938_p2;
wire   [2:0] trunc_ln13_fu_13984_p1;
wire   [2:0] select_ln24_fu_13976_p3;
wire   [2:0] p_Val2_s_fu_13996_p8;
wire   [3:0] p_Val2_s_fu_13996_p9;
wire   [7:0] shl_ln_fu_14116_p3;
wire  signed [8:0] sext_ln1118_fu_14124_p1;
wire   [8:0] sub_ln1118_fu_14128_p2;
wire   [6:0] trunc_ln6_fu_14134_p4;
wire  signed [6:0] sext_ln1116_52_fu_14148_p0;
wire  signed [6:0] shl_ln1118_s_fu_14153_p1;
wire   [7:0] shl_ln1118_s_fu_14153_p3;
wire  signed [8:0] sext_ln1118_942_fu_14161_p1;
wire   [8:0] sub_ln1118_495_fu_14165_p2;
wire   [6:0] trunc_ln708_s_fu_14171_p4;
wire   [13:0] mul_ln1118_fu_1696_p2;
wire   [11:0] trunc_ln708_736_fu_14185_p4;
wire  signed [6:0] shl_ln1118_442_fu_14199_p1;
wire   [11:0] shl_ln1118_442_fu_14199_p3;
wire  signed [6:0] shl_ln1118_443_fu_14211_p1;
wire   [8:0] shl_ln1118_443_fu_14211_p3;
wire  signed [12:0] sext_ln1118_945_fu_14207_p1;
wire  signed [12:0] sext_ln1118_946_fu_14219_p1;
wire   [12:0] sub_ln1118_496_fu_14223_p2;
wire   [10:0] trunc_ln708_737_fu_14229_p4;
wire   [12:0] mul_ln1118_95_fu_1454_p2;
wire   [10:0] trunc_ln708_738_fu_14249_p4;
wire   [12:0] mul_ln1118_96_fu_1692_p2;
wire   [10:0] trunc_ln708_739_fu_14263_p4;
wire   [12:0] shl_ln1118_444_fu_14277_p3;
wire  signed [10:0] shl_ln1118_445_fu_14289_p3;
wire  signed [13:0] sext_ln1118_951_fu_14285_p1;
wire  signed [13:0] sext_ln1118_953_fu_14301_p1;
wire   [13:0] sub_ln1118_497_fu_14305_p2;
wire   [11:0] trunc_ln708_740_fu_14311_p4;
wire   [7:0] shl_ln1118_446_fu_14325_p3;
wire  signed [11:0] sext_ln1118_955_fu_14333_p1;
wire  signed [11:0] sext_ln1118_952_fu_14297_p1;
wire   [11:0] add_ln1118_fu_14337_p2;
wire   [9:0] trunc_ln708_741_fu_14343_p4;
wire   [10:0] shl_ln1118_447_fu_14357_p3;
wire   [7:0] shl_ln1118_448_fu_14369_p3;
wire  signed [11:0] sext_ln1118_957_fu_14365_p1;
wire  signed [11:0] sext_ln1118_958_fu_14377_p1;
wire   [11:0] sub_ln1118_498_fu_14381_p2;
wire   [9:0] trunc_ln708_742_fu_14387_p4;
wire   [8:0] shl_ln1118_449_fu_14407_p3;
wire   [11:0] sub_ln1118_499_fu_14401_p2;
wire  signed [11:0] sext_ln1118_960_fu_14415_p1;
wire   [11:0] sub_ln1118_500_fu_14419_p2;
wire   [9:0] trunc_ln708_743_fu_14425_p4;
wire  signed [6:0] sext_ln1118_962_fu_14439_p0;
wire   [12:0] mul_ln1118_97_fu_1444_p2;
wire   [10:0] trunc_ln708_744_fu_14444_p4;
wire  signed [6:0] shl_ln1118_450_fu_14458_p1;
wire   [11:0] shl_ln1118_450_fu_14458_p3;
wire  signed [6:0] shl_ln1118_451_fu_14470_p1;
wire   [8:0] shl_ln1118_451_fu_14470_p3;
wire  signed [12:0] sext_ln1118_964_fu_14466_p1;
wire  signed [12:0] sext_ln1118_965_fu_14478_p1;
wire   [12:0] sub_ln1118_501_fu_14482_p2;
wire   [10:0] trunc_ln708_745_fu_14488_p4;
wire  signed [6:0] shl_ln1118_452_fu_14502_p1;
wire   [10:0] shl_ln1118_452_fu_14502_p3;
wire  signed [6:0] shl_ln1118_453_fu_14514_p1;
wire   [7:0] shl_ln1118_453_fu_14514_p3;
wire  signed [11:0] sext_ln1118_967_fu_14510_p1;
wire  signed [11:0] sext_ln1118_968_fu_14522_p1;
wire   [11:0] sub_ln1118_502_fu_14526_p2;
wire   [9:0] trunc_ln708_746_fu_14532_p4;
wire   [10:0] shl_ln1118_454_fu_14546_p3;
wire  signed [7:0] shl_ln1118_455_fu_14558_p3;
wire  signed [11:0] sext_ln1118_971_fu_14566_p1;
wire  signed [11:0] sext_ln1118_970_fu_14554_p1;
wire   [11:0] add_ln1118_96_fu_14574_p2;
wire  signed [9:0] trunc_ln708_747_fu_14580_p4;
wire   [11:0] shl_ln1118_456_fu_14598_p3;
wire  signed [12:0] sext_ln1118_975_fu_14606_p1;
wire   [12:0] sub_ln1118_503_fu_14610_p2;
wire   [10:0] trunc_ln708_748_fu_14616_p4;
wire  signed [12:0] sext_ln1118_972_fu_14570_p1;
wire   [12:0] sub_ln1118_504_fu_14630_p2;
wire   [10:0] trunc_ln708_749_fu_14636_p4;
wire   [9:0] shl_ln3_fu_14650_p3;
wire   [11:0] shl_ln1118_457_fu_14662_p3;
wire   [7:0] shl_ln1118_458_fu_14674_p3;
wire  signed [12:0] sext_ln1118_978_fu_14670_p1;
wire  signed [12:0] sext_ln1118_979_fu_14682_p1;
wire   [12:0] sub_ln1118_505_fu_14686_p2;
wire   [10:0] trunc_ln708_750_fu_14692_p4;
wire  signed [9:0] shl_ln708_s_fu_14706_p3;
wire   [11:0] shl_ln1118_459_fu_14718_p3;
wire  signed [12:0] sext_ln1118_981_fu_14726_p1;
wire   [12:0] sub_ln1118_506_fu_14730_p2;
wire  signed [12:0] sext_ln1118_982_fu_14736_p1;
wire   [12:0] sub_ln1118_507_fu_14740_p2;
wire   [10:0] trunc_ln708_751_fu_14746_p4;
wire   [10:0] shl_ln1118_460_fu_14760_p3;
wire  signed [11:0] sext_ln1118_984_fu_14768_p1;
wire   [8:0] shl_ln1118_461_fu_14778_p3;
wire   [11:0] sub_ln1118_508_fu_14772_p2;
wire  signed [11:0] sext_ln1118_985_fu_14786_p1;
wire   [11:0] sub_ln1118_509_fu_14790_p2;
wire   [9:0] trunc_ln708_752_fu_14796_p4;
wire   [10:0] shl_ln1118_462_fu_14810_p3;
wire   [8:0] shl_ln1118_463_fu_14822_p3;
wire  signed [11:0] sext_ln1118_987_fu_14818_p1;
wire  signed [11:0] sext_ln1118_988_fu_14830_p1;
wire   [11:0] sub_ln1118_510_fu_14834_p2;
wire   [9:0] trunc_ln708_753_fu_14840_p4;
wire  signed [6:0] sext_ln1116_57_fu_14854_p0;
wire   [13:0] mul_ln1118_98_fu_1576_p2;
wire   [11:0] trunc_ln708_755_fu_14859_p4;
wire  signed [6:0] shl_ln1118_466_fu_14873_p1;
wire   [10:0] shl_ln1118_466_fu_14873_p3;
wire  signed [11:0] sext_ln1118_993_fu_14881_p1;
wire   [11:0] sub_ln1118_511_fu_14885_p2;
wire   [9:0] trunc_ln708_756_fu_14891_p4;
wire  signed [6:0] shl_ln1118_467_fu_14905_p1;
wire   [11:0] shl_ln1118_467_fu_14905_p3;
wire  signed [6:0] shl_ln1118_468_fu_14917_p1;
wire   [8:0] shl_ln1118_468_fu_14917_p3;
wire  signed [12:0] sext_ln1118_997_fu_14925_p1;
wire  signed [12:0] sext_ln1118_996_fu_14913_p1;
wire   [12:0] sub_ln1118_512_fu_14929_p2;
wire   [10:0] trunc_ln708_757_fu_14935_p4;
wire  signed [6:0] shl_ln1118_469_fu_14949_p1;
wire   [10:0] shl_ln1118_469_fu_14949_p3;
wire  signed [11:0] sext_ln1118_1000_fu_14957_p1;
wire  signed [6:0] shl_ln1118_470_fu_14967_p1;
wire   [7:0] shl_ln1118_470_fu_14967_p3;
wire   [11:0] sub_ln1118_513_fu_14961_p2;
wire  signed [11:0] sext_ln1118_1001_fu_14975_p1;
wire   [11:0] sub_ln1118_514_fu_14979_p2;
wire   [9:0] trunc_ln708_759_fu_14985_p4;
wire   [12:0] sub_ln1118_515_fu_14999_p2;
wire   [10:0] trunc_ln708_760_fu_15005_p4;
wire   [11:0] shl_ln1118_471_fu_15019_p3;
wire   [8:0] shl_ln1118_472_fu_15031_p3;
wire  signed [12:0] sext_ln1118_1005_fu_15039_p1;
wire  signed [12:0] sext_ln1118_1004_fu_15027_p1;
wire   [12:0] add_ln1118_98_fu_15043_p2;
wire   [10:0] trunc_ln708_761_fu_15049_p4;
wire   [10:0] shl_ln1118_473_fu_15063_p3;
wire   [7:0] shl_ln1118_474_fu_15075_p3;
wire  signed [11:0] sext_ln1118_1008_fu_15083_p1;
wire  signed [11:0] sext_ln1118_1007_fu_15071_p1;
wire   [11:0] sub_ln1118_516_fu_15087_p2;
wire   [9:0] trunc_ln708_762_fu_15093_p4;
wire   [8:0] shl_ln1118_475_fu_15107_p3;
wire  signed [9:0] sext_ln1118_1010_fu_15115_p1;
wire   [9:0] sub_ln1118_517_fu_15119_p2;
wire   [7:0] trunc_ln708_763_fu_15125_p4;
wire   [5:0] trunc_ln708_768_fu_15139_p4;
wire  signed [6:0] shl_ln1118_490_fu_15153_p1;
wire   [11:0] shl_ln1118_490_fu_15153_p3;
wire  signed [6:0] shl_ln1118_491_fu_15165_p1;
wire   [9:0] shl_ln1118_491_fu_15165_p3;
wire  signed [12:0] sext_ln1118_1039_fu_15173_p1;
wire  signed [12:0] sext_ln1118_1038_fu_15161_p1;
wire   [12:0] sub_ln1118_524_fu_15177_p2;
wire   [10:0] trunc_ln708_775_fu_15183_p4;
wire  signed [6:0] sext_ln1118_1055_fu_15197_p0;
wire   [12:0] mul_ln1118_104_fu_1653_p2;
wire   [10:0] trunc_ln708_785_fu_15202_p4;
wire  signed [7:0] sext_ln1116_fu_14144_p1;
wire   [7:0] add_ln703_fu_15216_p2;
wire  signed [7:0] sext_ln1118_943_fu_14181_p1;
wire   [7:0] add_ln703_875_fu_15226_p2;
wire  signed [12:0] sext_ln1118_944_fu_14195_p1;
wire  signed [11:0] sext_ln1118_950_fu_14273_p1;
wire   [11:0] add_ln703_877_fu_15242_p2;
wire  signed [12:0] sext_ln1118_954_fu_14321_p1;
wire  signed [10:0] sext_ln1118_959_fu_14397_p1;
wire   [10:0] add_ln703_879_fu_15258_p2;
wire  signed [10:0] sext_ln1118_969_fu_14542_p1;
wire  signed [10:0] sext_ln1118_956_fu_14353_p1;
wire   [10:0] add_ln703_880_fu_15268_p2;
wire  signed [11:0] sext_ln703_660_fu_15232_p1;
wire  signed [11:0] sext_ln703_663_fu_15274_p1;
wire   [11:0] add_ln703_881_fu_15278_p2;
wire  signed [11:0] sext_ln1118_974_fu_14594_p1;
wire  signed [11:0] sext_ln1118_949_fu_14259_p1;
wire   [11:0] add_ln703_882_fu_15288_p2;
wire   [12:0] add_ln703_876_fu_15236_p2;
wire  signed [12:0] sext_ln703_665_fu_15294_p1;
wire  signed [11:0] sext_ln708_fu_14646_p1;
wire  signed [11:0] sext_ln1118_947_fu_14239_p1;
wire   [11:0] add_ln703_884_fu_15304_p2;
wire   [12:0] zext_ln703_fu_15222_p1;
wire  signed [12:0] sext_ln703_667_fu_15310_p1;
wire  signed [10:0] sext_ln1118_977_fu_14658_p1;
wire   [10:0] add_ln703_886_fu_15320_p2;
wire  signed [11:0] sext_ln1118_963_fu_14454_p1;
wire  signed [11:0] sext_ln703_668_fu_15326_p1;
wire  signed [11:0] sext_ln1118_961_fu_14435_p1;
wire  signed [11:0] sext_ln1118_983_fu_14756_p1;
wire   [11:0] add_ln703_888_fu_15336_p2;
wire  signed [12:0] sext_ln703_661_fu_15248_p1;
wire  signed [12:0] sext_ln703_670_fu_15342_p1;
wire  signed [11:0] sext_ln1118_986_fu_14806_p1;
wire  signed [11:0] sext_ln1118_966_fu_14498_p1;
wire   [11:0] add_ln703_890_fu_15352_p2;
wire   [12:0] add_ln703_878_fu_15252_p2;
wire  signed [12:0] sext_ln703_671_fu_15358_p1;
wire   [12:0] add_ln703_891_fu_15362_p2;
wire  signed [12:0] sext_ln708_49_fu_14702_p1;
wire  signed [12:0] sext_ln703_664_fu_15284_p1;
wire   [12:0] add_ln703_892_fu_15372_p2;
wire  signed [10:0] sext_ln1118_994_fu_14901_p1;
wire  signed [10:0] sext_ln1118_973_fu_14590_p1;
wire   [10:0] add_ln703_893_fu_15382_p2;
wire  signed [11:0] sext_ln1118_998_fu_14945_p1;
wire  signed [11:0] sext_ln703_674_fu_15388_p1;
wire   [11:0] add_ln703_894_fu_15392_p2;
wire  signed [13:0] sext_ln703_673_fu_15378_p1;
wire  signed [13:0] sext_ln703_675_fu_15398_p1;
wire  signed [11:0] sext_ln1118_976_fu_14626_p1;
wire  signed [11:0] sext_ln703_662_fu_15264_p1;
wire   [11:0] add_ln703_896_fu_15408_p2;
wire  signed [10:0] sext_ln1118_1011_fu_15135_p1;
wire  signed [10:0] sext_ln1118_980_fu_14714_p1;
wire   [10:0] add_ln703_897_fu_15418_p2;
wire  signed [12:0] sext_ln703_676_fu_15414_p1;
wire  signed [12:0] sext_ln703_677_fu_15424_p1;
wire  signed [12:0] sext_ln1118_1006_fu_15059_p1;
wire   [12:0] add_ln703_889_fu_15346_p2;
wire  signed [10:0] sext_ln1118_1002_fu_14995_p1;
wire  signed [10:0] sext_ln1118_989_fu_14850_p1;
wire  signed [8:0] sext_ln1118_1021_fu_15149_p1;
wire   [8:0] add_ln703_903_fu_15446_p2;
wire  signed [10:0] sext_ln1118_1009_fu_15103_p1;
wire  signed [10:0] sext_ln703_681_fu_15452_p1;
wire  signed [12:0] sext_ln1118_1003_fu_15015_p1;
wire   [12:0] add_ln703_885_fu_15314_p2;
wire  signed [12:0] sext_ln1118_1059_fu_15212_p1;
wire  signed [12:0] sext_ln1118_992_fu_14869_p1;
wire   [12:0] add_ln703_920_fu_15468_p2;
wire  signed [13:0] sext_ln703_672_fu_15368_p1;
wire  signed [13:0] sext_ln703_693_fu_15474_p1;
wire  signed [12:0] sext_ln1118_1040_fu_15193_p1;
wire   [12:0] add_ln703_898_fu_15428_p2;
wire   [10:0] shl_ln1118_464_fu_15490_p3;
wire   [8:0] shl_ln1118_465_fu_15501_p3;
wire  signed [11:0] sext_ln1118_991_fu_15508_p1;
wire  signed [11:0] sext_ln1118_990_fu_15497_p1;
wire   [11:0] add_ln1118_97_fu_15512_p2;
wire   [9:0] trunc_ln708_754_fu_15518_p4;
wire   [12:0] mul_ln1118_99_fu_1476_p2;
wire   [10:0] trunc_ln708_758_fu_15536_p4;
wire   [11:0] shl_ln1118_476_fu_15550_p3;
wire  signed [12:0] sext_ln1118_1012_fu_15557_p1;
wire   [9:0] shl_ln1118_477_fu_15567_p3;
wire   [12:0] sub_ln1118_518_fu_15561_p2;
wire  signed [12:0] sext_ln1118_1013_fu_15574_p1;
wire   [12:0] sub_ln1118_519_fu_15578_p2;
wire   [10:0] trunc_ln708_764_fu_15584_p4;
wire   [10:0] shl_ln1118_478_fu_15598_p3;
wire   [8:0] shl_ln1118_479_fu_15609_p3;
wire  signed [11:0] sext_ln1118_1016_fu_15616_p1;
wire  signed [11:0] sext_ln1118_1015_fu_15605_p1;
wire   [11:0] add_ln1118_99_fu_15620_p2;
wire   [9:0] trunc_ln708_765_fu_15626_p4;
wire   [9:0] shl_ln1118_480_fu_15640_p3;
wire   [7:0] shl_ln1118_481_fu_15651_p3;
wire  signed [10:0] sext_ln1118_1019_fu_15658_p1;
wire  signed [10:0] sext_ln1118_1018_fu_15647_p1;
wire   [10:0] add_ln1118_100_fu_15662_p2;
wire   [8:0] trunc_ln708_766_fu_15668_p4;
wire   [10:0] sub_ln1118_520_fu_15682_p2;
wire   [10:0] sub_ln1118_521_fu_15688_p2;
wire   [8:0] trunc_ln708_767_fu_15694_p4;
wire   [10:0] shl_ln1118_482_fu_15712_p3;
wire   [8:0] shl_ln1118_483_fu_15723_p3;
wire  signed [11:0] sext_ln1118_1024_fu_15730_p1;
wire  signed [11:0] sext_ln1118_1023_fu_15719_p1;
wire   [11:0] add_ln1118_101_fu_15734_p2;
wire   [9:0] trunc_ln708_769_fu_15740_p4;
wire   [12:0] mul_ln1118_100_fu_1461_p2;
wire   [10:0] trunc_ln708_770_fu_15754_p4;
wire  signed [9:0] shl_ln1118_484_fu_15768_p3;
wire  signed [7:0] shl_ln1118_485_fu_15783_p3;
wire  signed [10:0] sext_ln1118_1029_fu_15790_p1;
wire  signed [10:0] sext_ln1118_1027_fu_15775_p1;
wire   [10:0] add_ln1118_102_fu_15798_p2;
wire   [8:0] trunc_ln708_771_fu_15804_p4;
wire   [10:0] shl_ln1118_486_fu_15818_p3;
wire  signed [11:0] sext_ln1118_1030_fu_15794_p1;
wire  signed [11:0] sext_ln1118_1032_fu_15825_p1;
wire   [11:0] add_ln1118_103_fu_15829_p2;
wire   [9:0] trunc_ln708_772_fu_15835_p4;
wire   [11:0] shl_ln1118_487_fu_15849_p3;
wire  signed [12:0] sext_ln1118_1034_fu_15856_p1;
wire  signed [12:0] sext_ln1118_1028_fu_15779_p1;
wire   [12:0] sub_ln1118_522_fu_15860_p2;
wire   [10:0] trunc_ln708_773_fu_15866_p4;
wire   [10:0] shl_ln1118_488_fu_15880_p3;
wire   [7:0] shl_ln1118_489_fu_15891_p3;
wire  signed [11:0] sext_ln1118_1036_fu_15887_p1;
wire  signed [11:0] sext_ln1118_1037_fu_15898_p1;
wire   [11:0] sub_ln1118_523_fu_15902_p2;
wire   [9:0] trunc_ln708_774_fu_15908_p4;
wire   [10:0] shl_ln1118_492_fu_15926_p3;
wire   [8:0] shl_ln1118_493_fu_15937_p3;
wire  signed [11:0] sext_ln1118_1041_fu_15933_p1;
wire  signed [11:0] sext_ln1118_1042_fu_15944_p1;
wire   [11:0] sub_ln1118_525_fu_15948_p2;
wire   [9:0] trunc_ln708_776_fu_15954_p4;
wire   [13:0] mul_ln1118_101_fu_1674_p2;
wire   [11:0] trunc_ln708_777_fu_15968_p4;
wire   [10:0] shl_ln1118_494_fu_15986_p3;
wire   [8:0] shl_ln1118_495_fu_15997_p3;
wire  signed [11:0] sext_ln1118_1044_fu_15993_p1;
wire  signed [11:0] sext_ln1118_1045_fu_16004_p1;
wire   [11:0] sub_ln1118_526_fu_16008_p2;
wire   [9:0] trunc_ln708_778_fu_16014_p4;
wire   [11:0] add_ln1118_104_fu_16028_p2;
wire   [9:0] trunc_ln708_779_fu_16034_p4;
wire   [11:0] sub_ln1118_527_fu_16048_p2;
wire   [9:0] trunc_ln708_780_fu_16054_p4;
wire   [13:0] mul_ln1118_102_fu_1600_p2;
wire   [11:0] trunc_ln708_781_fu_16068_p4;
wire   [11:0] shl_ln1118_496_fu_16082_p3;
wire   [7:0] shl_ln1118_497_fu_16093_p3;
wire  signed [12:0] sext_ln1118_1050_fu_16089_p1;
wire  signed [12:0] sext_ln1118_1051_fu_16100_p1;
wire   [12:0] sub_ln1118_528_fu_16104_p2;
wire   [10:0] trunc_ln708_782_fu_16110_p4;
wire   [12:0] mul_ln1118_103_fu_1573_p2;
wire   [10:0] trunc_ln708_783_fu_16128_p4;
wire   [11:0] shl_ln1118_498_fu_16142_p3;
wire   [8:0] shl_ln1118_499_fu_16153_p3;
wire  signed [12:0] sext_ln1118_1057_fu_16160_p1;
wire  signed [12:0] sext_ln1118_1056_fu_16149_p1;
wire   [12:0] sub_ln1118_529_fu_16164_p2;
wire   [10:0] trunc_ln708_784_fu_16170_p4;
wire   [9:0] shl_ln1118_500_fu_16184_p3;
wire  signed [12:0] sext_ln1118_1060_fu_16191_p1;
wire   [12:0] sub_ln1118_530_fu_16195_p2;
wire   [10:0] trunc_ln708_786_fu_16201_p4;
wire   [13:0] mul_ln1118_105_fu_1551_p2;
wire   [11:0] trunc_ln708_787_fu_16219_p4;
wire   [12:0] shl_ln1118_501_fu_16233_p3;
wire   [10:0] shl_ln1118_502_fu_16244_p3;
wire  signed [13:0] sext_ln1118_1063_fu_16251_p1;
wire  signed [13:0] sext_ln1118_1062_fu_16240_p1;
wire   [13:0] sub_ln1118_531_fu_16255_p2;
wire   [11:0] trunc_ln708_788_fu_16261_p4;
wire   [11:0] shl_ln1118_503_fu_16275_p3;
wire   [9:0] shl_ln1118_504_fu_16286_p3;
wire  signed [12:0] sext_ln1118_1066_fu_16293_p1;
wire  signed [12:0] sext_ln1118_1065_fu_16282_p1;
wire   [12:0] add_ln1118_105_fu_16297_p2;
wire   [10:0] trunc_ln708_789_fu_16303_p4;
wire   [7:0] shl_ln1118_505_fu_16317_p3;
wire  signed [12:0] sext_ln1118_1068_fu_16324_p1;
wire   [12:0] sub_ln1118_532_fu_16328_p2;
wire   [10:0] trunc_ln708_790_fu_16334_p4;
wire   [9:0] shl_ln708_23_fu_16348_p3;
wire   [10:0] shl_ln1118_506_fu_16359_p3;
wire   [8:0] shl_ln1118_507_fu_16370_p3;
wire  signed [11:0] sext_ln1118_1070_fu_16366_p1;
wire  signed [11:0] sext_ln1118_1071_fu_16377_p1;
wire   [11:0] sub_ln1118_533_fu_16381_p2;
wire   [9:0] trunc_ln708_791_fu_16387_p4;
wire  signed [11:0] sext_ln1118_1014_fu_15594_p1;
wire  signed [11:0] sext_ln703_679_fu_16410_p1;
wire   [11:0] add_ln703_901_fu_16413_p2;
wire  signed [13:0] sext_ln703_678_fu_16407_p1;
wire  signed [13:0] sext_ln703_680_fu_16419_p1;
wire  signed [10:0] sext_ln708_50_fu_15704_p1;
wire  signed [10:0] sext_ln1118_1017_fu_15636_p1;
wire   [10:0] add_ln703_906_fu_16435_p2;
wire  signed [11:0] sext_ln1116_56_fu_15528_p1;
wire  signed [11:0] sext_ln703_683_fu_16441_p1;
wire   [11:0] add_ln703_907_fu_16445_p2;
wire  signed [13:0] sext_ln703_682_fu_16432_p1;
wire  signed [13:0] sext_ln703_684_fu_16451_p1;
wire  signed [10:0] sext_ln1118_1031_fu_15814_p1;
wire  signed [10:0] sext_ln1118_1025_fu_15750_p1;
wire   [10:0] add_ln703_909_fu_16461_p2;
wire  signed [12:0] sext_ln703_669_fu_16404_p1;
wire  signed [12:0] sext_ln703_685_fu_16467_p1;
wire   [12:0] add_ln703_910_fu_16471_p2;
wire  signed [13:0] sext_ln1118_999_fu_15546_p1;
wire  signed [13:0] sext_ln703_666_fu_16401_p1;
wire  signed [11:0] sext_ln1118_1048_fu_16064_p1;
wire  signed [11:0] sext_ln1118_1026_fu_15764_p1;
wire   [11:0] add_ln703_912_fu_16487_p2;
wire   [13:0] add_ln703_911_fu_16481_p2;
wire  signed [13:0] sext_ln703_687_fu_16493_p1;
wire   [13:0] acc_4_V_fu_16497_p2;
wire  signed [12:0] sext_ln1118_1049_fu_16078_p1;
wire  signed [12:0] sext_ln1116_60_fu_15978_p1;
wire   [12:0] add_ln703_914_fu_16508_p2;
wire  signed [13:0] sext_ln703_194_fu_16429_p1;
wire  signed [13:0] sext_ln703_689_fu_16514_p1;
wire  signed [13:0] sext_ln1118_1054_fu_16138_p1;
wire   [13:0] add_ln703_902_fu_16423_p2;
wire  signed [10:0] sext_ln1118_1043_fu_15964_p1;
wire   [10:0] add_ln703_917_fu_16530_p2;
wire  signed [11:0] sext_ln1118_1033_fu_15845_p1;
wire  signed [11:0] sext_ln703_690_fu_16536_p1;
wire   [11:0] add_ln703_918_fu_16540_p2;
wire   [13:0] add_ln703_916_fu_16524_p2;
wire  signed [13:0] sext_ln703_691_fu_16546_p1;
wire   [13:0] acc_5_V_fu_16550_p2;
wire  signed [11:0] sext_ln1116_62_fu_16211_p1;
wire  signed [11:0] sext_ln1118_1035_fu_15876_p1;
wire   [11:0] add_ln703_922_fu_16565_p2;
wire   [13:0] add_ln703_908_fu_16455_p2;
wire  signed [13:0] sext_ln703_695_fu_16571_p1;
wire   [13:0] acc_7_V_fu_16575_p2;
wire  signed [13:0] sext_ln1118_1064_fu_16271_p1;
wire  signed [13:0] sext_ln703_686_fu_16477_p1;
wire  signed [11:0] sext_ln1118_1046_fu_16024_p1;
wire  signed [11:0] sext_ln1118_1058_fu_16180_p1;
wire   [11:0] add_ln703_925_fu_16592_p2;
wire  signed [12:0] sext_ln1118_1052_fu_16120_p1;
wire  signed [12:0] sext_ln703_697_fu_16598_p1;
wire   [12:0] add_ln703_926_fu_16602_p2;
wire   [13:0] add_ln703_924_fu_16586_p2;
wire  signed [13:0] sext_ln703_698_fu_16608_p1;
wire   [13:0] tmp_data_0_V_fu_16612_p2;
wire  signed [13:0] sext_ln1118_1061_fu_16229_p1;
wire  signed [10:0] sext_ln1118_1020_fu_15678_p1;
wire  signed [10:0] sext_ln1118_1047_fu_16044_p1;
wire   [10:0] add_ln703_929_fu_16628_p2;
wire  signed [11:0] sext_ln1118_1067_fu_16313_p1;
wire  signed [11:0] sext_ln703_700_fu_16634_p1;
wire   [11:0] add_ln703_930_fu_16638_p2;
wire   [13:0] add_ln703_928_fu_16623_p2;
wire  signed [13:0] sext_ln703_701_fu_16644_p1;
wire   [13:0] acc_2_V_fu_16648_p2;
wire  signed [10:0] sext_ln1118_1069_fu_16355_p1;
wire  signed [10:0] sext_ln1116_58_fu_15918_p1;
wire   [10:0] add_ln703_933_fu_16662_p2;
wire  signed [11:0] sext_ln708_51_fu_16344_p1;
wire  signed [11:0] sext_ln703_704_fu_16668_p1;
wire   [11:0] add_ln703_934_fu_16672_p2;
wire  signed [13:0] sext_ln703_703_fu_16659_p1;
wire  signed [13:0] sext_ln703_705_fu_16678_p1;
wire   [13:0] acc_3_V_fu_16682_p2;
wire  signed [13:0] sext_ln703_fu_16397_p1;
wire   [13:0] add_ln703_915_fu_16518_p2;
wire   [13:0] acc_6_V_fu_16693_p2;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

myproject_mux_73_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 4 ),
    .din3_WIDTH( 4 ),
    .din4_WIDTH( 4 ),
    .din5_WIDTH( 4 ),
    .din6_WIDTH( 4 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 4 ))
myproject_mux_73_4_1_1_U35(
    .din0(4'd1),
    .din1(4'd3),
    .din2(4'd7),
    .din3(4'd15),
    .din4(4'd14),
    .din5(4'd12),
    .din6(4'd8),
    .din7(p_Val2_s_fu_13996_p8),
    .dout(p_Val2_s_fu_13996_p9)
);

fifo_w7_d10_A data_window_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_0_V_dout),
    .if_full_n(data_window_0_V_V_full_n),
    .if_write(data_window_0_V_V_write),
    .if_dout(data_window_0_V_V_dout),
    .if_empty_n(data_window_0_V_V_empty_n),
    .if_read(data_window_0_V_V_read)
);

fifo_w7_d10_A data_window_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_1_V_dout),
    .if_full_n(data_window_1_V_V_full_n),
    .if_write(data_window_1_V_V_write),
    .if_dout(data_window_1_V_V_dout),
    .if_empty_n(data_window_1_V_V_empty_n),
    .if_read(data_window_1_V_V_read)
);

fifo_w7_d10_A data_window_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_2_V_dout),
    .if_full_n(data_window_2_V_V_full_n),
    .if_write(data_window_2_V_V_write),
    .if_dout(data_window_2_V_V_dout),
    .if_empty_n(data_window_2_V_V_empty_n),
    .if_read(data_window_2_V_V_read)
);

fifo_w7_d10_A data_window_3_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_3_V_dout),
    .if_full_n(data_window_3_V_V_full_n),
    .if_write(data_window_3_V_V_write),
    .if_dout(data_window_3_V_V_dout),
    .if_empty_n(data_window_3_V_V_empty_n),
    .if_read(data_window_3_V_V_read)
);

fifo_w7_d10_A data_window_4_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_4_V_dout),
    .if_full_n(data_window_4_V_V_full_n),
    .if_write(data_window_4_V_V_write),
    .if_dout(data_window_4_V_V_dout),
    .if_empty_n(data_window_4_V_V_empty_n),
    .if_read(data_window_4_V_V_read)
);

fifo_w7_d10_A data_window_5_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_5_V_dout),
    .if_full_n(data_window_5_V_V_full_n),
    .if_write(data_window_5_V_V_write),
    .if_dout(data_window_5_V_V_dout),
    .if_empty_n(data_window_5_V_V_empty_n),
    .if_read(data_window_5_V_V_read)
);

fifo_w7_d10_A data_window_6_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_6_V_dout),
    .if_full_n(data_window_6_V_V_full_n),
    .if_write(data_window_6_V_V_write),
    .if_dout(data_window_6_V_V_dout),
    .if_empty_n(data_window_6_V_V_empty_n),
    .if_read(data_window_6_V_V_read)
);

fifo_w7_d10_A data_window_7_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_7_V_dout),
    .if_full_n(data_window_7_V_V_full_n),
    .if_write(data_window_7_V_V_write),
    .if_dout(data_window_7_V_V_dout),
    .if_empty_n(data_window_7_V_V_empty_n),
    .if_read(data_window_7_V_V_read)
);

fifo_w7_d10_A data_window_8_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_0_V_dout),
    .if_full_n(data_window_8_V_V_full_n),
    .if_write(data_window_8_V_V_write),
    .if_dout(data_window_8_V_V_dout),
    .if_empty_n(data_window_8_V_V_empty_n),
    .if_read(data_window_8_V_V_read)
);

fifo_w7_d10_A data_window_9_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_1_V_dout),
    .if_full_n(data_window_9_V_V_full_n),
    .if_write(data_window_9_V_V_write),
    .if_dout(data_window_9_V_V_dout),
    .if_empty_n(data_window_9_V_V_empty_n),
    .if_read(data_window_9_V_V_read)
);

fifo_w7_d10_A data_window_10_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_2_V_dout),
    .if_full_n(data_window_10_V_V_full_n),
    .if_write(data_window_10_V_V_write),
    .if_dout(data_window_10_V_V_dout),
    .if_empty_n(data_window_10_V_V_empty_n),
    .if_read(data_window_10_V_V_read)
);

fifo_w7_d10_A data_window_11_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_3_V_dout),
    .if_full_n(data_window_11_V_V_full_n),
    .if_write(data_window_11_V_V_write),
    .if_dout(data_window_11_V_V_dout),
    .if_empty_n(data_window_11_V_V_empty_n),
    .if_read(data_window_11_V_V_read)
);

fifo_w7_d10_A data_window_12_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_4_V_dout),
    .if_full_n(data_window_12_V_V_full_n),
    .if_write(data_window_12_V_V_write),
    .if_dout(data_window_12_V_V_dout),
    .if_empty_n(data_window_12_V_V_empty_n),
    .if_read(data_window_12_V_V_read)
);

fifo_w7_d10_A data_window_13_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_5_V_dout),
    .if_full_n(data_window_13_V_V_full_n),
    .if_write(data_window_13_V_V_write),
    .if_dout(data_window_13_V_V_dout),
    .if_empty_n(data_window_13_V_V_empty_n),
    .if_read(data_window_13_V_V_read)
);

fifo_w7_d10_A data_window_14_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_6_V_dout),
    .if_full_n(data_window_14_V_V_full_n),
    .if_write(data_window_14_V_V_write),
    .if_dout(data_window_14_V_V_dout),
    .if_empty_n(data_window_14_V_V_empty_n),
    .if_read(data_window_14_V_V_read)
);

fifo_w7_d10_A data_window_15_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_7_V_dout),
    .if_full_n(data_window_15_V_V_full_n),
    .if_write(data_window_15_V_V_write),
    .if_dout(data_window_15_V_V_dout),
    .if_empty_n(data_window_15_V_V_empty_n),
    .if_read(data_window_15_V_V_read)
);

fifo_w7_d10_A data_window_16_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_0_V_dout),
    .if_full_n(data_window_16_V_V_full_n),
    .if_write(data_window_16_V_V_write),
    .if_dout(data_window_16_V_V_dout),
    .if_empty_n(data_window_16_V_V_empty_n),
    .if_read(data_window_16_V_V_read)
);

fifo_w7_d10_A data_window_17_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_1_V_dout),
    .if_full_n(data_window_17_V_V_full_n),
    .if_write(data_window_17_V_V_write),
    .if_dout(data_window_17_V_V_dout),
    .if_empty_n(data_window_17_V_V_empty_n),
    .if_read(data_window_17_V_V_read)
);

fifo_w7_d10_A data_window_18_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_2_V_dout),
    .if_full_n(data_window_18_V_V_full_n),
    .if_write(data_window_18_V_V_write),
    .if_dout(data_window_18_V_V_dout),
    .if_empty_n(data_window_18_V_V_empty_n),
    .if_read(data_window_18_V_V_read)
);

fifo_w7_d10_A data_window_19_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_3_V_dout),
    .if_full_n(data_window_19_V_V_full_n),
    .if_write(data_window_19_V_V_write),
    .if_dout(data_window_19_V_V_dout),
    .if_empty_n(data_window_19_V_V_empty_n),
    .if_read(data_window_19_V_V_read)
);

fifo_w7_d10_A data_window_20_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_4_V_dout),
    .if_full_n(data_window_20_V_V_full_n),
    .if_write(data_window_20_V_V_write),
    .if_dout(data_window_20_V_V_dout),
    .if_empty_n(data_window_20_V_V_empty_n),
    .if_read(data_window_20_V_V_read)
);

fifo_w7_d10_A data_window_21_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_5_V_dout),
    .if_full_n(data_window_21_V_V_full_n),
    .if_write(data_window_21_V_V_write),
    .if_dout(data_window_21_V_V_dout),
    .if_empty_n(data_window_21_V_V_empty_n),
    .if_read(data_window_21_V_V_read)
);

fifo_w7_d10_A data_window_22_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_6_V_dout),
    .if_full_n(data_window_22_V_V_full_n),
    .if_write(data_window_22_V_V_write),
    .if_dout(data_window_22_V_V_dout),
    .if_empty_n(data_window_22_V_V_empty_n),
    .if_read(data_window_22_V_V_read)
);

fifo_w7_d10_A data_window_23_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_7_V_dout),
    .if_full_n(data_window_23_V_V_full_n),
    .if_write(data_window_23_V_V_write),
    .if_dout(data_window_23_V_V_dout),
    .if_empty_n(data_window_23_V_V_empty_n),
    .if_read(data_window_23_V_V_read)
);

fifo_w7_d10_A data_window_24_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_0_V_dout),
    .if_full_n(data_window_24_V_V_full_n),
    .if_write(data_window_24_V_V_write),
    .if_dout(data_window_24_V_V_dout),
    .if_empty_n(data_window_24_V_V_empty_n),
    .if_read(data_window_24_V_V_read)
);

fifo_w7_d10_A data_window_25_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_1_V_dout),
    .if_full_n(data_window_25_V_V_full_n),
    .if_write(data_window_25_V_V_write),
    .if_dout(data_window_25_V_V_dout),
    .if_empty_n(data_window_25_V_V_empty_n),
    .if_read(data_window_25_V_V_read)
);

fifo_w7_d10_A data_window_26_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_2_V_dout),
    .if_full_n(data_window_26_V_V_full_n),
    .if_write(data_window_26_V_V_write),
    .if_dout(data_window_26_V_V_dout),
    .if_empty_n(data_window_26_V_V_empty_n),
    .if_read(data_window_26_V_V_read)
);

fifo_w7_d10_A data_window_27_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_3_V_dout),
    .if_full_n(data_window_27_V_V_full_n),
    .if_write(data_window_27_V_V_write),
    .if_dout(data_window_27_V_V_dout),
    .if_empty_n(data_window_27_V_V_empty_n),
    .if_read(data_window_27_V_V_read)
);

fifo_w7_d10_A data_window_28_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_4_V_dout),
    .if_full_n(data_window_28_V_V_full_n),
    .if_write(data_window_28_V_V_write),
    .if_dout(data_window_28_V_V_dout),
    .if_empty_n(data_window_28_V_V_empty_n),
    .if_read(data_window_28_V_V_read)
);

fifo_w7_d10_A data_window_29_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_5_V_dout),
    .if_full_n(data_window_29_V_V_full_n),
    .if_write(data_window_29_V_V_write),
    .if_dout(data_window_29_V_V_dout),
    .if_empty_n(data_window_29_V_V_empty_n),
    .if_read(data_window_29_V_V_read)
);

fifo_w7_d10_A data_window_30_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_6_V_dout),
    .if_full_n(data_window_30_V_V_full_n),
    .if_write(data_window_30_V_V_write),
    .if_dout(data_window_30_V_V_dout),
    .if_empty_n(data_window_30_V_V_empty_n),
    .if_read(data_window_30_V_V_read)
);

fifo_w7_d10_A data_window_31_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_V_data_7_V_dout),
    .if_full_n(data_window_31_V_V_full_n),
    .if_write(data_window_31_V_V_write),
    .if_dout(data_window_31_V_V_dout),
    .if_empty_n(data_window_31_V_V_empty_n),
    .if_read(data_window_31_V_V_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_idx_reg_1430 <= 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_13926_p2 == 1'd0))) begin
        wp_idx_reg_1430 <= i_iw_fu_13932_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        acc_1_V_reg_17059 <= acc_1_V_fu_15478_p2;
        add_ln703_883_reg_17024 <= add_ln703_883_fu_15298_p2;
        add_ln703_887_reg_17029 <= add_ln703_887_fu_15330_p2;
        add_ln703_895_reg_17034 <= add_ln703_895_fu_15402_p2;
        add_ln703_899_reg_17039 <= add_ln703_899_fu_15434_p2;
        add_ln703_900_reg_17044 <= add_ln703_900_fu_15440_p2;
        add_ln703_904_reg_17049 <= add_ln703_904_fu_15456_p2;
        add_ln703_905_reg_17054 <= add_ln703_905_fu_15462_p2;
        add_ln703_932_reg_17064 <= add_ln703_932_fu_15484_p2;
        tmp_V_48_reg_16925 <= data_window_12_V_V_dout;
        tmp_V_50_reg_16931 <= data_window_14_V_V_dout;
        tmp_V_53_reg_16936 <= data_window_17_V_V_dout;
        tmp_V_54_reg_16944 <= data_window_18_V_V_dout;
        tmp_V_55_reg_16950 <= data_window_19_V_V_dout;
        tmp_V_56_reg_16957 <= data_window_21_V_V_dout;
        tmp_V_57_reg_16965 <= data_window_23_V_V_dout;
        tmp_V_58_reg_16971 <= data_window_24_V_V_dout;
        tmp_V_59_reg_16978 <= data_window_25_V_V_dout;
        tmp_V_60_reg_16985 <= data_window_26_V_V_dout;
        tmp_V_61_reg_16991 <= data_window_27_V_V_dout;
        tmp_V_62_reg_16996 <= data_window_28_V_V_dout;
        tmp_V_63_reg_17003 <= data_window_29_V_V_dout;
        tmp_V_64_reg_17008 <= data_window_30_V_V_dout;
        tmp_V_65_reg_17017 <= data_window_31_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_13926_p2 == 1'd0))) begin
        p_Result_s_reg_16921 <= p_Val2_s_fu_13996_p9[32'd3];
        tmp_322_reg_16909 <= p_Val2_s_fu_13996_p9[32'd1];
        tmp_323_reg_16913 <= p_Val2_s_fu_13996_p9[32'd2];
        tmp_324_reg_16917 <= p_Val2_s_fu_13996_p9[32'd3];
        trunc_ln13_1_reg_16905 <= trunc_ln13_1_fu_14016_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_s_reg_16921_pp0_iter1_reg <= p_Result_s_reg_16921;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        p_Result_s_reg_16921_pp0_iter2_reg <= p_Result_s_reg_16921_pp0_iter1_reg;
    end
end

always @ (*) begin
    if ((icmp_ln50_fu_13926_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_0_V_V_read = 1'b1;
    end else begin
        data_window_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_0_V_V_write = 1'b1;
    end else begin
        data_window_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_10_V_V_read = 1'b1;
    end else begin
        data_window_10_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_10_V_V_write = 1'b1;
    end else begin
        data_window_10_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_11_V_V_read = 1'b1;
    end else begin
        data_window_11_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_11_V_V_write = 1'b1;
    end else begin
        data_window_11_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_12_V_V_read = 1'b1;
    end else begin
        data_window_12_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_12_V_V_write = 1'b1;
    end else begin
        data_window_12_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_13_V_V_read = 1'b1;
    end else begin
        data_window_13_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_13_V_V_write = 1'b1;
    end else begin
        data_window_13_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_14_V_V_read = 1'b1;
    end else begin
        data_window_14_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_14_V_V_write = 1'b1;
    end else begin
        data_window_14_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_15_V_V_read = 1'b1;
    end else begin
        data_window_15_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_15_V_V_write = 1'b1;
    end else begin
        data_window_15_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_16_V_V_read = 1'b1;
    end else begin
        data_window_16_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_16_V_V_write = 1'b1;
    end else begin
        data_window_16_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_17_V_V_read = 1'b1;
    end else begin
        data_window_17_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_17_V_V_write = 1'b1;
    end else begin
        data_window_17_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_18_V_V_read = 1'b1;
    end else begin
        data_window_18_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_18_V_V_write = 1'b1;
    end else begin
        data_window_18_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_19_V_V_read = 1'b1;
    end else begin
        data_window_19_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_19_V_V_write = 1'b1;
    end else begin
        data_window_19_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_1_V_V_read = 1'b1;
    end else begin
        data_window_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_1_V_V_write = 1'b1;
    end else begin
        data_window_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_20_V_V_read = 1'b1;
    end else begin
        data_window_20_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_20_V_V_write = 1'b1;
    end else begin
        data_window_20_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_21_V_V_read = 1'b1;
    end else begin
        data_window_21_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_21_V_V_write = 1'b1;
    end else begin
        data_window_21_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_22_V_V_read = 1'b1;
    end else begin
        data_window_22_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_22_V_V_write = 1'b1;
    end else begin
        data_window_22_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_23_V_V_read = 1'b1;
    end else begin
        data_window_23_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_323_reg_16913 == 1'd1))) begin
        data_window_23_V_V_write = 1'b1;
    end else begin
        data_window_23_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_24_V_V_read = 1'b1;
    end else begin
        data_window_24_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_24_V_V_write = 1'b1;
    end else begin
        data_window_24_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_25_V_V_read = 1'b1;
    end else begin
        data_window_25_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_25_V_V_write = 1'b1;
    end else begin
        data_window_25_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_26_V_V_read = 1'b1;
    end else begin
        data_window_26_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_26_V_V_write = 1'b1;
    end else begin
        data_window_26_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_27_V_V_read = 1'b1;
    end else begin
        data_window_27_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_27_V_V_write = 1'b1;
    end else begin
        data_window_27_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_28_V_V_read = 1'b1;
    end else begin
        data_window_28_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_28_V_V_write = 1'b1;
    end else begin
        data_window_28_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_29_V_V_read = 1'b1;
    end else begin
        data_window_29_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_29_V_V_write = 1'b1;
    end else begin
        data_window_29_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_2_V_V_read = 1'b1;
    end else begin
        data_window_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_2_V_V_write = 1'b1;
    end else begin
        data_window_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_30_V_V_read = 1'b1;
    end else begin
        data_window_30_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_30_V_V_write = 1'b1;
    end else begin
        data_window_30_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_31_V_V_read = 1'b1;
    end else begin
        data_window_31_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_324_reg_16917 == 1'd1))) begin
        data_window_31_V_V_write = 1'b1;
    end else begin
        data_window_31_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_3_V_V_read = 1'b1;
    end else begin
        data_window_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_3_V_V_write = 1'b1;
    end else begin
        data_window_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_4_V_V_read = 1'b1;
    end else begin
        data_window_4_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_4_V_V_write = 1'b1;
    end else begin
        data_window_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_5_V_V_read = 1'b1;
    end else begin
        data_window_5_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_5_V_V_write = 1'b1;
    end else begin
        data_window_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_6_V_V_read = 1'b1;
    end else begin
        data_window_6_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_6_V_V_write = 1'b1;
    end else begin
        data_window_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_7_V_V_read = 1'b1;
    end else begin
        data_window_7_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln13_1_reg_16905 == 1'd1))) begin
        data_window_7_V_V_write = 1'b1;
    end else begin
        data_window_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_8_V_V_read = 1'b1;
    end else begin
        data_window_8_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_8_V_V_write = 1'b1;
    end else begin
        data_window_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1))) begin
        data_window_9_V_V_read = 1'b1;
    end else begin
        data_window_9_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_322_reg_16909 == 1'd1))) begin
        data_window_9_V_V_write = 1'b1;
    end else begin
        data_window_9_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln50_fu_13926_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln50_fu_13926_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_V_fu_15478_p2 = ($signed(sext_ln703_672_fu_15368_p1) + $signed(sext_ln703_693_fu_15474_p1));

assign acc_2_V_fu_16648_p2 = ($signed(add_ln703_928_fu_16623_p2) + $signed(sext_ln703_701_fu_16644_p1));

assign acc_3_V_fu_16682_p2 = ($signed(sext_ln703_703_fu_16659_p1) + $signed(sext_ln703_705_fu_16678_p1));

assign acc_4_V_fu_16497_p2 = ($signed(add_ln703_911_fu_16481_p2) + $signed(sext_ln703_687_fu_16493_p1));

assign acc_5_V_fu_16550_p2 = ($signed(add_ln703_916_fu_16524_p2) + $signed(sext_ln703_691_fu_16546_p1));

assign acc_6_V_fu_16693_p2 = ($signed(sext_ln703_fu_16397_p1) + $signed(add_ln703_915_fu_16518_p2));

assign acc_7_V_fu_16575_p2 = ($signed(add_ln703_908_fu_16455_p2) + $signed(sext_ln703_695_fu_16571_p1));

assign add_ln1118_100_fu_15662_p2 = ($signed(sext_ln1118_1019_fu_15658_p1) + $signed(sext_ln1118_1018_fu_15647_p1));

assign add_ln1118_101_fu_15734_p2 = ($signed(sext_ln1118_1024_fu_15730_p1) + $signed(sext_ln1118_1023_fu_15719_p1));

assign add_ln1118_102_fu_15798_p2 = ($signed(sext_ln1118_1029_fu_15790_p1) + $signed(sext_ln1118_1027_fu_15775_p1));

assign add_ln1118_103_fu_15829_p2 = ($signed(sext_ln1118_1030_fu_15794_p1) + $signed(sext_ln1118_1032_fu_15825_p1));

assign add_ln1118_104_fu_16028_p2 = ($signed(sext_ln1118_1045_fu_16004_p1) + $signed(sext_ln1118_1044_fu_15993_p1));

assign add_ln1118_105_fu_16297_p2 = ($signed(sext_ln1118_1066_fu_16293_p1) + $signed(sext_ln1118_1065_fu_16282_p1));

assign add_ln1118_96_fu_14574_p2 = ($signed(sext_ln1118_971_fu_14566_p1) + $signed(sext_ln1118_970_fu_14554_p1));

assign add_ln1118_97_fu_15512_p2 = ($signed(sext_ln1118_991_fu_15508_p1) + $signed(sext_ln1118_990_fu_15497_p1));

assign add_ln1118_98_fu_15043_p2 = ($signed(sext_ln1118_1005_fu_15039_p1) + $signed(sext_ln1118_1004_fu_15027_p1));

assign add_ln1118_99_fu_15620_p2 = ($signed(sext_ln1118_1016_fu_15616_p1) + $signed(sext_ln1118_1015_fu_15605_p1));

assign add_ln1118_fu_14337_p2 = ($signed(sext_ln1118_955_fu_14333_p1) + $signed(sext_ln1118_952_fu_14297_p1));

assign add_ln703_875_fu_15226_p2 = ($signed(sext_ln1118_943_fu_14181_p1) + $signed(8'd192));

assign add_ln703_876_fu_15236_p2 = ($signed(sext_ln1118_944_fu_14195_p1) + $signed(13'd160));

assign add_ln703_877_fu_15242_p2 = ($signed(sext_ln1118_950_fu_14273_p1) + $signed(12'd128));

assign add_ln703_878_fu_15252_p2 = ($signed(sext_ln1118_954_fu_14321_p1) + $signed(13'd160));

assign add_ln703_879_fu_15258_p2 = ($signed(sext_ln1118_959_fu_14397_p1) + $signed(11'd2016));

assign add_ln703_880_fu_15268_p2 = ($signed(sext_ln1118_969_fu_14542_p1) + $signed(sext_ln1118_956_fu_14353_p1));

assign add_ln703_881_fu_15278_p2 = ($signed(sext_ln703_660_fu_15232_p1) + $signed(sext_ln703_663_fu_15274_p1));

assign add_ln703_882_fu_15288_p2 = ($signed(sext_ln1118_974_fu_14594_p1) + $signed(sext_ln1118_949_fu_14259_p1));

assign add_ln703_883_fu_15298_p2 = ($signed(add_ln703_876_fu_15236_p2) + $signed(sext_ln703_665_fu_15294_p1));

assign add_ln703_884_fu_15304_p2 = ($signed(sext_ln708_fu_14646_p1) + $signed(sext_ln1118_947_fu_14239_p1));

assign add_ln703_885_fu_15314_p2 = ($signed(zext_ln703_fu_15222_p1) + $signed(sext_ln703_667_fu_15310_p1));

assign add_ln703_886_fu_15320_p2 = ($signed(sext_ln1118_977_fu_14658_p1) + $signed(11'd224));

assign add_ln703_887_fu_15330_p2 = ($signed(sext_ln1118_963_fu_14454_p1) + $signed(sext_ln703_668_fu_15326_p1));

assign add_ln703_888_fu_15336_p2 = ($signed(sext_ln1118_961_fu_14435_p1) + $signed(sext_ln1118_983_fu_14756_p1));

assign add_ln703_889_fu_15346_p2 = ($signed(sext_ln703_661_fu_15248_p1) + $signed(sext_ln703_670_fu_15342_p1));

assign add_ln703_890_fu_15352_p2 = ($signed(sext_ln1118_986_fu_14806_p1) + $signed(sext_ln1118_966_fu_14498_p1));

assign add_ln703_891_fu_15362_p2 = ($signed(add_ln703_878_fu_15252_p2) + $signed(sext_ln703_671_fu_15358_p1));

assign add_ln703_892_fu_15372_p2 = ($signed(sext_ln708_49_fu_14702_p1) + $signed(sext_ln703_664_fu_15284_p1));

assign add_ln703_893_fu_15382_p2 = ($signed(sext_ln1118_994_fu_14901_p1) + $signed(sext_ln1118_973_fu_14590_p1));

assign add_ln703_894_fu_15392_p2 = ($signed(sext_ln1118_998_fu_14945_p1) + $signed(sext_ln703_674_fu_15388_p1));

assign add_ln703_895_fu_15402_p2 = ($signed(sext_ln703_673_fu_15378_p1) + $signed(sext_ln703_675_fu_15398_p1));

assign add_ln703_896_fu_15408_p2 = ($signed(sext_ln1118_976_fu_14626_p1) + $signed(sext_ln703_662_fu_15264_p1));

assign add_ln703_897_fu_15418_p2 = ($signed(sext_ln1118_1011_fu_15135_p1) + $signed(sext_ln1118_980_fu_14714_p1));

assign add_ln703_898_fu_15428_p2 = ($signed(sext_ln703_676_fu_15414_p1) + $signed(sext_ln703_677_fu_15424_p1));

assign add_ln703_899_fu_15434_p2 = ($signed(sext_ln1118_1006_fu_15059_p1) + $signed(add_ln703_889_fu_15346_p2));

assign add_ln703_900_fu_15440_p2 = ($signed(sext_ln1118_1002_fu_14995_p1) + $signed(sext_ln1118_989_fu_14850_p1));

assign add_ln703_901_fu_16413_p2 = ($signed(sext_ln1118_1014_fu_15594_p1) + $signed(sext_ln703_679_fu_16410_p1));

assign add_ln703_902_fu_16423_p2 = ($signed(sext_ln703_678_fu_16407_p1) + $signed(sext_ln703_680_fu_16419_p1));

assign add_ln703_903_fu_15446_p2 = ($signed(sext_ln1118_1021_fu_15149_p1) + $signed(9'd352));

assign add_ln703_904_fu_15456_p2 = ($signed(sext_ln1118_1009_fu_15103_p1) + $signed(sext_ln703_681_fu_15452_p1));

assign add_ln703_905_fu_15462_p2 = ($signed(sext_ln1118_1003_fu_15015_p1) + $signed(add_ln703_885_fu_15314_p2));

assign add_ln703_906_fu_16435_p2 = ($signed(sext_ln708_50_fu_15704_p1) + $signed(sext_ln1118_1017_fu_15636_p1));

assign add_ln703_907_fu_16445_p2 = ($signed(sext_ln1116_56_fu_15528_p1) + $signed(sext_ln703_683_fu_16441_p1));

assign add_ln703_908_fu_16455_p2 = ($signed(sext_ln703_682_fu_16432_p1) + $signed(sext_ln703_684_fu_16451_p1));

assign add_ln703_909_fu_16461_p2 = ($signed(sext_ln1118_1031_fu_15814_p1) + $signed(sext_ln1118_1025_fu_15750_p1));

assign add_ln703_910_fu_16471_p2 = ($signed(sext_ln703_669_fu_16404_p1) + $signed(sext_ln703_685_fu_16467_p1));

assign add_ln703_911_fu_16481_p2 = ($signed(sext_ln1118_999_fu_15546_p1) + $signed(sext_ln703_666_fu_16401_p1));

assign add_ln703_912_fu_16487_p2 = ($signed(sext_ln1118_1048_fu_16064_p1) + $signed(sext_ln1118_1026_fu_15764_p1));

assign add_ln703_914_fu_16508_p2 = ($signed(sext_ln1118_1049_fu_16078_p1) + $signed(sext_ln1116_60_fu_15978_p1));

assign add_ln703_915_fu_16518_p2 = ($signed(sext_ln703_194_fu_16429_p1) + $signed(sext_ln703_689_fu_16514_p1));

assign add_ln703_916_fu_16524_p2 = ($signed(sext_ln1118_1054_fu_16138_p1) + $signed(add_ln703_902_fu_16423_p2));

assign add_ln703_917_fu_16530_p2 = ($signed(sext_ln708_50_fu_15704_p1) + $signed(sext_ln1118_1043_fu_15964_p1));

assign add_ln703_918_fu_16540_p2 = ($signed(sext_ln1118_1033_fu_15845_p1) + $signed(sext_ln703_690_fu_16536_p1));

assign add_ln703_920_fu_15468_p2 = ($signed(sext_ln1118_1059_fu_15212_p1) + $signed(sext_ln1118_992_fu_14869_p1));

assign add_ln703_922_fu_16565_p2 = ($signed(sext_ln1116_62_fu_16211_p1) + $signed(sext_ln1118_1035_fu_15876_p1));

assign add_ln703_924_fu_16586_p2 = ($signed(sext_ln1118_1064_fu_16271_p1) + $signed(sext_ln703_686_fu_16477_p1));

assign add_ln703_925_fu_16592_p2 = ($signed(sext_ln1118_1046_fu_16024_p1) + $signed(sext_ln1118_1058_fu_16180_p1));

assign add_ln703_926_fu_16602_p2 = ($signed(sext_ln1118_1052_fu_16120_p1) + $signed(sext_ln703_697_fu_16598_p1));

assign add_ln703_928_fu_16623_p2 = ($signed(sext_ln1118_1061_fu_16229_p1) + $signed(add_ln703_895_reg_17034));

assign add_ln703_929_fu_16628_p2 = ($signed(sext_ln1118_1020_fu_15678_p1) + $signed(sext_ln1118_1047_fu_16044_p1));

assign add_ln703_930_fu_16638_p2 = ($signed(sext_ln1118_1067_fu_16313_p1) + $signed(sext_ln703_700_fu_16634_p1));

assign add_ln703_932_fu_15484_p2 = ($signed(sext_ln1118_1040_fu_15193_p1) + $signed(add_ln703_898_fu_15428_p2));

assign add_ln703_933_fu_16662_p2 = ($signed(sext_ln1118_1069_fu_16355_p1) + $signed(sext_ln1116_58_fu_15918_p1));

assign add_ln703_934_fu_16672_p2 = ($signed(sext_ln708_51_fu_16344_p1) + $signed(sext_ln703_704_fu_16668_p1));

assign add_ln703_fu_15216_p2 = ($signed(sext_ln1116_fu_14144_p1) + $signed(8'd192));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((data_window_31_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_30_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_29_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_28_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_27_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_26_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_25_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_24_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_23_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_22_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_21_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_20_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_19_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_18_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_17_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_16_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_15_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_14_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_13_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_12_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_11_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_10_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_9_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_8_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_7_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_6_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_5_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_4_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_3_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_2_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_1_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_0_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)))) | ((io_acc_block_signal_op684 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((io_acc_block_signal_op152 == 1'b0) | ((data_window_31_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_30_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_29_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_28_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_27_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_26_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_25_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_24_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_23_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_22_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_21_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_20_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_19_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_18_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_17_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_16_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_15_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_14_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_13_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_12_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_11_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_10_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_9_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((data_window_31_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_30_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_29_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_28_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_27_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_26_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_25_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_24_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_23_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_22_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_21_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_20_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_19_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_18_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_17_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_16_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_15_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_14_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_13_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_12_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_11_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_10_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_9_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_8_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_7_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_6_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_5_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_4_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_3_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_2_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_1_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_0_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)))) | ((io_acc_block_signal_op684 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((io_acc_block_signal_op152 == 1'b0) | ((data_window_31_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_30_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_29_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_28_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_27_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_26_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_25_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_24_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_23_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_22_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_21_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_20_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_19_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_18_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_17_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_16_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_15_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_14_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_13_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_12_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_11_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_10_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_9_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((data_window_31_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_30_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_29_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_28_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_27_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_26_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_25_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_24_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_23_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_22_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_21_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_20_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_19_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_18_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_17_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_16_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_15_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_14_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_13_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_12_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_11_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_10_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_9_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_8_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_7_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_6_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_5_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_4_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_3_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_2_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_1_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_0_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)))) | ((io_acc_block_signal_op684 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((io_acc_block_signal_op152 == 1'b0) | ((data_window_31_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_30_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_29_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_28_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_27_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_26_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_25_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_24_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_23_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_22_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_21_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_20_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_19_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_18_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_17_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_16_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_15_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_14_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_13_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_12_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_11_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_10_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_9_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((io_acc_block_signal_op152 == 1'b0) | ((data_window_31_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_30_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_29_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_28_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_27_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_26_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_25_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_24_V_V_full_n == 1'b0) & (tmp_324_reg_16917 == 1'd1)) | ((data_window_23_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_22_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_21_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_20_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_19_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_18_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_17_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_16_V_V_full_n == 1'b0) & (tmp_323_reg_16913 == 1'd1)) | ((data_window_15_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_14_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_13_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_12_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_11_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_10_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_9_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_8_V_V_full_n == 1'b0) & (tmp_322_reg_16909 == 1'd1)) | ((data_window_7_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_6_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_5_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_4_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_3_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_2_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_1_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)) | ((data_window_0_V_V_full_n == 1'b0) & (trunc_ln13_1_reg_16905 == 1'd1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((data_window_31_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_30_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_29_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_28_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_27_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_26_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_25_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_24_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_23_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_22_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_21_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_20_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_19_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_18_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_17_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_16_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_15_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_14_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_13_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_12_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_11_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_10_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_9_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_8_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_7_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_6_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_5_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_4_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_3_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_2_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_1_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)) | ((data_window_0_V_V_empty_n == 1'b0) & (p_Result_s_reg_16921_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((io_acc_block_signal_op684 == 1'b0) & (p_Result_s_reg_16921_pp0_iter2_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign i_iw_fu_13932_p2 = (wp_idx_reg_1430 + 4'd1);

assign icmp_ln13_fu_13938_p2 = ((wp_idx_reg_1430 < 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_13960_p2 = ((tmp_321_fu_13950_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_13926_p2 = ((wp_idx_reg_1430 == 4'd13) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op152 = (data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op684 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign mul_ln1118_100_fu_1461_p0 = tmp_V_55_reg_16950;

assign mul_ln1118_100_fu_1461_p2 = ($signed(mul_ln1118_100_fu_1461_p0) * $signed('h1A));

assign mul_ln1118_101_fu_1674_p0 = tmp_V_58_reg_16971;

assign mul_ln1118_101_fu_1674_p2 = ($signed(mul_ln1118_101_fu_1674_p0) * $signed('h26));

assign mul_ln1118_102_fu_1600_p0 = tmp_V_59_reg_16978;

assign mul_ln1118_102_fu_1600_p2 = ($signed(mul_ln1118_102_fu_1600_p0) * $signed(-'h2A));

assign mul_ln1118_103_fu_1573_p0 = tmp_V_61_reg_16991;

assign mul_ln1118_103_fu_1573_p2 = ($signed(mul_ln1118_103_fu_1573_p0) * $signed('h1A));

assign mul_ln1118_104_fu_1653_p0 = sext_ln1118_1055_fu_15197_p0;

assign mul_ln1118_104_fu_1653_p2 = ($signed(mul_ln1118_104_fu_1653_p0) * $signed('h1A));

assign mul_ln1118_105_fu_1551_p0 = tmp_V_63_reg_17003;

assign mul_ln1118_105_fu_1551_p2 = ($signed(mul_ln1118_105_fu_1551_p0) * $signed(-'h36));

assign mul_ln1118_95_fu_1454_p0 = sext_ln1118_948_fu_14243_p1;

assign mul_ln1118_95_fu_1454_p2 = ($signed(mul_ln1118_95_fu_1454_p0) * $signed('h1A));

assign mul_ln1118_96_fu_1692_p0 = sext_ln1118_948_fu_14243_p1;

assign mul_ln1118_96_fu_1692_p2 = ($signed(mul_ln1118_96_fu_1692_p0) * $signed('h16));

assign mul_ln1118_97_fu_1444_p0 = sext_ln1118_962_fu_14439_p0;

assign mul_ln1118_97_fu_1444_p2 = ($signed(mul_ln1118_97_fu_1444_p0) * $signed('h16));

assign mul_ln1118_98_fu_1576_p0 = sext_ln1116_57_fu_14854_p0;

assign mul_ln1118_98_fu_1576_p2 = ($signed(mul_ln1118_98_fu_1576_p0) * $signed('h2C));

assign mul_ln1118_99_fu_1476_p0 = tmp_V_50_reg_16931;

assign mul_ln1118_99_fu_1476_p2 = ($signed(mul_ln1118_99_fu_1476_p0) * $signed('h16));

assign mul_ln1118_fu_1696_p0 = sext_ln1116_52_fu_14148_p0;

assign mul_ln1118_fu_1696_p2 = ($signed(mul_ln1118_fu_1696_p0) * $signed(-'h2A));

assign p_Val2_s_fu_13996_p8 = ((icmp_ln13_fu_13938_p2[0:0] === 1'b1) ? trunc_ln13_fu_13984_p1 : select_ln24_fu_13976_p3);

assign r_fu_13944_p2 = ($signed(4'd13) - $signed(wp_idx_reg_1430));

assign res_V_data_0_V_din = $signed(tmp_data_0_V_fu_16612_p2);

assign res_V_data_1_V_din = $signed(acc_1_V_reg_17059);

assign res_V_data_2_V_din = $signed(acc_2_V_fu_16648_p2);

assign res_V_data_3_V_din = $signed(acc_3_V_fu_16682_p2);

assign res_V_data_4_V_din = $signed(acc_4_V_fu_16497_p2);

assign res_V_data_5_V_din = $signed(acc_5_V_fu_16550_p2);

assign res_V_data_6_V_din = $signed(acc_6_V_fu_16693_p2);

assign res_V_data_7_V_din = $signed(acc_7_V_fu_16575_p2);

assign select_ln24_fu_13976_p3 = ((icmp_ln24_fu_13960_p2[0:0] === 1'b1) ? xor_ln24_fu_13970_p2 : 3'd3);

assign sext_ln1116_52_fu_14148_p0 = data_window_1_V_V_dout;

assign sext_ln1116_56_fu_15528_p1 = $signed(trunc_ln708_754_fu_15518_p4);

assign sext_ln1116_57_fu_14854_p0 = data_window_13_V_V_dout;

assign sext_ln1116_58_fu_15918_p1 = $signed(trunc_ln708_774_fu_15908_p4);

assign sext_ln1116_60_fu_15978_p1 = $signed(trunc_ln708_777_fu_15968_p4);

assign sext_ln1116_62_fu_16211_p1 = $signed(trunc_ln708_786_fu_16201_p4);

assign sext_ln1116_fu_14144_p1 = $signed(trunc_ln6_fu_14134_p4);

assign sext_ln1118_1000_fu_14957_p1 = $signed(shl_ln1118_469_fu_14949_p3);

assign sext_ln1118_1001_fu_14975_p1 = $signed(shl_ln1118_470_fu_14967_p3);

assign sext_ln1118_1002_fu_14995_p1 = $signed(trunc_ln708_759_fu_14985_p4);

assign sext_ln1118_1003_fu_15015_p1 = $signed(trunc_ln708_760_fu_15005_p4);

assign sext_ln1118_1004_fu_15027_p1 = $signed(shl_ln1118_471_fu_15019_p3);

assign sext_ln1118_1005_fu_15039_p1 = $signed(shl_ln1118_472_fu_15031_p3);

assign sext_ln1118_1006_fu_15059_p1 = $signed(trunc_ln708_761_fu_15049_p4);

assign sext_ln1118_1007_fu_15071_p1 = $signed(shl_ln1118_473_fu_15063_p3);

assign sext_ln1118_1008_fu_15083_p1 = $signed(shl_ln1118_474_fu_15075_p3);

assign sext_ln1118_1009_fu_15103_p1 = $signed(trunc_ln708_762_fu_15093_p4);

assign sext_ln1118_1010_fu_15115_p1 = $signed(shl_ln1118_475_fu_15107_p3);

assign sext_ln1118_1011_fu_15135_p1 = $signed(trunc_ln708_763_fu_15125_p4);

assign sext_ln1118_1012_fu_15557_p1 = $signed(shl_ln1118_476_fu_15550_p3);

assign sext_ln1118_1013_fu_15574_p1 = $signed(shl_ln1118_477_fu_15567_p3);

assign sext_ln1118_1014_fu_15594_p1 = $signed(trunc_ln708_764_fu_15584_p4);

assign sext_ln1118_1015_fu_15605_p1 = $signed(shl_ln1118_478_fu_15598_p3);

assign sext_ln1118_1016_fu_15616_p1 = $signed(shl_ln1118_479_fu_15609_p3);

assign sext_ln1118_1017_fu_15636_p1 = $signed(trunc_ln708_765_fu_15626_p4);

assign sext_ln1118_1018_fu_15647_p1 = $signed(shl_ln1118_480_fu_15640_p3);

assign sext_ln1118_1019_fu_15658_p1 = $signed(shl_ln1118_481_fu_15651_p3);

assign sext_ln1118_1020_fu_15678_p1 = $signed(trunc_ln708_766_fu_15668_p4);

assign sext_ln1118_1021_fu_15149_p1 = $signed(trunc_ln708_768_fu_15139_p4);

assign sext_ln1118_1023_fu_15719_p1 = $signed(shl_ln1118_482_fu_15712_p3);

assign sext_ln1118_1024_fu_15730_p1 = $signed(shl_ln1118_483_fu_15723_p3);

assign sext_ln1118_1025_fu_15750_p1 = $signed(trunc_ln708_769_fu_15740_p4);

assign sext_ln1118_1026_fu_15764_p1 = $signed(trunc_ln708_770_fu_15754_p4);

assign sext_ln1118_1027_fu_15775_p1 = shl_ln1118_484_fu_15768_p3;

assign sext_ln1118_1028_fu_15779_p1 = shl_ln1118_484_fu_15768_p3;

assign sext_ln1118_1029_fu_15790_p1 = shl_ln1118_485_fu_15783_p3;

assign sext_ln1118_1030_fu_15794_p1 = shl_ln1118_485_fu_15783_p3;

assign sext_ln1118_1031_fu_15814_p1 = $signed(trunc_ln708_771_fu_15804_p4);

assign sext_ln1118_1032_fu_15825_p1 = $signed(shl_ln1118_486_fu_15818_p3);

assign sext_ln1118_1033_fu_15845_p1 = $signed(trunc_ln708_772_fu_15835_p4);

assign sext_ln1118_1034_fu_15856_p1 = $signed(shl_ln1118_487_fu_15849_p3);

assign sext_ln1118_1035_fu_15876_p1 = $signed(trunc_ln708_773_fu_15866_p4);

assign sext_ln1118_1036_fu_15887_p1 = $signed(shl_ln1118_488_fu_15880_p3);

assign sext_ln1118_1037_fu_15898_p1 = $signed(shl_ln1118_489_fu_15891_p3);

assign sext_ln1118_1038_fu_15161_p1 = $signed(shl_ln1118_490_fu_15153_p3);

assign sext_ln1118_1039_fu_15173_p1 = $signed(shl_ln1118_491_fu_15165_p3);

assign sext_ln1118_1040_fu_15193_p1 = $signed(trunc_ln708_775_fu_15183_p4);

assign sext_ln1118_1041_fu_15933_p1 = $signed(shl_ln1118_492_fu_15926_p3);

assign sext_ln1118_1042_fu_15944_p1 = $signed(shl_ln1118_493_fu_15937_p3);

assign sext_ln1118_1043_fu_15964_p1 = $signed(trunc_ln708_776_fu_15954_p4);

assign sext_ln1118_1044_fu_15993_p1 = $signed(shl_ln1118_494_fu_15986_p3);

assign sext_ln1118_1045_fu_16004_p1 = $signed(shl_ln1118_495_fu_15997_p3);

assign sext_ln1118_1046_fu_16024_p1 = $signed(trunc_ln708_778_fu_16014_p4);

assign sext_ln1118_1047_fu_16044_p1 = $signed(trunc_ln708_779_fu_16034_p4);

assign sext_ln1118_1048_fu_16064_p1 = $signed(trunc_ln708_780_fu_16054_p4);

assign sext_ln1118_1049_fu_16078_p1 = $signed(trunc_ln708_781_fu_16068_p4);

assign sext_ln1118_1050_fu_16089_p1 = $signed(shl_ln1118_496_fu_16082_p3);

assign sext_ln1118_1051_fu_16100_p1 = $signed(shl_ln1118_497_fu_16093_p3);

assign sext_ln1118_1052_fu_16120_p1 = $signed(trunc_ln708_782_fu_16110_p4);

assign sext_ln1118_1054_fu_16138_p1 = $signed(trunc_ln708_783_fu_16128_p4);

assign sext_ln1118_1055_fu_15197_p0 = data_window_28_V_V_dout;

assign sext_ln1118_1056_fu_16149_p1 = $signed(shl_ln1118_498_fu_16142_p3);

assign sext_ln1118_1057_fu_16160_p1 = $signed(shl_ln1118_499_fu_16153_p3);

assign sext_ln1118_1058_fu_16180_p1 = $signed(trunc_ln708_784_fu_16170_p4);

assign sext_ln1118_1059_fu_15212_p1 = $signed(trunc_ln708_785_fu_15202_p4);

assign sext_ln1118_1060_fu_16191_p1 = $signed(shl_ln1118_500_fu_16184_p3);

assign sext_ln1118_1061_fu_16229_p1 = $signed(trunc_ln708_787_fu_16219_p4);

assign sext_ln1118_1062_fu_16240_p1 = $signed(shl_ln1118_501_fu_16233_p3);

assign sext_ln1118_1063_fu_16251_p1 = $signed(shl_ln1118_502_fu_16244_p3);

assign sext_ln1118_1064_fu_16271_p1 = $signed(trunc_ln708_788_fu_16261_p4);

assign sext_ln1118_1065_fu_16282_p1 = $signed(shl_ln1118_503_fu_16275_p3);

assign sext_ln1118_1066_fu_16293_p1 = $signed(shl_ln1118_504_fu_16286_p3);

assign sext_ln1118_1067_fu_16313_p1 = $signed(trunc_ln708_789_fu_16303_p4);

assign sext_ln1118_1068_fu_16324_p1 = $signed(shl_ln1118_505_fu_16317_p3);

assign sext_ln1118_1069_fu_16355_p1 = $signed(shl_ln708_23_fu_16348_p3);

assign sext_ln1118_1070_fu_16366_p1 = $signed(shl_ln1118_506_fu_16359_p3);

assign sext_ln1118_1071_fu_16377_p1 = $signed(shl_ln1118_507_fu_16370_p3);

assign sext_ln1118_942_fu_14161_p1 = $signed(shl_ln1118_s_fu_14153_p3);

assign sext_ln1118_943_fu_14181_p1 = $signed(trunc_ln708_s_fu_14171_p4);

assign sext_ln1118_944_fu_14195_p1 = $signed(trunc_ln708_736_fu_14185_p4);

assign sext_ln1118_945_fu_14207_p1 = $signed(shl_ln1118_442_fu_14199_p3);

assign sext_ln1118_946_fu_14219_p1 = $signed(shl_ln1118_443_fu_14211_p3);

assign sext_ln1118_947_fu_14239_p1 = $signed(trunc_ln708_737_fu_14229_p4);

assign sext_ln1118_948_fu_14243_p1 = $signed(data_window_2_V_V_dout);

assign sext_ln1118_949_fu_14259_p1 = $signed(trunc_ln708_738_fu_14249_p4);

assign sext_ln1118_950_fu_14273_p1 = $signed(trunc_ln708_739_fu_14263_p4);

assign sext_ln1118_951_fu_14285_p1 = $signed(shl_ln1118_444_fu_14277_p3);

assign sext_ln1118_952_fu_14297_p1 = shl_ln1118_445_fu_14289_p3;

assign sext_ln1118_953_fu_14301_p1 = shl_ln1118_445_fu_14289_p3;

assign sext_ln1118_954_fu_14321_p1 = $signed(trunc_ln708_740_fu_14311_p4);

assign sext_ln1118_955_fu_14333_p1 = $signed(shl_ln1118_446_fu_14325_p3);

assign sext_ln1118_956_fu_14353_p1 = $signed(trunc_ln708_741_fu_14343_p4);

assign sext_ln1118_957_fu_14365_p1 = $signed(shl_ln1118_447_fu_14357_p3);

assign sext_ln1118_958_fu_14377_p1 = $signed(shl_ln1118_448_fu_14369_p3);

assign sext_ln1118_959_fu_14397_p1 = $signed(trunc_ln708_742_fu_14387_p4);

assign sext_ln1118_960_fu_14415_p1 = $signed(shl_ln1118_449_fu_14407_p3);

assign sext_ln1118_961_fu_14435_p1 = $signed(trunc_ln708_743_fu_14425_p4);

assign sext_ln1118_962_fu_14439_p0 = data_window_5_V_V_dout;

assign sext_ln1118_963_fu_14454_p1 = $signed(trunc_ln708_744_fu_14444_p4);

assign sext_ln1118_964_fu_14466_p1 = $signed(shl_ln1118_450_fu_14458_p3);

assign sext_ln1118_965_fu_14478_p1 = $signed(shl_ln1118_451_fu_14470_p3);

assign sext_ln1118_966_fu_14498_p1 = $signed(trunc_ln708_745_fu_14488_p4);

assign sext_ln1118_967_fu_14510_p1 = $signed(shl_ln1118_452_fu_14502_p3);

assign sext_ln1118_968_fu_14522_p1 = $signed(shl_ln1118_453_fu_14514_p3);

assign sext_ln1118_969_fu_14542_p1 = $signed(trunc_ln708_746_fu_14532_p4);

assign sext_ln1118_970_fu_14554_p1 = $signed(shl_ln1118_454_fu_14546_p3);

assign sext_ln1118_971_fu_14566_p1 = shl_ln1118_455_fu_14558_p3;

assign sext_ln1118_972_fu_14570_p1 = shl_ln1118_455_fu_14558_p3;

assign sext_ln1118_973_fu_14590_p1 = trunc_ln708_747_fu_14580_p4;

assign sext_ln1118_974_fu_14594_p1 = trunc_ln708_747_fu_14580_p4;

assign sext_ln1118_975_fu_14606_p1 = $signed(shl_ln1118_456_fu_14598_p3);

assign sext_ln1118_976_fu_14626_p1 = $signed(trunc_ln708_748_fu_14616_p4);

assign sext_ln1118_977_fu_14658_p1 = $signed(shl_ln3_fu_14650_p3);

assign sext_ln1118_978_fu_14670_p1 = $signed(shl_ln1118_457_fu_14662_p3);

assign sext_ln1118_979_fu_14682_p1 = $signed(shl_ln1118_458_fu_14674_p3);

assign sext_ln1118_980_fu_14714_p1 = shl_ln708_s_fu_14706_p3;

assign sext_ln1118_981_fu_14726_p1 = $signed(shl_ln1118_459_fu_14718_p3);

assign sext_ln1118_982_fu_14736_p1 = shl_ln708_s_fu_14706_p3;

assign sext_ln1118_983_fu_14756_p1 = $signed(trunc_ln708_751_fu_14746_p4);

assign sext_ln1118_984_fu_14768_p1 = $signed(shl_ln1118_460_fu_14760_p3);

assign sext_ln1118_985_fu_14786_p1 = $signed(shl_ln1118_461_fu_14778_p3);

assign sext_ln1118_986_fu_14806_p1 = $signed(trunc_ln708_752_fu_14796_p4);

assign sext_ln1118_987_fu_14818_p1 = $signed(shl_ln1118_462_fu_14810_p3);

assign sext_ln1118_988_fu_14830_p1 = $signed(shl_ln1118_463_fu_14822_p3);

assign sext_ln1118_989_fu_14850_p1 = $signed(trunc_ln708_753_fu_14840_p4);

assign sext_ln1118_990_fu_15497_p1 = $signed(shl_ln1118_464_fu_15490_p3);

assign sext_ln1118_991_fu_15508_p1 = $signed(shl_ln1118_465_fu_15501_p3);

assign sext_ln1118_992_fu_14869_p1 = $signed(trunc_ln708_755_fu_14859_p4);

assign sext_ln1118_993_fu_14881_p1 = $signed(shl_ln1118_466_fu_14873_p3);

assign sext_ln1118_994_fu_14901_p1 = $signed(trunc_ln708_756_fu_14891_p4);

assign sext_ln1118_996_fu_14913_p1 = $signed(shl_ln1118_467_fu_14905_p3);

assign sext_ln1118_997_fu_14925_p1 = $signed(shl_ln1118_468_fu_14917_p3);

assign sext_ln1118_998_fu_14945_p1 = $signed(trunc_ln708_757_fu_14935_p4);

assign sext_ln1118_999_fu_15546_p1 = $signed(trunc_ln708_758_fu_15536_p4);

assign sext_ln1118_fu_14124_p1 = $signed(shl_ln_fu_14116_p3);

assign sext_ln703_194_fu_16429_p1 = $signed(add_ln703_904_reg_17049);

assign sext_ln703_660_fu_15232_p1 = $signed(add_ln703_875_fu_15226_p2);

assign sext_ln703_661_fu_15248_p1 = $signed(add_ln703_877_fu_15242_p2);

assign sext_ln703_662_fu_15264_p1 = $signed(add_ln703_879_fu_15258_p2);

assign sext_ln703_663_fu_15274_p1 = $signed(add_ln703_880_fu_15268_p2);

assign sext_ln703_664_fu_15284_p1 = $signed(add_ln703_881_fu_15278_p2);

assign sext_ln703_665_fu_15294_p1 = $signed(add_ln703_882_fu_15288_p2);

assign sext_ln703_666_fu_16401_p1 = $signed(add_ln703_883_reg_17024);

assign sext_ln703_667_fu_15310_p1 = $signed(add_ln703_884_fu_15304_p2);

assign sext_ln703_668_fu_15326_p1 = $signed(add_ln703_886_fu_15320_p2);

assign sext_ln703_669_fu_16404_p1 = $signed(add_ln703_887_reg_17029);

assign sext_ln703_670_fu_15342_p1 = $signed(add_ln703_888_fu_15336_p2);

assign sext_ln703_671_fu_15358_p1 = $signed(add_ln703_890_fu_15352_p2);

assign sext_ln703_672_fu_15368_p1 = $signed(add_ln703_891_fu_15362_p2);

assign sext_ln703_673_fu_15378_p1 = $signed(add_ln703_892_fu_15372_p2);

assign sext_ln703_674_fu_15388_p1 = $signed(add_ln703_893_fu_15382_p2);

assign sext_ln703_675_fu_15398_p1 = $signed(add_ln703_894_fu_15392_p2);

assign sext_ln703_676_fu_15414_p1 = $signed(add_ln703_896_fu_15408_p2);

assign sext_ln703_677_fu_15424_p1 = $signed(add_ln703_897_fu_15418_p2);

assign sext_ln703_678_fu_16407_p1 = $signed(add_ln703_899_reg_17039);

assign sext_ln703_679_fu_16410_p1 = $signed(add_ln703_900_reg_17044);

assign sext_ln703_680_fu_16419_p1 = $signed(add_ln703_901_fu_16413_p2);

assign sext_ln703_681_fu_15452_p1 = $signed(add_ln703_903_fu_15446_p2);

assign sext_ln703_682_fu_16432_p1 = $signed(add_ln703_905_reg_17054);

assign sext_ln703_683_fu_16441_p1 = $signed(add_ln703_906_fu_16435_p2);

assign sext_ln703_684_fu_16451_p1 = $signed(add_ln703_907_fu_16445_p2);

assign sext_ln703_685_fu_16467_p1 = $signed(add_ln703_909_fu_16461_p2);

assign sext_ln703_686_fu_16477_p1 = $signed(add_ln703_910_fu_16471_p2);

assign sext_ln703_687_fu_16493_p1 = $signed(add_ln703_912_fu_16487_p2);

assign sext_ln703_689_fu_16514_p1 = $signed(add_ln703_914_fu_16508_p2);

assign sext_ln703_690_fu_16536_p1 = $signed(add_ln703_917_fu_16530_p2);

assign sext_ln703_691_fu_16546_p1 = $signed(add_ln703_918_fu_16540_p2);

assign sext_ln703_693_fu_15474_p1 = $signed(add_ln703_920_fu_15468_p2);

assign sext_ln703_695_fu_16571_p1 = $signed(add_ln703_922_fu_16565_p2);

assign sext_ln703_697_fu_16598_p1 = $signed(add_ln703_925_fu_16592_p2);

assign sext_ln703_698_fu_16608_p1 = $signed(add_ln703_926_fu_16602_p2);

assign sext_ln703_700_fu_16634_p1 = $signed(add_ln703_929_fu_16628_p2);

assign sext_ln703_701_fu_16644_p1 = $signed(add_ln703_930_fu_16638_p2);

assign sext_ln703_703_fu_16659_p1 = $signed(add_ln703_932_reg_17064);

assign sext_ln703_704_fu_16668_p1 = $signed(add_ln703_933_fu_16662_p2);

assign sext_ln703_705_fu_16678_p1 = $signed(add_ln703_934_fu_16672_p2);

assign sext_ln703_fu_16397_p1 = $signed(trunc_ln708_791_fu_16387_p4);

assign sext_ln708_49_fu_14702_p1 = $signed(trunc_ln708_750_fu_14692_p4);

assign sext_ln708_50_fu_15704_p1 = $signed(trunc_ln708_767_fu_15694_p4);

assign sext_ln708_51_fu_16344_p1 = $signed(trunc_ln708_790_fu_16334_p4);

assign sext_ln708_fu_14646_p1 = $signed(trunc_ln708_749_fu_14636_p4);

assign shl_ln1118_442_fu_14199_p1 = data_window_1_V_V_dout;

assign shl_ln1118_442_fu_14199_p3 = {{shl_ln1118_442_fu_14199_p1}, {5'd0}};

assign shl_ln1118_443_fu_14211_p1 = data_window_1_V_V_dout;

assign shl_ln1118_443_fu_14211_p3 = {{shl_ln1118_443_fu_14211_p1}, {2'd0}};

assign shl_ln1118_444_fu_14277_p3 = {{data_window_3_V_V_dout}, {6'd0}};

assign shl_ln1118_445_fu_14289_p3 = {{data_window_3_V_V_dout}, {4'd0}};

assign shl_ln1118_446_fu_14325_p3 = {{data_window_3_V_V_dout}, {1'd0}};

assign shl_ln1118_447_fu_14357_p3 = {{data_window_4_V_V_dout}, {4'd0}};

assign shl_ln1118_448_fu_14369_p3 = {{data_window_4_V_V_dout}, {1'd0}};

assign shl_ln1118_449_fu_14407_p3 = {{data_window_4_V_V_dout}, {2'd0}};

assign shl_ln1118_450_fu_14458_p1 = data_window_5_V_V_dout;

assign shl_ln1118_450_fu_14458_p3 = {{shl_ln1118_450_fu_14458_p1}, {5'd0}};

assign shl_ln1118_451_fu_14470_p1 = data_window_5_V_V_dout;

assign shl_ln1118_451_fu_14470_p3 = {{shl_ln1118_451_fu_14470_p1}, {2'd0}};

assign shl_ln1118_452_fu_14502_p1 = data_window_5_V_V_dout;

assign shl_ln1118_452_fu_14502_p3 = {{shl_ln1118_452_fu_14502_p1}, {4'd0}};

assign shl_ln1118_453_fu_14514_p1 = data_window_5_V_V_dout;

assign shl_ln1118_453_fu_14514_p3 = {{shl_ln1118_453_fu_14514_p1}, {1'd0}};

assign shl_ln1118_454_fu_14546_p3 = {{data_window_6_V_V_dout}, {4'd0}};

assign shl_ln1118_455_fu_14558_p3 = {{data_window_6_V_V_dout}, {1'd0}};

assign shl_ln1118_456_fu_14598_p3 = {{data_window_6_V_V_dout}, {5'd0}};

assign shl_ln1118_457_fu_14662_p3 = {{data_window_7_V_V_dout}, {5'd0}};

assign shl_ln1118_458_fu_14674_p3 = {{data_window_7_V_V_dout}, {1'd0}};

assign shl_ln1118_459_fu_14718_p3 = {{data_window_8_V_V_dout}, {5'd0}};

assign shl_ln1118_460_fu_14760_p3 = {{data_window_9_V_V_dout}, {4'd0}};

assign shl_ln1118_461_fu_14778_p3 = {{data_window_9_V_V_dout}, {2'd0}};

assign shl_ln1118_462_fu_14810_p3 = {{data_window_11_V_V_dout}, {4'd0}};

assign shl_ln1118_463_fu_14822_p3 = {{data_window_11_V_V_dout}, {2'd0}};

assign shl_ln1118_464_fu_15490_p3 = {{tmp_V_48_reg_16925}, {4'd0}};

assign shl_ln1118_465_fu_15501_p3 = {{tmp_V_48_reg_16925}, {2'd0}};

assign shl_ln1118_466_fu_14873_p1 = data_window_13_V_V_dout;

assign shl_ln1118_466_fu_14873_p3 = {{shl_ln1118_466_fu_14873_p1}, {4'd0}};

assign shl_ln1118_467_fu_14905_p1 = data_window_14_V_V_dout;

assign shl_ln1118_467_fu_14905_p3 = {{shl_ln1118_467_fu_14905_p1}, {5'd0}};

assign shl_ln1118_468_fu_14917_p1 = data_window_14_V_V_dout;

assign shl_ln1118_468_fu_14917_p3 = {{shl_ln1118_468_fu_14917_p1}, {2'd0}};

assign shl_ln1118_469_fu_14949_p1 = data_window_14_V_V_dout;

assign shl_ln1118_469_fu_14949_p3 = {{shl_ln1118_469_fu_14949_p1}, {4'd0}};

assign shl_ln1118_470_fu_14967_p1 = data_window_14_V_V_dout;

assign shl_ln1118_470_fu_14967_p3 = {{shl_ln1118_470_fu_14967_p1}, {1'd0}};

assign shl_ln1118_471_fu_15019_p3 = {{data_window_15_V_V_dout}, {5'd0}};

assign shl_ln1118_472_fu_15031_p3 = {{data_window_15_V_V_dout}, {2'd0}};

assign shl_ln1118_473_fu_15063_p3 = {{data_window_15_V_V_dout}, {4'd0}};

assign shl_ln1118_474_fu_15075_p3 = {{data_window_15_V_V_dout}, {1'd0}};

assign shl_ln1118_475_fu_15107_p3 = {{data_window_16_V_V_dout}, {2'd0}};

assign shl_ln1118_476_fu_15550_p3 = {{tmp_V_53_reg_16936}, {5'd0}};

assign shl_ln1118_477_fu_15567_p3 = {{tmp_V_53_reg_16936}, {3'd0}};

assign shl_ln1118_478_fu_15598_p3 = {{tmp_V_53_reg_16936}, {4'd0}};

assign shl_ln1118_479_fu_15609_p3 = {{tmp_V_53_reg_16936}, {2'd0}};

assign shl_ln1118_480_fu_15640_p3 = {{tmp_V_54_reg_16944}, {3'd0}};

assign shl_ln1118_481_fu_15651_p3 = {{tmp_V_54_reg_16944}, {1'd0}};

assign shl_ln1118_482_fu_15712_p3 = {{tmp_V_55_reg_16950}, {4'd0}};

assign shl_ln1118_483_fu_15723_p3 = {{tmp_V_55_reg_16950}, {2'd0}};

assign shl_ln1118_484_fu_15768_p3 = {{tmp_V_56_reg_16957}, {3'd0}};

assign shl_ln1118_485_fu_15783_p3 = {{tmp_V_56_reg_16957}, {1'd0}};

assign shl_ln1118_486_fu_15818_p3 = {{tmp_V_56_reg_16957}, {4'd0}};

assign shl_ln1118_487_fu_15849_p3 = {{tmp_V_56_reg_16957}, {5'd0}};

assign shl_ln1118_488_fu_15880_p3 = {{tmp_V_57_reg_16965}, {4'd0}};

assign shl_ln1118_489_fu_15891_p3 = {{tmp_V_57_reg_16965}, {1'd0}};

assign shl_ln1118_490_fu_15153_p1 = data_window_24_V_V_dout;

assign shl_ln1118_490_fu_15153_p3 = {{shl_ln1118_490_fu_15153_p1}, {5'd0}};

assign shl_ln1118_491_fu_15165_p1 = data_window_24_V_V_dout;

assign shl_ln1118_491_fu_15165_p3 = {{shl_ln1118_491_fu_15165_p1}, {3'd0}};

assign shl_ln1118_492_fu_15926_p3 = {{tmp_V_58_reg_16971}, {4'd0}};

assign shl_ln1118_493_fu_15937_p3 = {{tmp_V_58_reg_16971}, {2'd0}};

assign shl_ln1118_494_fu_15986_p3 = {{tmp_V_59_reg_16978}, {4'd0}};

assign shl_ln1118_495_fu_15997_p3 = {{tmp_V_59_reg_16978}, {2'd0}};

assign shl_ln1118_496_fu_16082_p3 = {{tmp_V_60_reg_16985}, {5'd0}};

assign shl_ln1118_497_fu_16093_p3 = {{tmp_V_60_reg_16985}, {1'd0}};

assign shl_ln1118_498_fu_16142_p3 = {{tmp_V_62_reg_16996}, {5'd0}};

assign shl_ln1118_499_fu_16153_p3 = {{tmp_V_62_reg_16996}, {2'd0}};

assign shl_ln1118_500_fu_16184_p3 = {{tmp_V_62_reg_16996}, {3'd0}};

assign shl_ln1118_501_fu_16233_p3 = {{tmp_V_64_reg_17008}, {6'd0}};

assign shl_ln1118_502_fu_16244_p3 = {{tmp_V_64_reg_17008}, {4'd0}};

assign shl_ln1118_503_fu_16275_p3 = {{tmp_V_64_reg_17008}, {5'd0}};

assign shl_ln1118_504_fu_16286_p3 = {{tmp_V_64_reg_17008}, {3'd0}};

assign shl_ln1118_505_fu_16317_p3 = {{tmp_V_64_reg_17008}, {1'd0}};

assign shl_ln1118_506_fu_16359_p3 = {{tmp_V_65_reg_17017}, {4'd0}};

assign shl_ln1118_507_fu_16370_p3 = {{tmp_V_65_reg_17017}, {2'd0}};

assign shl_ln1118_s_fu_14153_p1 = data_window_1_V_V_dout;

assign shl_ln1118_s_fu_14153_p3 = {{shl_ln1118_s_fu_14153_p1}, {1'd0}};

assign shl_ln3_fu_14650_p3 = {{data_window_7_V_V_dout}, {3'd0}};

assign shl_ln708_23_fu_16348_p3 = {{tmp_V_65_reg_17017}, {3'd0}};

assign shl_ln708_s_fu_14706_p3 = {{data_window_8_V_V_dout}, {3'd0}};

assign shl_ln_fu_14116_p3 = {{data_window_0_V_V_dout}, {1'd0}};

assign start_out = real_start;

assign sub_ln1118_495_fu_14165_p2 = ($signed(9'd0) - $signed(sext_ln1118_942_fu_14161_p1));

assign sub_ln1118_496_fu_14223_p2 = ($signed(sext_ln1118_945_fu_14207_p1) - $signed(sext_ln1118_946_fu_14219_p1));

assign sub_ln1118_497_fu_14305_p2 = ($signed(sext_ln1118_951_fu_14285_p1) - $signed(sext_ln1118_953_fu_14301_p1));

assign sub_ln1118_498_fu_14381_p2 = ($signed(sext_ln1118_957_fu_14365_p1) - $signed(sext_ln1118_958_fu_14377_p1));

assign sub_ln1118_499_fu_14401_p2 = ($signed(12'd0) - $signed(sext_ln1118_957_fu_14365_p1));

assign sub_ln1118_500_fu_14419_p2 = ($signed(sub_ln1118_499_fu_14401_p2) - $signed(sext_ln1118_960_fu_14415_p1));

assign sub_ln1118_501_fu_14482_p2 = ($signed(sext_ln1118_964_fu_14466_p1) - $signed(sext_ln1118_965_fu_14478_p1));

assign sub_ln1118_502_fu_14526_p2 = ($signed(sext_ln1118_967_fu_14510_p1) - $signed(sext_ln1118_968_fu_14522_p1));

assign sub_ln1118_503_fu_14610_p2 = ($signed(13'd0) - $signed(sext_ln1118_975_fu_14606_p1));

assign sub_ln1118_504_fu_14630_p2 = ($signed(sub_ln1118_503_fu_14610_p2) - $signed(sext_ln1118_972_fu_14570_p1));

assign sub_ln1118_505_fu_14686_p2 = ($signed(sext_ln1118_978_fu_14670_p1) - $signed(sext_ln1118_979_fu_14682_p1));

assign sub_ln1118_506_fu_14730_p2 = ($signed(13'd0) - $signed(sext_ln1118_981_fu_14726_p1));

assign sub_ln1118_507_fu_14740_p2 = ($signed(sub_ln1118_506_fu_14730_p2) - $signed(sext_ln1118_982_fu_14736_p1));

assign sub_ln1118_508_fu_14772_p2 = ($signed(12'd0) - $signed(sext_ln1118_984_fu_14768_p1));

assign sub_ln1118_509_fu_14790_p2 = ($signed(sub_ln1118_508_fu_14772_p2) - $signed(sext_ln1118_985_fu_14786_p1));

assign sub_ln1118_510_fu_14834_p2 = ($signed(sext_ln1118_987_fu_14818_p1) - $signed(sext_ln1118_988_fu_14830_p1));

assign sub_ln1118_511_fu_14885_p2 = ($signed(12'd0) - $signed(sext_ln1118_993_fu_14881_p1));

assign sub_ln1118_512_fu_14929_p2 = ($signed(sext_ln1118_997_fu_14925_p1) - $signed(sext_ln1118_996_fu_14913_p1));

assign sub_ln1118_513_fu_14961_p2 = ($signed(12'd0) - $signed(sext_ln1118_1000_fu_14957_p1));

assign sub_ln1118_514_fu_14979_p2 = ($signed(sub_ln1118_513_fu_14961_p2) - $signed(sext_ln1118_1001_fu_14975_p1));

assign sub_ln1118_515_fu_14999_p2 = ($signed(sext_ln1118_996_fu_14913_p1) - $signed(sext_ln1118_997_fu_14925_p1));

assign sub_ln1118_516_fu_15087_p2 = ($signed(sext_ln1118_1008_fu_15083_p1) - $signed(sext_ln1118_1007_fu_15071_p1));

assign sub_ln1118_517_fu_15119_p2 = ($signed(10'd0) - $signed(sext_ln1118_1010_fu_15115_p1));

assign sub_ln1118_518_fu_15561_p2 = ($signed(13'd0) - $signed(sext_ln1118_1012_fu_15557_p1));

assign sub_ln1118_519_fu_15578_p2 = ($signed(sub_ln1118_518_fu_15561_p2) - $signed(sext_ln1118_1013_fu_15574_p1));

assign sub_ln1118_520_fu_15682_p2 = ($signed(11'd0) - $signed(sext_ln1118_1018_fu_15647_p1));

assign sub_ln1118_521_fu_15688_p2 = ($signed(sub_ln1118_520_fu_15682_p2) - $signed(sext_ln1118_1019_fu_15658_p1));

assign sub_ln1118_522_fu_15860_p2 = ($signed(sext_ln1118_1034_fu_15856_p1) - $signed(sext_ln1118_1028_fu_15779_p1));

assign sub_ln1118_523_fu_15902_p2 = ($signed(sext_ln1118_1036_fu_15887_p1) - $signed(sext_ln1118_1037_fu_15898_p1));

assign sub_ln1118_524_fu_15177_p2 = ($signed(sext_ln1118_1039_fu_15173_p1) - $signed(sext_ln1118_1038_fu_15161_p1));

assign sub_ln1118_525_fu_15948_p2 = ($signed(sext_ln1118_1041_fu_15933_p1) - $signed(sext_ln1118_1042_fu_15944_p1));

assign sub_ln1118_526_fu_16008_p2 = ($signed(sext_ln1118_1044_fu_15993_p1) - $signed(sext_ln1118_1045_fu_16004_p1));

assign sub_ln1118_527_fu_16048_p2 = ($signed(sext_ln1118_1045_fu_16004_p1) - $signed(sext_ln1118_1044_fu_15993_p1));

assign sub_ln1118_528_fu_16104_p2 = ($signed(sext_ln1118_1050_fu_16089_p1) - $signed(sext_ln1118_1051_fu_16100_p1));

assign sub_ln1118_529_fu_16164_p2 = ($signed(sext_ln1118_1057_fu_16160_p1) - $signed(sext_ln1118_1056_fu_16149_p1));

assign sub_ln1118_530_fu_16195_p2 = ($signed(sext_ln1118_1060_fu_16191_p1) - $signed(sext_ln1118_1056_fu_16149_p1));

assign sub_ln1118_531_fu_16255_p2 = ($signed(sext_ln1118_1063_fu_16251_p1) - $signed(sext_ln1118_1062_fu_16240_p1));

assign sub_ln1118_532_fu_16328_p2 = ($signed(sext_ln1118_1065_fu_16282_p1) - $signed(sext_ln1118_1068_fu_16324_p1));

assign sub_ln1118_533_fu_16381_p2 = ($signed(sext_ln1118_1070_fu_16366_p1) - $signed(sext_ln1118_1071_fu_16377_p1));

assign sub_ln1118_fu_14128_p2 = ($signed(9'd0) - $signed(sext_ln1118_fu_14124_p1));

assign tmp_321_fu_13950_p4 = {{r_fu_13944_p2[3:2]}};

assign tmp_data_0_V_fu_16612_p2 = ($signed(add_ln703_924_fu_16586_p2) + $signed(sext_ln703_698_fu_16608_p1));

assign trunc_ln13_1_fu_14016_p1 = p_Val2_s_fu_13996_p9[0:0];

assign trunc_ln13_fu_13984_p1 = wp_idx_reg_1430[2:0];

assign trunc_ln25_fu_13966_p1 = r_fu_13944_p2[2:0];

assign trunc_ln6_fu_14134_p4 = {{sub_ln1118_fu_14128_p2[8:2]}};

assign trunc_ln708_736_fu_14185_p4 = {{mul_ln1118_fu_1696_p2[13:2]}};

assign trunc_ln708_737_fu_14229_p4 = {{sub_ln1118_496_fu_14223_p2[12:2]}};

assign trunc_ln708_738_fu_14249_p4 = {{mul_ln1118_95_fu_1454_p2[12:2]}};

assign trunc_ln708_739_fu_14263_p4 = {{mul_ln1118_96_fu_1692_p2[12:2]}};

assign trunc_ln708_740_fu_14311_p4 = {{sub_ln1118_497_fu_14305_p2[13:2]}};

assign trunc_ln708_741_fu_14343_p4 = {{add_ln1118_fu_14337_p2[11:2]}};

assign trunc_ln708_742_fu_14387_p4 = {{sub_ln1118_498_fu_14381_p2[11:2]}};

assign trunc_ln708_743_fu_14425_p4 = {{sub_ln1118_500_fu_14419_p2[11:2]}};

assign trunc_ln708_744_fu_14444_p4 = {{mul_ln1118_97_fu_1444_p2[12:2]}};

assign trunc_ln708_745_fu_14488_p4 = {{sub_ln1118_501_fu_14482_p2[12:2]}};

assign trunc_ln708_746_fu_14532_p4 = {{sub_ln1118_502_fu_14526_p2[11:2]}};

assign trunc_ln708_747_fu_14580_p4 = {{add_ln1118_96_fu_14574_p2[11:2]}};

assign trunc_ln708_748_fu_14616_p4 = {{sub_ln1118_503_fu_14610_p2[12:2]}};

assign trunc_ln708_749_fu_14636_p4 = {{sub_ln1118_504_fu_14630_p2[12:2]}};

assign trunc_ln708_750_fu_14692_p4 = {{sub_ln1118_505_fu_14686_p2[12:2]}};

assign trunc_ln708_751_fu_14746_p4 = {{sub_ln1118_507_fu_14740_p2[12:2]}};

assign trunc_ln708_752_fu_14796_p4 = {{sub_ln1118_509_fu_14790_p2[11:2]}};

assign trunc_ln708_753_fu_14840_p4 = {{sub_ln1118_510_fu_14834_p2[11:2]}};

assign trunc_ln708_754_fu_15518_p4 = {{add_ln1118_97_fu_15512_p2[11:2]}};

assign trunc_ln708_755_fu_14859_p4 = {{mul_ln1118_98_fu_1576_p2[13:2]}};

assign trunc_ln708_756_fu_14891_p4 = {{sub_ln1118_511_fu_14885_p2[11:2]}};

assign trunc_ln708_757_fu_14935_p4 = {{sub_ln1118_512_fu_14929_p2[12:2]}};

assign trunc_ln708_758_fu_15536_p4 = {{mul_ln1118_99_fu_1476_p2[12:2]}};

assign trunc_ln708_759_fu_14985_p4 = {{sub_ln1118_514_fu_14979_p2[11:2]}};

assign trunc_ln708_760_fu_15005_p4 = {{sub_ln1118_515_fu_14999_p2[12:2]}};

assign trunc_ln708_761_fu_15049_p4 = {{add_ln1118_98_fu_15043_p2[12:2]}};

assign trunc_ln708_762_fu_15093_p4 = {{sub_ln1118_516_fu_15087_p2[11:2]}};

assign trunc_ln708_763_fu_15125_p4 = {{sub_ln1118_517_fu_15119_p2[9:2]}};

assign trunc_ln708_764_fu_15584_p4 = {{sub_ln1118_519_fu_15578_p2[12:2]}};

assign trunc_ln708_765_fu_15626_p4 = {{add_ln1118_99_fu_15620_p2[11:2]}};

assign trunc_ln708_766_fu_15668_p4 = {{add_ln1118_100_fu_15662_p2[10:2]}};

assign trunc_ln708_767_fu_15694_p4 = {{sub_ln1118_521_fu_15688_p2[10:2]}};

assign trunc_ln708_768_fu_15139_p4 = {{data_window_18_V_V_dout[6:1]}};

assign trunc_ln708_769_fu_15740_p4 = {{add_ln1118_101_fu_15734_p2[11:2]}};

assign trunc_ln708_770_fu_15754_p4 = {{mul_ln1118_100_fu_1461_p2[12:2]}};

assign trunc_ln708_771_fu_15804_p4 = {{add_ln1118_102_fu_15798_p2[10:2]}};

assign trunc_ln708_772_fu_15835_p4 = {{add_ln1118_103_fu_15829_p2[11:2]}};

assign trunc_ln708_773_fu_15866_p4 = {{sub_ln1118_522_fu_15860_p2[12:2]}};

assign trunc_ln708_774_fu_15908_p4 = {{sub_ln1118_523_fu_15902_p2[11:2]}};

assign trunc_ln708_775_fu_15183_p4 = {{sub_ln1118_524_fu_15177_p2[12:2]}};

assign trunc_ln708_776_fu_15954_p4 = {{sub_ln1118_525_fu_15948_p2[11:2]}};

assign trunc_ln708_777_fu_15968_p4 = {{mul_ln1118_101_fu_1674_p2[13:2]}};

assign trunc_ln708_778_fu_16014_p4 = {{sub_ln1118_526_fu_16008_p2[11:2]}};

assign trunc_ln708_779_fu_16034_p4 = {{add_ln1118_104_fu_16028_p2[11:2]}};

assign trunc_ln708_780_fu_16054_p4 = {{sub_ln1118_527_fu_16048_p2[11:2]}};

assign trunc_ln708_781_fu_16068_p4 = {{mul_ln1118_102_fu_1600_p2[13:2]}};

assign trunc_ln708_782_fu_16110_p4 = {{sub_ln1118_528_fu_16104_p2[12:2]}};

assign trunc_ln708_783_fu_16128_p4 = {{mul_ln1118_103_fu_1573_p2[12:2]}};

assign trunc_ln708_784_fu_16170_p4 = {{sub_ln1118_529_fu_16164_p2[12:2]}};

assign trunc_ln708_785_fu_15202_p4 = {{mul_ln1118_104_fu_1653_p2[12:2]}};

assign trunc_ln708_786_fu_16201_p4 = {{sub_ln1118_530_fu_16195_p2[12:2]}};

assign trunc_ln708_787_fu_16219_p4 = {{mul_ln1118_105_fu_1551_p2[13:2]}};

assign trunc_ln708_788_fu_16261_p4 = {{sub_ln1118_531_fu_16255_p2[13:2]}};

assign trunc_ln708_789_fu_16303_p4 = {{add_ln1118_105_fu_16297_p2[12:2]}};

assign trunc_ln708_790_fu_16334_p4 = {{sub_ln1118_532_fu_16328_p2[12:2]}};

assign trunc_ln708_791_fu_16387_p4 = {{sub_ln1118_533_fu_16381_p2[11:2]}};

assign trunc_ln708_s_fu_14171_p4 = {{sub_ln1118_495_fu_14165_p2[8:2]}};

assign xor_ln24_fu_13970_p2 = (trunc_ln25_fu_13966_p1 ^ 3'd7);

assign zext_ln703_fu_15222_p1 = add_ln703_fu_15216_p2;

endmodule //conv_1d_cl_array_array_ap_fixed_8u_config5_s
