$comment
	File created using the following command:
		vcd file Encoder_BitSerial.msim.vcd -direction
$end
$date
	Sun Nov 13 01:40:16 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder_bitserial_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " mIn $end
$var wire 1 # nGRst $end
$var wire 1 $ valid $end
$var wire 1 % x [7] $end
$var wire 1 & x [6] $end
$var wire 1 ' x [5] $end
$var wire 1 ( x [4] $end
$var wire 1 ) x [3] $end
$var wire 1 * x [2] $end
$var wire 1 + x [1] $end
$var wire 1 , x [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_nGRst $end
$var wire 1 7 ww_clk $end
$var wire 1 8 ww_mIn $end
$var wire 1 9 ww_x [7] $end
$var wire 1 : ww_x [6] $end
$var wire 1 ; ww_x [5] $end
$var wire 1 < ww_x [4] $end
$var wire 1 = ww_x [3] $end
$var wire 1 > ww_x [2] $end
$var wire 1 ? ww_x [1] $end
$var wire 1 @ ww_x [0] $end
$var wire 1 A ww_valid $end
$var wire 1 B \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C \clk~input_o\ $end
$var wire 1 D \clk~inputCLKENA0_outclk\ $end
$var wire 1 E \bc|ff0|Q~0_combout\ $end
$var wire 1 F \nGRst~input_o\ $end
$var wire 1 G \bc|ff2|Q~0_combout\ $end
$var wire 1 H \bc|ff2|Q~q\ $end
$var wire 1 I \con|nad2|y~0_combout\ $end
$var wire 1 J \bc|ff0|Q~q\ $end
$var wire 1 K \con|cMem|prog~1_combout\ $end
$var wire 1 L \bc|ff1|Q~q\ $end
$var wire 1 M \con|nord|y~0_combout\ $end
$var wire 1 N \pr8|ff0|Q~q\ $end
$var wire 1 O \mIn~input_o\ $end
$var wire 1 P \ff|Q~q\ $end
$var wire 1 Q \xor8|y0|y~combout\ $end
$var wire 1 R \pr8out|ff0|Q~q\ $end
$var wire 1 S \pr8|ff1|Q~feeder_combout\ $end
$var wire 1 T \pr8|ff1|Q~q\ $end
$var wire 1 U \xor8|y1|y~combout\ $end
$var wire 1 V \pr8out|ff1|Q~q\ $end
$var wire 1 W \pr8|ff2|Q~q\ $end
$var wire 1 X \xor8|y2|y~combout\ $end
$var wire 1 Y \pr8out|ff2|Q~q\ $end
$var wire 1 Z \pr8|ff3|Q~q\ $end
$var wire 1 [ \xor8|y3|y~combout\ $end
$var wire 1 \ \pr8out|ff3|Q~q\ $end
$var wire 1 ] \pr8|ff4|Q~q\ $end
$var wire 1 ^ \xor8|y4|y~combout\ $end
$var wire 1 _ \pr8out|ff4|Q~q\ $end
$var wire 1 ` \pr8|ff5|Q~q\ $end
$var wire 1 a \xor8|y5|y~combout\ $end
$var wire 1 b \pr8out|ff5|Q~q\ $end
$var wire 1 c \pr8|ff6|Q~q\ $end
$var wire 1 d \xor8|y6|y~combout\ $end
$var wire 1 e \pr8out|ff6|Q~q\ $end
$var wire 1 f \pr8|ff7|Q~q\ $end
$var wire 1 g \xor8|y7|y~combout\ $end
$var wire 1 h \pr8out|ff7|Q~q\ $end
$var wire 1 i \validOut|y~combout\ $end
$var wire 1 j \ALT_INV_nGRst~input_o\ $end
$var wire 1 k \ALT_INV_clk~input_o\ $end
$var wire 1 l \con|nord|ALT_INV_y~0_combout\ $end
$var wire 1 m \pr8|ff7|ALT_INV_Q~q\ $end
$var wire 1 n \pr8|ff6|ALT_INV_Q~q\ $end
$var wire 1 o \pr8|ff5|ALT_INV_Q~q\ $end
$var wire 1 p \pr8|ff4|ALT_INV_Q~q\ $end
$var wire 1 q \pr8|ff3|ALT_INV_Q~q\ $end
$var wire 1 r \pr8|ff2|ALT_INV_Q~q\ $end
$var wire 1 s \xor8|y1|ALT_INV_y~combout\ $end
$var wire 1 t \pr8|ff1|ALT_INV_Q~q\ $end
$var wire 1 u \con|nad2|ALT_INV_y~0_combout\ $end
$var wire 1 v \ff|ALT_INV_Q~q\ $end
$var wire 1 w \pr8|ff0|ALT_INV_Q~q\ $end
$var wire 1 x \bc|ff1|ALT_INV_Q~q\ $end
$var wire 1 y \bc|ff2|ALT_INV_Q~q\ $end
$var wire 1 z \bc|ff0|ALT_INV_Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0-
1.
x/
10
11
12
13
14
15
16
07
08
0A
xB
0C
0D
1E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
09
0:
0;
0<
0=
0>
0?
0@
0%
0&
0'
0(
0)
0*
0+
0,
$end
#40000
1!
17
1C
1D
0k
1J
0z
0E
1K
#80000
0!
07
0C
0D
1k
#120000
1!
17
1C
1D
0k
0J
1L
0x
1z
1E
#160000
0!
1"
07
18
1O
0C
0D
1k
#200000
1!
17
1C
1D
0k
1J
1P
0v
0z
0E
1G
0K
1^
1a
1d
1g
#240000
0!
0"
07
08
0O
0C
0D
1k
#280000
1!
17
1C
1D
0k
1H
0J
0L
0P
1]
1`
1c
1f
0m
0n
0o
0p
1v
1x
1z
0y
1E
#320000
0!
07
0C
0D
1k
1M
0l
1_
1b
1e
1h
1i
19
1:
1;
1<
1A
1(
1'
1&
1%
1$
#360000
1!
17
1C
1D
0k
0M
1J
0z
1l
0E
1K
#400000
0!
07
0C
0D
1k
1M
0l
#440000
1!
17
1C
1D
0k
0M
0J
1L
0x
1z
1l
1E
0i
1I
0u
0H
0L
0]
0_
0`
0b
0c
0e
0f
0h
1m
1n
1o
1p
1x
1y
0A
0G
0I
0K
0^
0a
0d
0g
0$
1u
09
0:
0;
0<
0(
0'
0&
0%
#480000
0!
1"
07
18
1O
0C
0D
1k
#520000
1!
17
1C
1D
0k
1J
1P
0v
0z
0E
1K
1U
1[
1a
1g
0s
1S
#560000
0!
0"
07
08
0O
0C
0D
1k
#600000
1!
17
1C
1D
0k
0J
1L
0P
1T
1Z
1`
1f
0m
0o
0q
0t
1v
0x
1z
1E
#640000
0!
07
0C
0D
1k
#680000
1!
17
1C
1D
0k
1J
0z
0E
1G
0K
#720000
0!
07
0C
0D
1k
#760000
1!
17
1C
1D
0k
1H
0J
0L
1x
1z
0y
1E
#800000
0!
07
0C
0D
1k
1M
0l
1V
1\
1b
1h
1i
19
1;
1=
1?
1A
1+
1)
1'
1%
1$
#840000
1!
17
1C
1D
0k
0M
1J
0z
1l
0E
1K
#880000
0!
07
0C
0D
1k
1M
0l
#920000
1!
17
1C
1D
0k
0M
0J
1L
0x
1z
1l
1E
0i
1I
0u
0H
0L
0T
0V
0Z
0\
0`
0b
0f
0h
1m
1o
1q
1t
1x
1y
0A
0G
0I
0K
0U
0[
0a
0g
0$
1s
1u
09
0;
0=
0?
0S
0+
0)
0'
0%
#960000
0!
07
0C
0D
1k
#1000000
