
---------- Begin Simulation Statistics ----------
final_tick                                83569346500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95858                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656228                       # Number of bytes of host memory used
host_op_rate                                    97119                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1043.21                       # Real time elapsed on the host
host_tick_rate                               80108059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101315146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083569                       # Number of seconds simulated
sim_ticks                                 83569346500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101315146                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671387                       # CPI: cycles per instruction
system.cpu.discardedOps                        415312                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35944211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598306                       # IPC: instructions per cycle
system.cpu.numCycles                        167138693                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41355305     40.82%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.82% # Class of committed instruction
system.cpu.op_class_0::MemRead               47143133     46.53%     87.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12816457     12.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315146                       # Class of committed instruction
system.cpu.tickCycles                       131194482                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       176523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        386192                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       750818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1503145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            657                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 5466199                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4425939                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            158680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2788827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2784578                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.847642                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  120966                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          202                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57616063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57616063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57616421                       # number of overall hits
system.cpu.dcache.overall_hits::total        57616421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       776275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         776275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       867491                       # number of overall misses
system.cpu.dcache.overall_misses::total        867491                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26272552500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26272552500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26272552500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26272552500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58392338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58392338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58483912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58483912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014833                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33844.388264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33844.388264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30285.677315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30285.677315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657750                       # number of writebacks
system.cpu.dcache.writebacks::total            657750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       751416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       751416                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20719809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20719809000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24279432500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24279432500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012848                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29357.402753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29357.402753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32311.572418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32311.572418                       # average overall mshr miss latency
system.cpu.dcache.replacements                 750393                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45178651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45178651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       406288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        406288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7185374500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7185374500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45584939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45584939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17685.421425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17685.421425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6401444500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6401444500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16063.729759                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16063.729759                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12437412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12437412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       369987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       369987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19087178000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19087178000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12807399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51588.780146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51588.780146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14318364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14318364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46597.883004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46597.883004                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996091                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45638                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3559623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3559623500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498373                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77996.921425                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77996.921425                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.477558                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58367913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            751417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.677126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.477558                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117719393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117719393                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            37054185                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           48249883                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          12325563                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     14473804                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14473804                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14473804                       # number of overall hits
system.cpu.icache.overall_hits::total        14473804                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          913                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            913                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          913                       # number of overall misses
system.cpu.icache.overall_misses::total           913                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67368500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67368500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67368500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67368500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14474717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14474717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14474717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14474717                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73788.061336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73788.061336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73788.061336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73788.061336                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          422                       # number of writebacks
system.cpu.icache.writebacks::total               422                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          913                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66455500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66455500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66455500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72788.061336                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72788.061336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72788.061336                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72788.061336                       # average overall mshr miss latency
system.cpu.icache.replacements                    422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14473804                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14473804                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          913                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           913                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67368500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67368500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14474717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14474717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73788.061336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73788.061336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66455500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72788.061336                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72788.061336                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.651147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14474717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15854.016429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.651147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28950347                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28950347                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83569346500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101315146                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               542553                       # number of demand (read+write) hits
system.l2.demand_hits::total                   542637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  84                       # number of overall hits
system.l2.overall_hits::.cpu.data              542553                       # number of overall hits
system.l2.overall_hits::total                  542637                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             208864                       # number of demand (read+write) misses
system.l2.demand_misses::total                 209693                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            208864                       # number of overall misses
system.l2.overall_misses::total                209693                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17417143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17481297500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64154000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17417143500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17481297500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           751417                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               752330                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          751417                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              752330                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.277960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278725                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.277960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278725                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77387.213510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83389.878102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83366.147177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77387.213510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83389.878102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83366.147177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              118607                       # number of writebacks
system.l2.writebacks::total                    118607                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        208855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            209683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       208855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           209683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15327726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15383543500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15327726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15383543500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.277948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.277948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278711                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67412.439614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73389.317948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73365.716343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67412.439614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73389.317948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73365.716343                       # average overall mshr miss latency
system.l2.replacements                         177166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          402                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              402                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          402                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          402                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            165697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165697                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          141578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              141578                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12116231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12116231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        307275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85579.899419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85579.899419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       141578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         141578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10700451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10700451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75579.899419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75579.899419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64154000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77387.213510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77387.213510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55817500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55817500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.906900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67412.439614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67412.439614                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        376856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            376856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5300912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5300912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       444142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        444142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.151497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78781.804536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78781.804536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4627275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4627275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.151476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68779.449143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68779.449143                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31909.554056                       # Cycle average of tags in use
system.l2.tags.total_refs                     1502841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    209934                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.158636                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.558701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.081174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31725.914182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6221338                       # Number of tag accesses
system.l2.tags.data_accesses                  6221338                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    118607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    208801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003459800750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              549490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111610                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      209683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     118607                       # Number of write requests accepted
system.mem_ctrls.readBursts                    209683                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   118607                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                209683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               118607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.599548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.997193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.069566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6928     97.83%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.23%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          123      1.74%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4523     63.87%     63.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      0.79%     64.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2297     32.43%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              200      2.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13419712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7590848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83569288000                       # Total gap between requests
system.mem_ctrls.avgGap                     254559.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13363264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7589504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 634108.105655702297                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159906288.126831293106                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90816840.359042406082                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          828                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       208855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       118607                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21890500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6755901500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1964325984500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26437.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32347.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16561636.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13366720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13419712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7590848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7590848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       208855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         209683                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       118607                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        118607                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       634108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159947643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160581751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       634108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       634108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90832923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90832923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90832923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       634108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159947643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       251414674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               209629                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              118586                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7346                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2847248250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1048145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6777792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13582.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32332.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141452                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72195                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       114566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   183.349615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.395538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.315370                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77805     67.91%     67.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15698     13.70%     81.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2485      2.17%     83.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1432      1.25%     85.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8754      7.64%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          603      0.53%     93.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1285      1.12%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          525      0.46%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5979      5.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       114566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13416256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7589504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.540396                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.816840                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       411249720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       218580615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      756668640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     313450560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6596316480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21758971950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13767284640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43822522605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.385130                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35563394500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2790320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45215632000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       406765800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       216197355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      740082420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     305568360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6596316480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20747577060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14618985600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43631493075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.099249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37789140750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2790320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42989885750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118607                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57902                       # Transaction distribution
system.membus.trans_dist::ReadExReq            141578                       # Transaction distribution
system.membus.trans_dist::ReadExResp           141578                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       595875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 595875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     21010560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                21010560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            209683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  209683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              209683                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           897085000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1120250750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            445055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       776357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       444142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2253227                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2255475                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        85440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     90186688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               90272128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          177166                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7590848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           929496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 928542     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    954      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             929496                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83569346500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1409744500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1127129991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
