INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fpga/FPGA/Vivado/octal decoder/octal decoder.srcs/sources_1/new/octal_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module octal_decoder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fpga/FPGA/Vivado/octal decoder/octal decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
