M. Alam. 2003. A critical examination of the mechanics of dynamic NBTI for PMOSFETS. In Proceedings of the IEEE International Electron Devices Meeting (IEDM). 14.4.1--14.4.4.
Todd Austin , Valeria Bertacco , Scott Mahlke , Yu Cao, Reliable Systems on Unreliable Fabrics, IEEE Design & Test, v.25 n.4, p.322-332, July 2008[doi>10.1109/MDT.2008.107]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Shekhar Borkar, Electronics beyond nano-scale CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147115]
G. Chen, M. Li, C. Ang, J. Zheng, and D. Kwong. 2002. Dynamic NBTI of P-MOS transistors and its impact on MOSFET scaling. IEEE Electron Device Lett. 23, 12, 734--736.
J. Chen, S. Wang, N. Bidokhti, and M. Tehranipoor. 2011. A framework for fast and accurate critical-reliability paths identification. In Proceedings of the IEEE North Atlantic Test Workshop (NATW).
M. Dai, C. Gao, K. Yap, Y. Shan, Z. Cao, K. Liao, L. Wang, B. Cheng, and S. Liu. 2008. A model with temperature-dependent exponent for hot-carrier injection in high-voltage NMOSFETS involving hot-hole injection and dispersion. IEEE Trans. Electron Devices 55, 5, 1255--1258.
Michael DeBole , Ramakrishnan Krishnan , Varsha Balakrishnan , Wenping Wang , Hong Luo , Yu Wang , Yuan Xie , Yu Cao , N. Vijaykrishnan, New-age: a negative bias temperature instability-estimation framework for microarchitectural components, International Journal of Parallel Programming, v.37 n.4, p.417-431, August 2009[doi>10.1007/s10766-009-0104-y]
T. Grasser, W. Gos, V. Sverdlov, and B. Kaczer. 2007. The universality of NBTI relaxation and its implications for modeling and characterization. In Proceedings of the 45th Annual IEEE International Reliability Physics Symposium. 268--280.
Kunhyuk Kang , Saakshi Gangwal , Sang Phill Park , Kaushik Roy, NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
K. Kang, H. Kufluoglu, M. Alain, and K. Roy. 2006. Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. In Proceedings of International Conference on Computer Design (ICCD). 216--221.
N. Kimizuka, T. Yamamoto, T.Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the Symposium on VLSI Technology. 73--74.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Ping-Chung Li , I. N. Hajj, Computer-aided redesign of VLSI circuits for hot-carrier reliability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.5, p.453-464, November 2006[doi>10.1109/43.506133]
D. Lorenz, G. Georgakos, and U. Schlichtmann. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS). 3--8.
Yinghai Lu , Li Shang , Hai Zhou , Hengliang Zhu , Fan Yang , Xuan Zeng, Statistical reliability analysis under process variation and aging effects, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630044]
T. Nigam. 2009. Impact of transistor level degradation on product reliability. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 431--438.
S. Ogawa and N. Shiono. 1995. Generalized diffusion-reaction model for the low-field charge build up instability at the Si-Sio<sub>2</sub> interface. J. Phys. Rev. B. 51, 7, 4218C--4230.
B. Paul, K. Kang, H. Kufluoglu, M. Alam, and K. Roy. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Device Lett. 26, 8, 560--562.
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its application to CMOS logic. In Proceedings of JSSC. 548--594.
D. Schroder and J. Babcock. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Physics 94, 1.
Alexander Stempkovsky , Alexey Glebov , Sergey Gavrilov, Calculation of stress probability for NBTI-aware timing analysis, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.714-718, March 16-18, 2009[doi>10.1109/ISQED.2009.4810381]
E. Takeda, C. Yang, and A. Miura-Hamada. 1995. Hot-Carrier Effects In MOS Devices. Academic Press, San Diego, CA.
Hiran Tennakoon , Carl Sechen, Efficient and accurate gate sizing with piecewise convex delay models, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065793]
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
W. Wang, V. Reddy, B. Yang, V. Balakrishnan, S. Krishnan, and Y. Cao. 2008a. Statistical prediction of circuit aging under process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 13--16.
Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]
Wenping Wang , Shengqi Yang , Yu Cao, Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect, Proceedings of the 9th international symposium on Quality Electronic Design, p.763-768, March 17-19, 2008
Lifeng Wu , Jingkun Fang , Heting Yan , Ping Chen , Alvin I-Hsien Chen , Yoshifumi Okamoto , Chune-Sin Yeh , Zhihong Liu , Nobufusa Iwanishi , Norio Koike Hirokazu Yonezawa , Yoshiyuki Kawakami, GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.73, March 20-22, 2000
W.-K. Yeh, W.-H. Wang, Y.-K. Fang, and F.-L. Yang. 2002. Temperature dependence of hot-carrier-induced degradation in 0.1Î¼m SOI NMOSFETS with thin oxide. IEEE Electron Device Lett. 23, 7, 425--427.
