make[1]: Entering directory '/home/zzhong/VLSI_system_design_2021/hw2/P76104833/sim/prog0'
riscv64-unknown-elf-gcc setup.o main.o -static -nostdlib -nostartfiles -march=rv32i -mabi=ilp32 -Tlink.ld -lgcc -o main
riscv64-unknown-elf-objdump -xsd main > main.log
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 0 main0.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 1 main1.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 2 main2.hex
riscv64-unknown-elf-objcopy -O verilog main -i 4 -b 3 main3.hex
make[1]: Leaving directory '/home/zzhong/VLSI_system_design_2021/hw2/P76104833/sim/prog0'
irun: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
assign im_read<=c_i.data;
               |
ncvlog: *E,CNAMBB (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv,78|15): continuous assignment must be blocking, not nonblocking [6.1][6.1.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv line 243, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 1, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(c_i.pc==dm_addr) begin
						                 |
ncvlog: *E,UNDIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv,110|23): 'dm_addr': undeclared identifier [12.5(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv line 243, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 1, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		case(data_write_state)
		                    |
ncvlog: *E,UNDIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv,194|22): 'data_write_state': undeclared identifier [12.5(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/CPU_wrapper.sv line 243, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 1, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.CPU_wrapper:sv
		errors: 3, warnings: 0
		case(write_state):
		                 |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/SRAM_wrapper.sv,122|19): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/SRAM_wrapper.sv line 122, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 2, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.SRAM_wrapper:sv
		errors: 1, warnings: 0
always_ff(posedge ACLK,negedge ARESETn) begin
         |
ncvlog: *E,NOTSTT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,12|9): expecting a statement [9(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 12, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,12|22): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 12, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,12|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 12, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		direction<=DEFAULT;
		          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,14|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		direction<=DEFAULT;
		                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,14|20): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		last_direction<=DEFAULT;
		               |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,15|17): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		last_direction<=DEFAULT;
		                       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,15|25): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		case(direction):
		               |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,18|17): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 18, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(hs1.valid) direction<=SEL1;
					                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,21|29): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 21, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(hs1.valid) direction<=SEL1;
					                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,21|34): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 21, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else if(hs0.valid) direction<=SEL0;
					                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,22|34): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 22, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else if(hs0.valid) direction<=SEL0;
					                                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,22|39): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 22, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else direction<=DEFAULT;
					               |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,23|20): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 23, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else direction<=DEFAULT;
					                       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,23|28): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 23, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					last_direction<=SEL0;
					               |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,24|20): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 24, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					last_direction<=SEL0;
					                    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,24|25): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 24, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(hs0.valid) direction<=SEL0;
					                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,29|29): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 29, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(hs0.valid) direction<=SEL0;
					                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,29|34): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 29, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else if(hs1.valid) direction<=SEL1;
					                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,30|34): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 30, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else if(hs1.valid) direction<=SEL1;
					                                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,30|39): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 30, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else direction<=DEFAULT;
					               |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,31|20): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 31, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					else direction<=DEFAULT;
					                       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,31|28): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 31, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					last_direction<=SEL1;
					               |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,32|20): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 32, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					last_direction<=SEL1;
					                    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,32|25): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 32, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				case(last_direction):
				                    |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,36|24): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 36, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs1.valid) direction<=SEL1;
						                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,38|30): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 38, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs1.valid) direction<=SEL1;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,38|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 38, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs0.valid) direction<=SEL0;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,39|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 39, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs0.valid) direction<=SEL0;
						                                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,39|40): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 39, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs0.valid) direction<=SEL0;
						                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,42|30): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 42, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs0.valid) direction<=SEL0;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,42|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 42, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs1.valid) direction<=SEL1;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,43|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 43, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs1.valid) direction<=SEL1;
						                                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,43|40): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 43, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs0.valid) direction<=SEL0;
						                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,46|30): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 46, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						if(hs0.valid) direction<=SEL0;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,46|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 46, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs1.valid) direction<=SEL1;
						                             |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,47|35): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 47, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						else if(hs1.valid) direction<=SEL1;
						                                  |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv,47|40): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Arbiter.sv line 47, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 11, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.Arbiter:sv
		errors: 37, warnings: 0
module Mux_2 #(parameter in_size,parameter out_size)(
                                |
ncvlog: *E,EXPEQL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,4|32): expecting an equal sign ('=') [3.10(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 4, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
module Mux_2 #(parameter in_size,parameter out_size)(
                                                   |
ncvlog: *E,EXPEQL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,4|51): expecting an equal sign ('=') [3.10(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 4, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	input logic[`AXI_POINTER_BITS] pointer,
	                             |
ncvlog: *E,SVPKSN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,5|30): The single-bound form of a range is only allowed for array (i.e., unpacked) dimensions.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 5, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,NULLLP (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,9|0): empty/illegal list of ports [12.3.4(IEEE-2001)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 9, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	case(p):
	       |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,16|8): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 16, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	case(p):
	       |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv,21|8): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_2.sv line 21, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 13, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.Mux_2:sv
		errors: 6, warnings: 0
module Mux_3 #(parameter in_size,parameter out_size)(
                                |
ncvlog: *E,EXPEQL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,4|32): expecting an equal sign ('=') [3.10(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 4, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
module Mux_3 #(parameter in_size,parameter out_size)(
                                                   |
ncvlog: *E,EXPEQL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,4|51): expecting an equal sign ('=') [3.10(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 4, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	input logic[`AXI_POINTER_BITS] pointer,
	                             |
ncvlog: *E,SVPKSN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,5|30): The single-bound form of a range is only allowed for array (i.e., unpacked) dimensions.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 5, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,NULLLP (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,10|0): empty/illegal list of ports [12.3.4(IEEE-2001)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 10, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	case(p):
	       |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,17|8): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 17, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	case(p):
	       |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv,23|8): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Mux_3.sv line 23, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 14, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.Mux_3:sv
		errors: 6, warnings: 0
)
|
ncvlog: *E,NULLLP (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,30|0): empty/illegal list of ports [12.3.4(IEEE-2001)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 30, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`EMPTY_R()
         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,32|9): expecting a semicolon (';') [12.1(IEEE)].
(`define macro: EMPTY_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 89], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 32, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
         |
ncvlog: *E,NOTSTT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,48|9): expecting a statement [9(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 48, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,48|22): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 48, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,48|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 48, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		read_state<=IDLE;
		           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,50|13): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 50, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		read_state<=IDLE;
		                |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,50|18): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 50, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		RID<=`AXI_IDS_BITS'dx;
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,51|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 51, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		AR_<={$bits(AddrInfo){1'bx}};
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,52|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 52, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		AR_<={$bits(AddrInfo){1'bx}};
		                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,52|23): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 52, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSAR.ready<=1'b1;// default high(view spec)
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,53|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 53, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSAR.ready<=1'b1;// default high(view spec)
		           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,53|13): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 53, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSR.valid<=1'b0;
		   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,54|5): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 54, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSR.valid<=1'b0;
		          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,54|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 54, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		r.last<=1'b0;
		 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,55|3): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 55, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		r.last<=1'b0;
		       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,55|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 55, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		case(read_state):
		                |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,58|18): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 58, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					read_state<=TRANSMITTING;
					           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,61|16): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 61, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					read_state<=TRANSMITTING;
					                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,61|29): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 61, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					RID<=ARID;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,62|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 62, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					RID<=ARID;
					         |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,62|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 62, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					AR_<=AR;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,63|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 63, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					AR_<=AR;
					       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,63|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 63, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSAR.ready<=1'b0;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,64|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 64, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSAR.ready<=1'b0;
					           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,64|16): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 64, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				r.last<=1'b0;
				 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,66|5): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 66, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				r.last<=1'b0;
				       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,66|11): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 66, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(HSR.valid) HSR.valid<=1'b0;
					                 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,70|22): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 70, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(HSR.valid) HSR.valid<=1'b0;
					                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,70|29): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 70, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							r.last<=1'b1;
							 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,73|8): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 73, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							r.last<=1'b1;
							       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,73|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 73, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							read_state<=IDLE;
							           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,74|18): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 74, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							read_state<=IDLE;
							                |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,74|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 74, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							HSAR.ready<=1'b1;// default high(view spec)
							    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,75|11): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 75, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							HSAR.ready<=1'b1;// default high(view spec)
							           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,75|18): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 75, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						HSR.valid<=1'b1;
						   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,77|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 77, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						HSR.valid<=1'b1;
						          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,77|16): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 77, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
         |
ncvlog: *E,NOTSTT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,97|9): expecting a statement [9(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 97, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,97|22): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 97, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
always_ff(posedge ACLK,negedge ARESETn) begin
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,97|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 97, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		write_state<=IDLE;
		            |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,99|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 99, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		write_state<=IDLE;
		                 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,99|19): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 99, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		WID<=`AXI_IDS_BITS'dx;
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,100|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 100, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		AW_<=`AXI_ADDR_BITS'dx;
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,101|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 101, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSAW.ready<=1'b1;// default high(view spec)
		    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,102|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 102, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSAW.ready<=1'b1;// default high(view spec)
		           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,102|13): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 102, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSW.ready<=1'b0;
		   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,103|5): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 103, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSW.ready<=1'b0;
		          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,103|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 103, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSB.valid<=1'b0;
		   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,104|5): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 104, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		HSB.valid<=1'b0;
		          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,104|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 104, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
		case(write_state):
		                 |
ncvlog: *E,ILLPRI (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,107|19): illegal expression primary [4.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 107, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				HSB.valid<=1'b0;
				   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,109|7): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 109, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				HSB.valid<=1'b0;
				          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,109|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 109, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				HSW.ready<=1'b0;
				   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,110|7): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 110, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
				HSW.ready<=1'b0;
				          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,110|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 110, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					write_state<=TRANSMITTING;
					            |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,112|17): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 112, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					write_state<=TRANSMITTING;
					                         |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,112|30): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 112, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					WID<=AWID;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,113|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 113, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					WID<=AWID;
					         |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,113|14): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 113, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					AW_<=AW;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,114|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 114, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					AW_<=AW;
					       |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,114|12): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 114, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSAW.ready<=1'b0;
					    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,115|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 115, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSAW.ready<=1'b0;
					           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,115|16): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 115, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSB.valid<=1'b1;// tmp put there to decrease cycle?(test)
					   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,120|8): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 120, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					HSB.valid<=1'b1;// tmp put there to decrease cycle?(test)
					          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,120|15): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 120, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(HSW.ready) HSW.ready<=1'b0;
					                 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,121|22): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 121, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
					if(HSW.ready) HSW.ready<=1'b0;
					                        |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,121|29): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 121, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						HSW.ready<=1'b1;
						   |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,123|9): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 123, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
						HSW.ready<=1'b1;
						          |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,123|16): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 123, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							HSAW.ready<=1'b1;// default high(view spec)
							    |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,125|11): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 125, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							HSAW.ready<=1'b1;// default high(view spec)
							           |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,125|18): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 125, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							write_state<=IDLE;
							            |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,126|19): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 126, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
							write_state<=IDLE;
							                 |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv,126|24): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/Default_Slave.sv line 126, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 15, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.Default_Slave:sv
		errors: 73, warnings: 0
	input [`AXI_LEN_BITS-1:0] AWLEN_M1,
	    |
ncvlog: *E,EXPCORP (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,26|5): Expecting a ',' or ')' [A.1.4(IEEE-2001)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 26, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	output [1:0] ARBURST_S1, 
	                        |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,134|25): non-printable character (0xc2) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 134, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	output [1:0] ARBURST_S1, 
	                         |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,134|26): non-printable character (0xa0) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 134, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(M0)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,158|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 158, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(M0)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,158|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 158, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(M0)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,158|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 158, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(SD)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,178|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 178, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(SD)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,178|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 178, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(SD)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,179|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 179, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(SD)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,179|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 179, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(SD)
            |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,179|12): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 179, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,184|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 184, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,184|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 184, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,186|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 186, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,186|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 186, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,188|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 188, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(0_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,188|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 188, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,190|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 190, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,190|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 190, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,191|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 191, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,191|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 191, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_0)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,191|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 191, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,192|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 192, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,192|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 192, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,193|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 193, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,193|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 193, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_1)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,193|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 193, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,194|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 194, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_R(1_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,194|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_R [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 67], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 194, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,195|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 195, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,195|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 195, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
`CREATE_W(1_d)
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,195|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`define macro: CREATE_W [/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./include/AXI_package.svh line 77], `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 195, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
              |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 204, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|16): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|26): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                                          |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|42): illegal location for a hierarchical name (HSAR_M0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|42): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                                                       |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|55): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M0 #(.in_size($bits(`AR_in(M0))),.out_size($bits(AR_out(M0))))(
                                                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,204|71): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_M0)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,205|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_M0)
	                      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,205|23): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	            |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|13): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	                         |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|26): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	                                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|33): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M0)),.in_out(AR_out(M0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,206|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(0_0)),.out0_out(AR_out(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,207|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(0_0)),.out0_out(AR_out(0_0)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,207|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(0_0)),.out0_out(AR_out(0_0)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,207|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(0_0)),.out0_out(AR_out(0_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,207|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(0_1)),.out0_out(AR_out(0_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,208|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(0_1)),.out0_out(AR_out(0_1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,208|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(0_1)),.out0_out(AR_out(0_1)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,208|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(0_1)),.out0_out(AR_out(0_1)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,208|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|19): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(0_d)),.out0_out(AR_out(0_d))
	                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,209|42): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 210, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Point Pointer_R_M0;
                 |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,212|17): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 212, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,217|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 217, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 218, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|41): illegal location for a hierarchical name (HSRM0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                                                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|65): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M0 #(.in_size($bits(`R_out(M0))),.out_size($bits(R_in(M0))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,218|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_M0)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,219|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_M0)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,219|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	            |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|13): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	                         |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|26): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|31): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M0)),.in_out(R_in(M0)),
	                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,220|34): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(0_0)),.out0_out(R_in(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,221|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(0_0)),.out0_out(R_in(0_0)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,221|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(0_0)),.out0_out(R_in(0_0)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,221|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(0_0)),.out0_out(R_in(0_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,221|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(0_1)),.out0_out(R_in(0_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,222|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(0_1)),.out0_out(R_in(0_1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,222|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(0_1)),.out0_out(R_in(0_1)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,222|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(0_1)),.out0_out(R_in(0_1)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,222|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|19): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(0_d)),.out0_out(R_in(0_d))
	                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,223|40): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 224, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
              |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 259, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|16): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|26): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                                          |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|42): illegal location for a hierarchical name (HSAR_M1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|42): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                                                       |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|55): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_AR_M1 #(.in_size($bits(`AR_in(M1))),.out_size($bits(AR_out(M1))))(
                                                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,259|71): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_M1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,260|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_M1)
	                      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,260|23): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	            |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|13): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	                         |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|26): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	                                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|33): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_in(M1)),.in_out(AR_out(M1)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,261|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(1_0)),.out0_out(AR_out(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,262|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(1_0)),.out0_out(AR_out(1_0)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,262|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(1_0)),.out0_out(AR_out(1_0)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,262|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_in(1_0)),.out0_out(AR_out(1_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,262|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(1_1)),.out1_out(AR_out(1_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,263|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(1_1)),.out1_out(AR_out(1_1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,263|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(1_1)),.out1_out(AR_out(1_1)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,263|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_in(1_1)),.out1_out(AR_out(1_1)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,263|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|19): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(AR_in(1_d)),.out2_out(AR_out(1_d))
	                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,264|42): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 265, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Point Pointer_R_M1;
                 |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,267|17): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 267, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,272|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 272, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 273, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|41): illegal location for a hierarchical name (HSRM1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                                                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|65): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_R_M1 #(.in_size($bits(`R_out(M1))),.out_size($bits(R_in(M1))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,273|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_M1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,274|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_M1)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,274|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	            |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|13): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	                         |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|26): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|31): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(R_out(M1)),.in_out(R_in(M1)),
	                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,275|34): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(1_0)),.out0_out(R_in(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,276|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(1_0)),.out0_out(R_in(1_0)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,276|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(1_0)),.out0_out(R_in(1_0)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,276|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_out(1_0)),.out0_out(R_in(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,276|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(1_1)),.out1_out(R_in(1_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,277|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(1_1)),.out1_out(R_in(1_1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,277|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(1_1)),.out1_out(R_in(1_1)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,277|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_out(1_1)),.out1_out(R_in(1_1)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,277|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|19): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(R_out(1_d)),.out2_out(R_in(1_d))
	                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,278|40): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 279, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 286, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                        |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|40): illegal location for a hierarchical name (HSAW_M1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                        |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|40): illegal location for a hierarchical name (HSWM1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|40): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                                     |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|53): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|65): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_W_M1 #(.in_size($bits(`W_in(M1))),.out_size($bits(W_out(M1))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,286|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_W_M1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,287|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_W_M1)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,287|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|12): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	                        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|25): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|31): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(W_in(M1)),.in_out(W_out(M1)),
	                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,288|34): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(W_in(1_0)),.out0_out(W_out(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,289|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(W_in(1_0)),.out0_out(W_out(1_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,289|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(W_in(1_0)),.out0_out(W_out(1_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,289|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(W_in(1_0)),.out0_out(W_out(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,289|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(W_in(1_1)),.out1_out(W_out(1_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,290|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(W_in(1_1)),.out1_out(W_out(1_1)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,290|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(W_in(1_1)),.out1_out(W_out(1_1)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,290|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(W_in(1_1)),.out1_out(W_out(1_1)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,290|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|18): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(W_in(1_d)),.out2_out(W_out(1_d))
	                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,291|40): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 292, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Point Pointer_B_M1;
                 |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,294|17): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 294, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,299|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 299, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 300, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|41): illegal location for a hierarchical name (HSB_M1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                                                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|65): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_3 mux_B_M1 #(.in_size($bits(`B_out(M1))),.out_size($bits(B_in(M1))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,300|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_B_M1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,301|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_B_M1)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,301|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	            |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|13): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	                         |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|26): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|31): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(B_out(M1)),.in_out(B_in(M1)),
	                                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,302|34): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(B_out(1_0)),.out0_out(B_in(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,303|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(B_out(1_0)),.out0_out(B_in(1_0)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,303|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(B_out(1_0)),.out0_out(B_in(1_0)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,303|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(B_out(1_0)),.out0_out(B_in(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,303|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(B_out(1_1)),.out1_out(B_in(1_1)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,304|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(B_out(1_1)),.out1_out(B_in(1_1)),
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,304|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(B_out(1_1)),.out1_out(B_in(1_1)),
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,304|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(B_out(1_1)),.out1_out(B_in(1_1)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,304|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|15): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|19): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	                              |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|31): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out2_in(B_out(1_d)),.out2_out(B_in(1_d))
	                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,305|40): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 306, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,313|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 313, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
              |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 314, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|16): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|26): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                                           |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|43): illegal location for a hierarchical name (HSAR_S0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|43): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                                                        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|56): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S0 #(.in_size($bits(`AR_out(S0))),.out_size($bits(AR_in(S0))))(
                                                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,314|71): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_S0)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,315|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_S0)
	                      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,315|23): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|17): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	                          |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|27): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	                                                                   |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|68): illegal location for a hierarchical name (HSAR_S0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S0)),.in_out({ARID_S0[AXI_IDM_BITS-1:0],AR_S0,HSAR_S0.valid}),
	                                                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,316|74): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,317|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,317|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,317|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,317|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,318|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,318|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,318|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,318|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,319|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 319, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 324, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|41): illegal location for a hierarchical name (HSR_1_0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                                                                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|66): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S0 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S0))))(
                                                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,324|69): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_S0)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,325|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_S0)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,325|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	                                                     |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|54): illegal location for a hierarchical name (HSR_S0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|60): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	                                                                     |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|70): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	                                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|76): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S0[AXI_IDM_BITS-1:0],R_S0,RRESP_S0,HSR_S0.valid}),.in_out(R_out(S0)),
	                                                                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,326|79): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,327|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,327|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,327|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,327|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,328|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,328|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,328|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,328|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,329|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 329, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|15): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                              |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|46): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                  |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|66): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                        |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|72): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S0)={{Pointer_W_S0,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,333|86): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 333, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(S0);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,334|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 334, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(S0);
                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,334|17): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 334, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S0[`AXI_IDM_BITS-1:0],BRESP_S0,HSB_S0.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,338|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 338, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S0[`AXI_IDM_BITS-1:0],BRESP_S0,HSB_S0.valid};
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,338|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 338, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S0[`AXI_IDM_BITS-1:0],BRESP_S0,HSB_S0.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,338|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 338, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S0[`AXI_IDM_BITS-1:0],BRESP_S0,HSB_S0.valid};
                                                                 |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,338|65): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 338, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(S0)=B_out(1_0);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,339|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 339, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(S0)=B_out(1_0);
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,339|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 339, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,347|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 347, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
              |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 348, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|16): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|26): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                                           |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|43): illegal location for a hierarchical name (HSAR_S1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|43): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                                                        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|56): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_S1 #(.in_size($bits(`AR_out(S1))),.out_size($bits(AR_in(S1))))(
                                                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,348|71): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_S1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,349|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_S1)
	                      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,349|23): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|17): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	                          |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|27): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	                                                                   |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|68): illegal location for a hierarchical name (HSAR_S1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(S1)),.in_out({ARID_S1[AXI_IDM_BITS-1:0],AR_S1,HSAR_S1.valid}),
	                                                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,350|74): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,351|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,351|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,351|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,351|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,352|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,352|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,352|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,352|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,353|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 353, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 358, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|41): illegal location for a hierarchical name (HSR_1_0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                                                                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|66): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_S1 #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(S1))))(
                                                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,358|69): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_S1)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,359|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_S1)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,359|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	                                                     |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|54): illegal location for a hierarchical name (HSR_S1).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|60): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	                                                                     |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|70): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	                                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|76): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_S1[AXI_IDM_BITS-1:0],R_S1,RRESP_S1,HSR_S1.valid}),.in_out(R_out(S1)),
	                                                                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,360|79): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,361|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,361|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,361|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,361|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,362|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,362|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,362|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,362|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,363|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 363, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|15): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                              |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|46): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                  |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|66): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                        |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|72): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(S1)={{Pointer_W_S1,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,367|86): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 367, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(S1);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,368|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 368, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(S1);
                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,368|17): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 368, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S1[`AXI_IDM_BITS-1:0],BRESP_S1,HSB_S1.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,372|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 372, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S1[`AXI_IDM_BITS-1:0],BRESP_S1,HSB_S1.valid};
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,372|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 372, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S1[`AXI_IDM_BITS-1:0],BRESP_S1,HSB_S1.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,372|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 372, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_S1[`AXI_IDM_BITS-1:0],BRESP_S1,HSB_S1.valid};
                                                                 |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,372|65): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 372, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(S1)=B_out(1_0);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,373|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 373, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(S1)=B_out(1_0);
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,373|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 373, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,381|0): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 381, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
              |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 382, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|16): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                          |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|26): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                                           |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|43): illegal location for a hierarchical name (HSAR_SD).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|43): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                                                        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|56): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                                                                    |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|68): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_AR_SD #(.in_size($bits(`AR_out(SD))),.out_size($bits(AR_in(SD))))(
                                                                       |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,382|71): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_SD)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,383|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_AR_SD)
	                      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,383|23): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|17): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	                          |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|27): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	                                                                   |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|68): illegal location for a hierarchical name (HSAR_SD).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in(AR_out(SD)),.in_out({ARID_SD[AXI_IDM_BITS-1:0],AR_SD,HSAR_SD.valid}),
	                                                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,384|74): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,385|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,385|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,385|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(AR_out(0_0)),.out0_out(AR_in(0_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,385|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,386|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,386|16): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                               |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,386|32): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(AR_out(1_0)),.out1_out(AR_in(1_0)),
	                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,386|38): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,387|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 387, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
             |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|13): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 392, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|15): expecting a semicolon (';') [SystemVerilog].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|25): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                                         |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|41): illegal location for a hierarchical name (HSR_1_0).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                                         |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|41): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                                                      |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|54): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                                                                  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|66): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
Mux_2 mux_R_SD #(.in_size($bits(`R_in(1_0))),.out_size($bits(R_out(SD))))(
                                                                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,392|69): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_SD)
	        |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,393|9): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.pointer(Pointer_R_SD)
	                     |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,393|22): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	      |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|7): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	                                                     |
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|54): illegal location for a hierarchical name (HSR_SD).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|60): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	                                                                     |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|70): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	                                                                           |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|76): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.in_in({RID_SD[AXI_IDM_BITS-1:0],R_SD,RRESP_SD,HSR_SD.valid}),.in_out(R_out(SD)),
	                                                                              |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,394|79): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,395|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,395|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,395|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out0_in(R_in(0_0)),.out0_out(R_out(0_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,395|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	        |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,396|9): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	             |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,396|14): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                             |
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,396|30): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.out1_in(R_in(1_0)),.out1_out(R_out(1_0)),
	                                   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,396|36): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPIDN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,397|0): expecting an identifier [13.3.2][3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 397, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
               |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|15): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|38): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                              |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|46): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                  |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|66): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                        |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|72): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_in(SD)={{Pointer_W_SD,WID_1_0},AR_1_0,W_1_0,HSW_1_0.valid,W_1_0,HSW_1_0.valid};
                                                                                      |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,401|86): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 401, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(SD);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,402|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 402, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign W_out(1_0)=W_out(SD);
                 |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,402|17): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 402, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_SD[`AXI_IDM_BITS-1:0],BRESP_SD,HSB_SD.valid};
          |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,406|10): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 406, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_SD[`AXI_IDM_BITS-1:0],BRESP_SD,HSB_SD.valid};
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,406|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 406, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_SD[`AXI_IDM_BITS-1:0],BRESP_SD,HSB_SD.valid};
                                                    |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,406|52): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 406, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_in(1_0)={BID_SD[`AXI_IDM_BITS-1:0],BRESP_SD,HSB_SD.valid};
                                                                 |
ncvlog: *E,MISEXX (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,406|65): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 406, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(SD)=B_out(1_0);
           |
ncvlog: *E,WANTAS (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,407|11): expecting an assignment [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 407, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
assign B_out(SD)=B_out(1_0);
                |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv,407|16): expecting a semicolon (';') [6.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/AXI/AXI.sv line 407, `include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 3, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.AXI:sv
		errors: 418, warnings: 2
assign rst<=~ARESETn;
     |
ncvlog: *E,EXPNDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,11|5): expecting a <list_of_variables> or <list_of_assignments> [3.2.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 11, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
wire [`AXI_ADDR_BITS-1:0] AWADDR_M1; in interfac
                                               |
ncvlog: *E,ILLPDL (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,16|47): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 17, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
wire [`AXI_LEN_BITS-1:0] AWLEN_M1;
   |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,17|3): expecting a semicolon (';') [12.3.2(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 17, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
wire [1:0] ARBURST_S1; 
                      |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,125|22): non-printable character (0xc2) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 125, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
wire [1:0] ARBURST_S1; 
                       |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,125|23): non-printable character (0xa0) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 125, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
AXI axi(
  |
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,192|2): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 192, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
AXI axi(
      |
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,192|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 192, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWADDR_M1(AWADDR_M1), in interfac
	                        |
ncvlog: *E,PLMIXU (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,199|25): ordered and named port list mixed syntax [12.3.3][12.3.4(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 199, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWADDR_M1(AWADDR_M1), in interfac
	                                 |
ncvlog: *E,EXPRPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,199|34): expecting a right parenthesis (')') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 199, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWLEN_M1(AWLEN_M1),
	|
ncvlog: *E,ILLHIN (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,200|1): illegal location for a hierarchical name (interfac).
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 200, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWSIZE_M1(AWSIZE_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,201|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 201, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWBURST_M1(AWBURST_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,202|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 202, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWVALID_M1(AWVALID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,203|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 203, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWREADY_M1(AWREADY_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,204|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 204, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WDATA_M1(WDATA_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,206|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 206, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WSTRB_M1(WSTRB_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,207|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 207, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WLAST_M1(WLAST_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,208|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 208, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WVALID_M1(WVALID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,209|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 209, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WREADY_M1(WREADY_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,210|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 210, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BID_M1(BID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,212|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 212, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BRESP_M1(BRESP_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,213|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 213, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BVALID_M1(BVALID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,214|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 214, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BREADY_M1(BREADY_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,215|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 215, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARID_M0(ARID_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,218|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 218, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARADDR_M0(ARADDR_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,219|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 219, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARLEN_M0(ARLEN_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,220|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 220, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARSIZE_M0(ARSIZE_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,221|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 221, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_M0(ARBURST_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,222|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 222, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARVALID_M0(ARVALID_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,223|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 223, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARREADY_M0(ARREADY_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,224|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 224, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RID_M0(RID_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,226|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 226, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RDATA_M0(RDATA_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,227|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 227, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RRESP_M0(RRESP_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,228|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 228, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RLAST_M0(RLAST_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,229|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 229, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RVALID_M0(RVALID_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,230|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 230, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RREADY_M0(RREADY_M0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,231|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 231, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARID_M1(ARID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,233|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 233, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARADDR_M1(ARADDR_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,234|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 234, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARLEN_M1(ARLEN_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,235|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 235, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARSIZE_M1(ARSIZE_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,236|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 236, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_M1(ARBURST_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,237|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 237, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARVALID_M1(ARVALID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,238|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 238, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARREADY_M1(ARREADY_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,239|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 239, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RID_M1(RID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,241|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 241, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RDATA_M1(RDATA_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,242|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 242, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RRESP_M1(RRESP_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,243|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 243, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RLAST_M1(RLAST_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,244|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 244, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RVALID_M1(RVALID_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,245|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 245, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RREADY_M1(RREADY_M1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,246|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 246, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWID_S0(AWID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,250|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 250, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWADDR_S0(AWADDR_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,251|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 251, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWLEN_S0(AWLEN_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,252|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 252, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWSIZE_S0(AWSIZE_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,253|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 253, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWBURST_S0(AWBURST_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,254|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 254, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWVALID_S0(AWVALID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,255|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 255, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWREADY_S0(AWREADY_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,256|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 256, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WDATA_S0(WDATA_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,258|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 258, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WSTRB_S0(WSTRB_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,259|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 259, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WLAST_S0(WLAST_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,260|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 260, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WVALID_S0(WVALID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,261|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 261, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WREADY_S0(WREADY_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,262|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 262, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BID_S0(BID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,264|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 264, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BRESP_S0(BRESP_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,265|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 265, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BVALID_S0(BVALID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,266|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 266, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BREADY_S0(BREADY_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,267|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 267, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWID_S1(AWID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,269|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 269, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWADDR_S1(AWADDR_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,270|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 270, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWLEN_S1(AWLEN_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,271|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 271, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWSIZE_S1(AWSIZE_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,272|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 272, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWBURST_S1(AWBURST_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,273|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 273, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWVALID_S1(AWVALID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,274|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 274, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.AWREADY_S1(AWREADY_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,275|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 275, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WDATA_S1(WDATA_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,277|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 277, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WSTRB_S1(WSTRB_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,278|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 278, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WLAST_S1(WLAST_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,279|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 279, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WVALID_S1(WVALID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,280|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 280, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.WREADY_S1(WREADY_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,281|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 281, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BID_S1(BID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,283|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 283, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BRESP_S1(BRESP_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,284|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 284, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BVALID_S1(BVALID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,285|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 285, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.BREADY_S1(BREADY_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,286|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 286, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARID_S0(ARID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,289|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 289, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARADDR_S0(ARADDR_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,290|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 290, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARLEN_S0(ARLEN_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,291|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 291, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARSIZE_S0(ARSIZE_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,292|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 292, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_S0(ARBURST_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,293|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 293, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARVALID_S0(ARVALID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,294|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 294, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARREADY_S0(ARREADY_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,295|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 295, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RID_S0(RID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,297|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 297, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RDATA_S0(RDATA_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,298|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 298, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RRESP_S0(RRESP_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,299|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 299, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RLAST_S0(RLAST_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,300|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 300, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RVALID_S0(RVALID_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,301|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 301, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RREADY_S0(RREADY_S0),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,302|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 302, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARID_S1(ARID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,304|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 304, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARADDR_S1(ARADDR_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,305|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 305, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARLEN_S1(ARLEN_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,306|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 306, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARSIZE_S1(ARSIZE_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,307|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 307, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_S1(ARBURST_S1), 
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,308|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 308, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_S1(ARBURST_S1), 
	                        |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,308|25): non-printable character (0xc2) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 308, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARBURST_S1(ARBURST_S1), 
	                         |
ncvlog: *W,NONPRT (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,308|26): non-printable character (0xa0) ignored.
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 308, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARVALID_S1(ARVALID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,309|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 309, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.ARREADY_S1(ARREADY_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,310|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 310, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RID_S1(RID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,312|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 312, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RDATA_S1(RDATA_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,313|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 313, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RRESP_S1(RRESP_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,314|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 314, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RLAST_S1(RLAST_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,315|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 315, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RVALID_S1(RVALID_S1),
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,316|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 316, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	.RREADY_S1(RREADY_S1)
	|
ncvlog: *E,EXPLPA (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,317|1): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 317, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
);
|
ncvlog: *E,EXPSMC (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv,318|0): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
(`include file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./src/top.sv line 318, file: /home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv line 10)
	module worklib.top:sv
		errors: 106, warnings: 4
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/zzhong/VLSI_system_design_2021/hw2/P76104833/./sim/top_tb.sv,65|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
