Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 20 03:06:02 2021
| Host         : LAPTOP-2GK32TES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |              32 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            7 |
| Yes          | No                    | Yes                    |              62 |           19 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_sccb_i/scl_i_1_n_0     | debouncer_i/o                             |                1 |              1 |         1.00 |
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_sccb_i/sda_2_i_1_n_0   | debouncer_i/o                             |                1 |              1 |         1.00 |
|  OV_PCLK_IBUF_BUFG       |                                           | ov_capturer_i/we_2_i_2_n_0                |                1 |              1 |         1.00 |
|  clk_divider_25_i/o_BUFG | vga_i/p_1_in                              | vga_i/VGA_HS0                             |                1 |              1 |         1.00 |
|  clk_divider_25_i/o_BUFG | vga_i/p_1_in                              | vga_i/VGA_VS0                             |                1 |              1 |         1.00 |
|  CLK100_IBUF_BUFG        |                                           |                                           |                2 |              2 |         1.00 |
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_sccb_i/bit_cnt         | debouncer_i/o                             |                1 |              4 |         4.00 |
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0 | ov_controller_i/ov_sccb_i/d_2[23]_i_1_n_0 |                2 |              6 |         3.00 |
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_config_i/cnt0          | debouncer_i/o                             |                2 |              8 |         4.00 |
|  OV_PCLK_IBUF_BUFG       | ov_capturer_i/shift_reg0                  |                                           |                3 |              8 |         2.67 |
|  clk_divider_25_i/o_BUFG |                                           | debouncer_i/o                             |                4 |             10 |         2.50 |
|  clk_divider_25_i/o_BUFG | vga_i/v_cnt[9]_i_1_n_0                    | debouncer_i/o                             |                4 |             10 |         2.50 |
|  clk_divider_25_i/o_BUFG | vga_i/p_1_in                              | vga_i/VGA_R[3]_i_1_n_0                    |                3 |             12 |         4.00 |
|  clk_divider_25_i/o_BUFG |                                           |                                           |                4 |             14 |         3.50 |
|  CLK100_IBUF_BUFG        | ov_controller_i/ov_sccb_i/d_2[15]_i_1_n_0 |                                           |                4 |             16 |         4.00 |
|  CLK100_IBUF_BUFG        | debouncer_i/cnt[0]_i_2_n_0                | debouncer_i/cnt[0]_i_1_n_0                |                4 |             16 |         4.00 |
|  OV_PCLK_IBUF_BUFG       | ov_capturer_i/addr_2[18]_i_1_n_0          | ov_capturer_i/we_2_i_2_n_0                |                5 |             19 |         3.80 |
|  clk_divider_25_i/o_BUFG | vga_i/addr_2[18]_i_1_n_0                  | debouncer_i/o                             |                5 |             19 |         3.80 |
|  CLK100_IBUF_BUFG        |                                           | debouncer_i/o                             |                9 |             21 |         2.33 |
+--------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


