0.7
2020.2
Nov  8 2024
22:36:57
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sim_1/imports/testbench/tb_mips_top.v,1744072336,verilog,,,,tb_mips_top,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,1744094013,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/hi_lo_regs.v,,dreg,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sim_1/imports/testbench/tb_mips_top.v,,signext,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips_top.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/multu.v,,mips_top,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/hi_lo_regs.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,hi_lo_regs,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/multu.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,,multu,,,,,,,,
D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/new/mux3.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/Assignment_7/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,,mux3,,,,,,,,
