AArch64 R+dmb.syll+dmb.stla
"DMB.SYdWWLL WseLL DMB.STdWRLA FreAL"
Cycle=FreAL DMB.SYdWWLL WseLL DMB.STdWRLA
Relax=
Safe=DMB.STdWR DMB.SYdWW FreAL WseLL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMB.SYdWWLL WseLL DMB.STdWRLA FreAL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | MOV W0,#2    ;
 STLR W0,[X1] | STLR W0,[X1] ;
 DMB SY       | DMB ST       ;
 MOV W2,#1    | LDAR W2,[X3] ;
 STLR W2,[X3] |              ;
exists
(y=2 /\ 1:X2=0)
