Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May  9 16:34:52 2020
| Host         : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ps_clock_led_wrapper_control_sets_placed.rpt
| Design       : ps_clock_led_wrapper
| Device       : xczu2eg
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------+--------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |           Enable Signal          |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------+--------------------------------------------------+------------------+----------------+
|  ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk0 | ps_clock_led_i/led_0/inst/p_0_in | ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_resetn0 |                0 |              2 |
|  ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                  | ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_resetn0 |                8 |             30 |
+------------------------------------------------+----------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


