{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741707491036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741707491036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 23:38:10 2025 " "Processing started: Tue Mar 11 23:38:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741707491036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707491036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_ch340_txrx -c uart_ch340_txrx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_ch340_txrx -c uart_ch340_txrx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707491036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741707491341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741707491341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/uart_ch340_txrx_test_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/uart_ch340_txrx_test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ch340_txrx_test_1 " "Found entity 1: uart_ch340_txrx_test_1" {  } { { "../rtl/uart_ch340_txrx_test_1.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ch340_txrx_test_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741707499459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707499459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/key_debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741707499460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707499460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrler " "Found entity 1: uart_ctrler" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741707499462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707499462 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(25) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(25): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(26) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(26): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(30) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(30): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(114) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(114): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 114 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(115) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(115): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 115 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_ctrler uart_ctrler.v(119) " "Verilog HDL Parameter Declaration warning at uart_ctrler.v(119): Parameter Declaration in module \"uart_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/uart_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/uart_ch340_txrx/rtl/uart_ctrler.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1741707499464 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "uart_ch340_txrx_test_2 " "Top-level design entity \"uart_ch340_txrx_test_2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1741707499501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741707499559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 11 23:38:19 2025 " "Processing ended: Tue Mar 11 23:38:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741707499559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741707499559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741707499559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707499559 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741707500158 ""}
