\hypertarget{struct_l_t_d_c___layer___type_def}{}\doxysection{Referencia de la Estructura L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}
\label{struct_l_t_d_c___layer___type_def}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}


L\+C\+D-\/\+T\+FT Display layer x Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}{W\+H\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}{W\+V\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}{C\+K\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}{P\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}{C\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}{D\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}{B\+F\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8be676577db129a84a9a2689519a8502}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}{C\+F\+B\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}{C\+F\+B\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}{C\+F\+B\+L\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a3fbace6e037136ce066518ee2fade33d}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}{C\+L\+U\+T\+WR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
L\+C\+D-\/\+T\+FT Display layer x Controller. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}\label{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!BFCR@{BFCR}}
\index{BFCR@{BFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BFCR}{BFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+F\+CR}

L\+T\+DC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}\label{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CACR@{CACR}}
\index{CACR@{CACR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+A\+CR}

L\+T\+DC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}\label{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBAR@{CFBAR}}
\index{CFBAR@{CFBAR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBAR}{CFBAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+B\+AR}

L\+T\+DC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}\label{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLNR@{CFBLNR}}
\index{CFBLNR@{CFBLNR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLNR}{CFBLNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+B\+L\+NR}

L\+T\+DC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}\label{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLR@{CFBLR}}
\index{CFBLR@{CFBLR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLR}{CFBLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+B\+LR}

L\+T\+DC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}\label{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CKCR@{CKCR}}
\index{CKCR@{CKCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CKCR}{CKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+K\+CR}

L\+T\+DC Layerx Color Keying Configuration Register Address offset\+: 0x90 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}\label{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CLUTWR@{CLUTWR}}
\index{CLUTWR@{CLUTWR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLUTWR}{CLUTWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+U\+T\+WR}

L\+T\+DC Layerx C\+L\+UT Write Register Address offset\+: 0x144 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

L\+T\+DC Layerx Control Register Address offset\+: 0x84 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}\label{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!DCCR@{DCCR}}
\index{DCCR@{DCCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCCR}{DCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+CR}

L\+T\+DC Layerx Default Color Configuration Register Address offset\+: 0x9C \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}\label{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!PFCR@{PFCR}}
\index{PFCR@{PFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PFCR}{PFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+F\+CR}

L\+T\+DC Layerx Pixel Format Configuration Register Address offset\+: 0x94 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_l_t_d_c___layer___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a3fbace6e037136ce066518ee2fade33d}\label{struct_l_t_d_c___layer___type_def_a3fbace6e037136ce066518ee2fade33d}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}3\mbox{]}}

Reserved ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}\label{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WHPCR@{WHPCR}}
\index{WHPCR@{WHPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WHPCR}{WHPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+H\+P\+CR}

L\+T\+DC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 \mbox{\Hypertarget{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}\label{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WVPCR@{WVPCR}}
\index{WVPCR@{WVPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WVPCR}{WVPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t W\+V\+P\+CR}

L\+T\+DC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
