
---------- Begin Simulation Statistics ----------
final_tick                               1026655096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701668                       # Number of bytes of host memory used
host_op_rate                                    59007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18802.95                       # Real time elapsed on the host
host_tick_rate                               54600749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105884928                       # Number of instructions simulated
sim_ops                                    1109510295                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.026655                       # Number of seconds simulated
sim_ticks                                1026655096000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.940059                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143113556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           162739890                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12753726                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        225680501                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18182176                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18428540                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          246364                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287001161                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863890                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811467                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8472304                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260694959                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25757633                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79277020                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050796553                       # Number of instructions committed
system.cpu0.commit.committedOps            1052610543                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1909004605                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.278236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1385409831     72.57%     72.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    309108415     16.19%     88.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82625399      4.33%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76242490      3.99%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17375507      0.91%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5051797      0.26%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3332948      0.17%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4100585      0.21%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25757633      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1909004605                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858002                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015986238                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326227861                       # Number of loads committed
system.cpu0.commit.membars                    3625346                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625352      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583943887     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328039320     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127160538     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052610543                       # Class of committed instruction
system.cpu0.commit.refs                     455199886                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050796553                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052610543                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.950869                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.950869                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            290612461                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4292885                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141161579                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1156181055                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               834847022                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                784607813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8485083                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12970000                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5306431                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287001161                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207032648                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1095498089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3180177                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1186021740                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25533040                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140003                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         815594022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161295732                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578557                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1923858810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.619009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1101091855     57.23%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               603718432     31.38%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               114358943      5.94%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79979326      4.16%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14214961      0.74%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5263385      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1393236      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734449      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104223      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1923858810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      126107993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8563529                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269063964                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533322                       # Inst execution rate
system.cpu0.iew.exec_refs                   476414672                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132780762                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              249016117                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            355298992                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3581180                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4453818                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           137331819                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1131871904                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343633910                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7270492                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1093291465                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2286531                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3076998                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8485083                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7502841                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        87081                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15083831                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39522                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12953                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4196143                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29071131                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8359794                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12953                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1163177                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7400352                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                457523799                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1085119895                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.882523                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403775384                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529335                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1085192080                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1338627172                       # number of integer regfile reads
system.cpu0.int_regfile_writes              691161040                       # number of integer regfile writes
system.cpu0.ipc                              0.512592                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512592                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626838      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            607042681     55.16%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035657      0.73%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811522      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           348807427     31.69%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131237777     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            26      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1100561958                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2235131                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002031                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 372299     16.66%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1692811     75.74%     92.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               170019      7.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1099170193                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4127329300                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1085119842                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1211145308                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1121135293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1100561958                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10736611                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79261357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           111558                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5295237                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47826692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1923858810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.572060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799008                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1117596193     58.09%     58.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          575441377     29.91%     88.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181950989      9.46%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38074016      1.98%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8691817      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             987225      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             654403      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             335576      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             127214      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1923858810                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536868                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28164434                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4639600                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           355298992                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          137331819                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2049966803                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3344712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              267314487                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670644997                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9918006                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               845454370                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7431027                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28674                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1397812195                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1143593899                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          733130323                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                777948983                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6467004                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8485083                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24531688                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62485321                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1397812145                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124199                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4711                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20916414                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4666                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3015115490                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2278646256                       # The number of ROB writes
system.cpu0.timesIdled                       26883002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.188321                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9587029                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10287801                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1921711                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18879254                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            319816                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         641287                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          321471                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20705812                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4671                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123344                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204686                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1183851                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21766678                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55088375                       # Number of instructions committed
system.cpu1.commit.committedOps              56899752                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    311763841                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829372                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    287565115     92.24%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12225476      3.92%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4064243      1.30%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3751557      1.20%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906424      0.29%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304798      0.10%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1666014      0.53%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        96363      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1183851      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    311763841                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502834                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52985380                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127711                       # Number of loads committed
system.cpu1.commit.membars                    3622524                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622524      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32019116     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938910     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319061      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899752                       # Class of committed instruction
system.cpu1.commit.refs                      21257983                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55088375                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899752                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.729091                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.729091                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            268003881                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               804520                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8613768                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86455850                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13311738                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28487268                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1123727                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1146473                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4303068                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20705812                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13036313                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    298903705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                87968                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     101039438                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3844188                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065606                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14403882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9906845                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.320144                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         315229682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.333103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.845156                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               256062178     81.23%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32491096     10.31%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15784044      5.01%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6313781      2.00%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1492777      0.47%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2491431      0.79%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588075      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3540      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2760      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           315229682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         376612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1183200                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14621802                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.202996                       # Inst execution rate
system.cpu1.iew.exec_refs                    22410824                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5207938                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              234733075                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22460679                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712385                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1713589                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7075690                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78658981                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17202886                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           864134                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64066847                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1526403                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1608393                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1123727                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5074817                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          269395                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6854                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          401                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1684                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6332968                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1945418                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           401                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       197545                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985655                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36237197                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63680673                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860115                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31168173                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201773                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63694920                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80046398                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42329499                       # number of integer regfile writes
system.cpu1.ipc                              0.174548                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174548                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.58%      5.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38737073     59.66%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19163640     29.51%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3407498      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64930981                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1857265                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028604                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 315999     17.01%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1415625     76.22%     93.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               125639      6.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63165606                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         447056062                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63680661                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100418508                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70522829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64930981                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136152                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21759228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           107179                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701882                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14730502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    315229682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205980                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.661264                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          274770809     87.17%     87.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27143662      8.61%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7069319      2.24%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2961190      0.94%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2399101      0.76%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             341101      0.11%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             387176      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             118446      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38878      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      315229682                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205734                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15996618                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1896575                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22460679                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7075690                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       315606294                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1737696165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251695544                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38003006                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11130953                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15703090                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1506822                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12806                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101661951                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82668719                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55698725                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28687791                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4136232                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1123727                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17996325                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17695719                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101661939                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23205                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22096150                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           599                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   389246173                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160803206                       # The number of ROB writes
system.cpu1.timesIdled                           9162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2126585                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6656                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2204579                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9521397                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4952367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9844854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       162281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54952                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58445978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3473124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116873366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3528076                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2610469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2788563                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2103828                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2341287                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2341284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2610469                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14796607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14796607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    495380224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               495380224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4952463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4952463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4952463                       # Request fanout histogram
system.membus.respLayer1.occupancy        26161766845                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22427073814                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       278726500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   368424699.942743                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       126500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    915033000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1024982737000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1672359000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175462792                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175462792                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175462792                       # number of overall hits
system.cpu0.icache.overall_hits::total      175462792                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31569855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31569855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31569855                       # number of overall misses
system.cpu0.icache.overall_misses::total     31569855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412859421498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412859421498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412859421498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412859421498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207032647                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207032647                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207032647                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207032647                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152487                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152487                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152487                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152487                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13077.647062                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13077.647062                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13077.647062                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13077.647062                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1982                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.033333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29760489                       # number of writebacks
system.cpu0.icache.writebacks::total         29760489                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1809332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1809332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1809332                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1809332                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29760523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29760523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29760523                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29760523                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365845458999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365845458999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365845458999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365845458999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143748                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143748                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143748                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143748                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12292.978151                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12292.978151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12292.978151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12292.978151                       # average overall mshr miss latency
system.cpu0.icache.replacements              29760489                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175462792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175462792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31569855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31569855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412859421498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412859421498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207032647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207032647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152487                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152487                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13077.647062                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13077.647062                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1809332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1809332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29760523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29760523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365845458999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365845458999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12292.978151                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12292.978151                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999944                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205223057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29760489                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.895823                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999944                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        443825815                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       443825815                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412348466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412348466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412348466                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412348466                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     38801324                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38801324                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     38801324                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38801324                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 852950995202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 852950995202                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 852950995202                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 852950995202                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451149790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451149790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451149790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451149790                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086005                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086005                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086005                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086005                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21982.522947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21982.522947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21982.522947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21982.522947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4231934                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       224457                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            97440                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2932                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.431178                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.554229                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26874240                       # number of writebacks
system.cpu0.dcache.writebacks::total         26874240                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12674621                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12674621                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12674621                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12674621                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26126703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26126703                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26126703                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26126703                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 435641869763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 435641869763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 435641869763                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 435641869763                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057911                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057911                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057911                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057911                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16674.199946                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16674.199946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16674.199946                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16674.199946                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26874240                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292394180                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292394180                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31598137                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31598137                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 611187393000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 611187393000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323992317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323992317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19342.513548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19342.513548                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8402810                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8402810                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23195327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23195327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 342295055500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 342295055500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14757.069624                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14757.069624                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119954286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119954286                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7203187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7203187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 241763602202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 241763602202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127157473                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127157473                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33563.421608                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33563.421608                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4271811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4271811                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2931376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2931376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  93346814263                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  93346814263                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31844.026240                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31844.026240                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1374                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1374                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8186500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8186500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435085                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5958.151383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5958.151383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1356                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1133500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 62972.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62972.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2932                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2932                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       664000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       664000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4368.421053                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4368.421053                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       513000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       513000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3397.350993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3397.350993                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757360                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66504020000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66504020000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811467                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811467                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418092                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418092                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87810.314778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87810.314778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757360                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757360                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65746660000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65746660000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418092                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418092                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86810.314778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86810.314778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987132                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          440290435                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26883809                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.377532                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987132                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932818839                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932818839                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29689192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24949775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              463099                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55110909                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29689192                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24949775                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8843                       # number of overall hits
system.l2.overall_hits::.cpu1.data             463099                       # number of overall hits
system.l2.overall_hits::total                55110909                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             71330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1923904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1317466                       # number of demand (read+write) misses
system.l2.demand_misses::total                3315319                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            71330                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1923904                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2619                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1317466                       # number of overall misses
system.l2.overall_misses::total               3315319                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6186751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 183365314486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131518005991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     321317226477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6186751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 183365314486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131518005991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    321317226477                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29760522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26873679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1780565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58426228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29760522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26873679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1780565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58426228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.228494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.739915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056744                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.228494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.739915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056744                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86734.207206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95308.973050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94369.988545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99826.489633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96918.947008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86734.207206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95308.973050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94369.988545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99826.489633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96918.947008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3676                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        53                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      69.358491                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    876545                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2788563                       # number of writebacks
system.l2.writebacks::total                   2788563                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          40689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          19991                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60849                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         40689                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         19991                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60849                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        71275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1883215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1297475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3254470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        71275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1883215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1297475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1706230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4960700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5471354001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 161674818991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    215713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 116930246993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 284292132985                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5471354001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 161674818991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    215713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 116930246993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 137851375343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 422143508328                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.218548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.728687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.218548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.728687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76763.998611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85850.430774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86112.974052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90121.387305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87354.356619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76763.998611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85850.430774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86112.974052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90121.387305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80792.961877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85097.568554                       # average overall mshr miss latency
system.l2.replacements                        8404405                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6459827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6459827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6459827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6459827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51807534                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51807534                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51807534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51807534                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1706230                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1706230                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 137851375343                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 137851375343                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80792.961877                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80792.961877                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 65                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.576923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7210                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5546.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1004000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       287000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1291000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.576923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19861.538462                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        84500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2353697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           178358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2532055                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1328044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1053055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2381099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 127667316492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104477438995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  232144755487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3681741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1231413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4913154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.360711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96131.842388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99213.658351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97494.793575                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26753                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13723                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            40476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1301291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1039332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2340623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 112506658995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92811122497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 205317781492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.353444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86457.724671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89298.821259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87719.287340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29689192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29698035                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        71330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6186751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6433906000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29760522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29771984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.228494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86734.207206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94369.988545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87004.638332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        71275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5471354001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    215713000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5687067001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.218548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76763.998611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86112.974052                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77081.417742                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22596078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       284741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22880819                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       595860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       264411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          860271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55697997994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27040566996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82738564990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23191938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23741090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.481490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93474.973977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102267.178733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96177.326668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       581924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       258143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       840067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  49168159996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24119124496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73287284492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.470076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84492.407936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93433.192052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87239.808839                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               105                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          122                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             132                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1362000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       202000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1564000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.562212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.556962                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11163.934426                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        20200                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11848.484848                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1910500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2027000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.447005                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.434599                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19695.876289                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19679.611650                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999903                       # Cycle average of tags in use
system.l2.tags.total_refs                   118330029                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8404539                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.079300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.905544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.605389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.653376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.122668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.704714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.436024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.261011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941955939                       # Number of tag accesses
system.l2.tags.data_accesses                941955939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4561536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120552384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83054976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108582976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          316912192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4561536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       160320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4721856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178468032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178468032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          71274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1883631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1297734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1696609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4951753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2788563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2788563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4443105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        117422477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           156158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80898616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    105763831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             308684185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4443105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       156158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4599262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173834458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173834458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173834458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4443105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       117422477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          156158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80898616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    105763831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            482518643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2753833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     71273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1830737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1279926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1693305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006533735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168098                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11199860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2592534                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4951753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2788563                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4951753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2788563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  74007                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34730                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            241669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            261359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            481311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            336324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            354963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            351432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            315188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            408546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           296360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           249300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           258245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           284853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            220209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            197801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           156667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139514                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 142324138031                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24388730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            233781875531                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29178.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47928.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3005045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1614214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4951753                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2788563                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1995886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1237480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  529604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  386438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   83872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   44104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 179415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 185090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 187401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 182646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 177536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3012284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.142226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.042491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.498714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1924624     63.89%     63.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       531917     17.66%     81.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       232979      7.73%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       116205      3.86%     93.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49206      1.63%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27528      0.91%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18703      0.62%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14476      0.48%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        96646      3.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3012284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.017109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.574389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.338684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168093    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.356880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           140576     83.63%     83.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3995      2.38%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14795      8.80%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5871      3.49%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1840      1.09%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              657      0.39%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              228      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               89      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168098                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              312175744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4736448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176243840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               316912192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178468032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       304.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    308.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1026654992000                       # Total gap between requests
system.mem_ctrls.avgGap                     132637.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4561472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    117167168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       160320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     81915264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108371520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176243840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4443042.281455738470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114125151.140339732170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 156157.604072322254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79788494.031884685159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 105557864.975522413850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171668012.642874956131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        71274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1883631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1297734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1696609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2788563                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2516903133                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83864405238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    110612786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63044441563                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  84245512811                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24509796136958                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35313.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44522.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44156.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48580.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49655.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8789400.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11040603420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5868197115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17053697220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7684027920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81042742560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     174152008800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     247581233760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       544422510795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.287643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 641800644873                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34282040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350572411127                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10467197160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5563420665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17773409220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6690860280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81042742560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     279216456240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     159105909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       559859995725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.324324                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 410682766705                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34282040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 581690289295                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10464053716.867470                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47364702596.941521                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346129251500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   158138637500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 868516458500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13023377                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13023377                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13023377                       # number of overall hits
system.cpu1.icache.overall_hits::total       13023377                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12936                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12936                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12936                       # number of overall misses
system.cpu1.icache.overall_misses::total        12936                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    439656500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    439656500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    439656500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    439656500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13036313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13036313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13036313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13036313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000992                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000992                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000992                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000992                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33987.051639                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33987.051639                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33987.051639                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33987.051639                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11430                       # number of writebacks
system.cpu1.icache.writebacks::total            11430                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1474                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1474                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11462                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11462                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11462                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11462                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    364844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    364844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    364844000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    364844000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000879                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000879                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000879                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000879                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31830.745071                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31830.745071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31830.745071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31830.745071                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11430                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13023377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13023377                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    439656500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    439656500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13036313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13036313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000992                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000992                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33987.051639                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33987.051639                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11462                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11462                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    364844000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    364844000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000879                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31830.745071                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31830.745071                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.197017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12881850                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11430                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1127.020997                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335546000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.197017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974907                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974907                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26084088                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26084088                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16340827                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16340827                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16340827                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16340827                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3849303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3849303                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3849303                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3849303                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 261541331267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 261541331267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 261541331267                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 261541331267                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20190130                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20190130                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20190130                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20190130                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190653                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190653                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190653                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190653                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67945.114029                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67945.114029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67945.114029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67945.114029                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       852891                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       170547                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16795                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2234                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.782435                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.341540                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1780374                       # number of writebacks
system.cpu1.dcache.writebacks::total          1780374                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2766433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2766433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2766433                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2766433                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1082870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1082870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1082870                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1082870                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78560527313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78560527313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78560527313                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78560527313                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72548.438236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72548.438236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72548.438236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72548.438236                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1780374                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14647458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14647458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2224044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2224044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 144024833500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 144024833500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16871502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16871502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131823                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131823                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64758.086396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64758.086396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1674522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1674522                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31345491000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31345491000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57041.375959                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57041.375959                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1693369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1693369                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1625259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1625259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 117516497767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 117516497767                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.489738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.489738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72306.320265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72306.320265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1091911                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1091911                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       533348                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       533348                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47215036313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47215036313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88525.758629                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88525.758629                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6870000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6870000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.370933                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.370933                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40175.438596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40175.438596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3123000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67891.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67891.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       567500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       567500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237557                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5404.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5404.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       463500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       463500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237557                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4414.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4414.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103659                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707540                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707540                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62321421000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62321421000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390647                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390647                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88081.834243                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88081.834243                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707540                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707540                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61613881000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61613881000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390647                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390647                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87081.834243                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87081.834243                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.147748                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19233912                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1790309                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.743348                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335557500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.147748                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910867                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45794799                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45794799                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1026655096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53513946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9248390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51966700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5615842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2891730                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4931975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4931975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29771984                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23741963                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89281532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80632426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5351553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175299865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3809344640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3439866816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227899968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7478576512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11316362                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179728768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69742953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66033238     94.68%     94.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3654762      5.24%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54953      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69742953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116863239940                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40328887689                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44644090868                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2686741208                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17268848                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1133478227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 475312                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714112                       # Number of bytes of host memory used
host_op_rate                                   477612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2653.93                       # Real time elapsed on the host
host_tick_rate                               40250904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261444733                       # Number of instructions simulated
sim_ops                                    1267549838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.106823                       # Number of seconds simulated
sim_ticks                                106823131000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.514218                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12530140                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14156076                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           587494                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17958370                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1459314                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1474659                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15345                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24809118                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5691                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4439                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           527237                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20703608                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4318197                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604324                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11435068                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82040981                       # Number of instructions committed
system.cpu0.commit.committedOps              83338831                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    205083215                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.406366                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.352815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    175354877     85.50%     85.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12713782      6.20%     91.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6733015      3.28%     94.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3346735      1.63%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1460955      0.71%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       369696      0.18%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       620768      0.30%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       165190      0.08%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4318197      2.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    205083215                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2460459                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78214701                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18882401                       # Number of loads committed
system.cpu0.commit.membars                    1947652                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1948135      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60537605     72.64%     74.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18886528     22.66%     97.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1880745      2.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83338831                       # Class of committed instruction
system.cpu0.commit.refs                      20767651                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82040981                       # Number of Instructions Simulated
system.cpu0.committedOps                     83338831                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.583044                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.583044                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            152079638                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60508                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12002480                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              96659754                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13946643                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 38455991                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                527907                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               116231                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1834907                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24809118                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 15925622                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    185722698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141040                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      99386378                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1176362                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117071                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20533851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13989454                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.468991                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         206845086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.487210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               141971469     68.64%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38905634     18.81%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20542456      9.93%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3736250      1.81%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  285144      0.14%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  686492      0.33%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23021      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690526      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4094      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           206845086                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1417                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     944                       # number of floating regfile writes
system.cpu0.idleCycles                        5070386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              554326                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22603548                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.435683                       # Inst execution rate
system.cpu0.iew.exec_refs                    23787525                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2080543                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6397627                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21751066                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701449                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           146085                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2196771                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94665016                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21706982                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           420232                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92328058                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                102494                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             22524096                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                527907                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22700352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       286232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           44611                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2835                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2868665                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       311521                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           380                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       328242                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        226084                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 70239338                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91108370                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748930                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52604367                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.429928                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91210014                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119230514                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66708684                       # number of integer regfile writes
system.cpu0.ipc                              0.387140                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.387140                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948525      2.10%      2.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66758237     71.98%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28603      0.03%     74.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57115      0.06%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 53      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                556      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21873036     23.58%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2081252      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            376      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92748289                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1560                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3081                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1509                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1785                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     345438                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003724                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285028     82.51%     82.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     82.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     51      0.01%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     82.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 53075     15.36%     97.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7213      2.09%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               23      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91143642                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         392713426                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91106861                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        105989782                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91954279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92748289                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2710737                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11326188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            29404                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        106413                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4570719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    206845086                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448395                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.981728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          154093818     74.50%     74.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30292134     14.64%     89.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           14443251      6.98%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2785495      1.35%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2995687      1.45%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             709786      0.34%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1152894      0.56%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             212042      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             159979      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      206845086                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.437666                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           858330                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          133944                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21751066                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2196771                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2083                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       211915472                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1730899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30301915                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60690372                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                471298                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14869868                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15555785                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                78991                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            124221819                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              95640170                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70046049                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39110126                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1090943                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                527907                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18199323                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9355682                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1557                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124220262                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     103835947                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            696210                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5817945                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        696078                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   295534679                       # The number of ROB reads
system.cpu0.rob.rob_writes                  191374110                       # The number of ROB writes
system.cpu0.timesIdled                         173290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  368                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.445464                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12781103                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13976749                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           613775                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17584615                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1041073                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1042875                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1802                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23803932                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1102                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1046                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           612538                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18874254                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3735900                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2365646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14256498                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73518824                       # Number of instructions committed
system.cpu1.commit.committedOps              74700712                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    162015065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.461073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.413402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    134547407     83.05%     83.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12029672      7.43%     90.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6221551      3.84%     94.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3335218      2.06%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1213310      0.75%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       268753      0.17%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       504699      0.31%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       158555      0.10%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3735900      2.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    162015065                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1679391                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69790012                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16425459                       # Number of loads committed
system.cpu1.commit.membars                    1772958                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1772958      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55131332     73.80%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16426505     21.99%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1369741      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74700712                       # Class of committed instruction
system.cpu1.commit.refs                      17796246                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73518824                       # Number of Instructions Simulated
system.cpu1.committedOps                     74700712                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.237737                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.237737                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            112803377                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1428                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12181763                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              91140239                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10256329                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38910201                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                612848                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2171                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1548805                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23803932                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14657124                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    148538025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77359                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      94175402                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1228170                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.144691                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14979450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13822176                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.572440                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         164131560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.581808                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.937448                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               102864456     62.67%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36172695     22.04%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20117643     12.26%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3486675      2.12%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  142639      0.09%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  688905      0.42%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     352      0.00%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  657776      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     419      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           164131560                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         384244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              651795                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21159706                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.516026                       # Inst execution rate
system.cpu1.iew.exec_refs                    20585340                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1401771                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7565332                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19941733                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            651206                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           139960                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1524152                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           88868420                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19183569                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           515412                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84894447                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                140896                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12252603                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                612848                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12475455                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65661                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             699                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3516274                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       153365                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       375193                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        276602                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65287157                       # num instructions consuming a value
system.cpu1.iew.wb_count                     84106680                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.743737                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48556486                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.511238                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      84250270                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               110286976                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61582379                       # number of integer regfile writes
system.cpu1.ipc                              0.446880                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.446880                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773242      2.08%      2.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62899573     73.64%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  91      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19335358     22.64%     98.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1401499      1.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85409859                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     354896                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004155                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 331418     93.38%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23428      6.60%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   50      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83991513                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         335353850                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     84106680                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        103036163                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  86327558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85409859                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2540862                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14167708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            47676                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        175216                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6145513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    164131560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.520374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.047130                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          116412172     70.93%     70.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26179637     15.95%     86.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           14291794      8.71%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2541206      1.55%     97.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2460084      1.50%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             766383      0.47%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1154116      0.70%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             183275      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142893      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      164131560                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.519159                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           830142                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          144486                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19941733                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1524152                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    284                       # number of misc regfile reads
system.cpu1.numCycles                       164515804                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    49019833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22449586                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54115096                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                555434                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10995139                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7480512                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                61520                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            117793626                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90054803                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           65856679                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39413161                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1045054                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                612848                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10062280                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11741583                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       117793626                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      80598546                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            652526                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3948746                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        652521                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   247235439                       # The number of ROB reads
system.cpu1.rob.rob_writes                  180105875                       # The number of ROB writes
system.cpu1.timesIdled                           4545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1918659                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13685                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2013986                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6179014                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3718688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7387199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       113538                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49154                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3311068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2179308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6622748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2228462                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3672450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       259577                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3409146                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              899                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            928                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43969                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3672451                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           229                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11103607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11103607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    254463040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               254463040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1435                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3718476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3718476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3718476                       # Request fanout histogram
system.membus.respLayer1.occupancy        19413594460                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9228768242                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   106823131000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   106823131000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21109024.390244                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21549184.295453                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        94000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     51425500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   105957661000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    865470000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15667026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15667026                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667026                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       258595                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        258595                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       258595                       # number of overall misses
system.cpu0.icache.overall_misses::total       258595                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6110885500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6110885500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6110885500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6110885500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     15925621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15925621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     15925621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15925621                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016238                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016238                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016238                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016238                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23631.104623                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23631.104623                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23631.104623                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23631.104623                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1398                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.789474                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       224162                       # number of writebacks
system.cpu0.icache.writebacks::total           224162                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34433                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34433                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34433                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34433                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       224162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       224162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       224162                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       224162                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5273194000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5273194000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5273194000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5273194000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014076                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014076                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014076                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014076                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23524.031727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23524.031727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23524.031727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23524.031727                       # average overall mshr miss latency
system.cpu0.icache.replacements                224162                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15667026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       258595                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       258595                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6110885500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6110885500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     15925621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15925621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016238                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23631.104623                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23631.104623                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34433                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34433                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       224162                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       224162                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5273194000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5273194000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23524.031727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23524.031727                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           15891444                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           224194                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            70.882557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32075404                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32075404                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17368963                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17368963                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17368963                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17368963                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4085878                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4085878                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4085878                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4085878                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 254594255526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 254594255526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 254594255526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 254594255526                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21454841                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21454841                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21454841                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21454841                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.190441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.190441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.190441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.190441                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62310.782536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62310.782536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62310.782536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62310.782536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17267892                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           353101                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.903549                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1915940                       # number of writebacks
system.cpu0.dcache.writebacks::total          1915940                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2176359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2176359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2176359                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2176359                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1909519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1909519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1909519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1909519                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 134115422067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 134115422067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 134115422067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 134115422067                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70235.185964                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70235.185964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70235.185964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70235.185964                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1915940                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16589787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16589787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3635625                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3635625                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 225272094000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 225272094000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20225412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20225412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.179755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.179755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61962.411965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61962.411965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1779224                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1779224                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1856401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1856401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 130963899500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 130963899500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70547.203702                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70547.203702                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       779176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       450253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       450253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29322161526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29322161526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1229429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1229429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65123.744930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65123.744930                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       397135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       397135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53118                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3151522567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3151522567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59330.595410                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59330.595410                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12809                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12809                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    211245000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    211245000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019293                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019293                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16491.919744                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16491.919744                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5623                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5623                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7186                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7186                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    171089000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    171089000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23808.655719                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23808.655719                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650362                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650362                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1019                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1019                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     15631000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     15631000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651381                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651381                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001564                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001564                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 15339.548577                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15339.548577                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1019                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1019                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     14612000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14612000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001564                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001564                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 14339.548577                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14339.548577                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          720                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          720                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25968000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25968000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4439                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4439                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.162199                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.162199                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36066.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36066.666667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          720                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          720                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25248000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25248000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.162199                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.162199                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35066.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35066.666667                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993674                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20593999                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1916910                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.743331                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993674                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47466024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47466024                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194044                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              618512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              341174                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1155454                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194044                       # number of overall hits
system.l2.overall_hits::.cpu0.data             618512                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1724                       # number of overall hits
system.l2.overall_hits::.cpu1.data             341174                       # number of overall hits
system.l2.overall_hits::total                 1155454                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1296276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            822832                       # number of demand (read+write) misses
system.l2.demand_misses::total                2152501                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30119                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1296276                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3274                       # number of overall misses
system.l2.overall_misses::.cpu1.data           822832                       # number of overall misses
system.l2.overall_misses::total               2152501                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2457009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 123690715999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    282358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79624188989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206054272488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2457009500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 123690715999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    282358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79624188989                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206054272488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          224163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1914788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1164006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3307955                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         224163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1914788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1164006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3307955                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.134362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.676981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.706897                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.650704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.134362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.676981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.706897                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.650704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81576.728975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95420.046347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86242.516799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96768.464266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95727.840539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81576.728975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95420.046347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86242.516799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96768.464266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95727.840539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5496                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       170                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.329412                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    964686                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              259577                       # number of writebacks
system.l2.writebacks::total                    259577                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          22923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         22923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30131                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1273353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       815748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2122370                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1273353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       815748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1600340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3722710                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2150900501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 109711154999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    248301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71112357990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183222714990                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2150900501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 109711154999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    248301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71112357990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 119721942646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 302944657636                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.134010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.665010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.646058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.700811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.134010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.665010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.646058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.700811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.125381                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71601.215080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86159.262199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76897.336637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87174.419049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86329.299316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71601.215080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86159.262199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76897.336637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87174.419049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74810.316961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81377.452887                       # average overall mshr miss latency
system.l2.replacements                        5884808                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317752                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317752                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       317752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2883666                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2883666                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2883666                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2883666                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1600340                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1600340                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 119721942646                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 119721942646                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74810.316961                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74810.316961                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       924500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1194000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.746269                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.403670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.534091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        18490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12702.127660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       992500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       886500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1879000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.746269                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.403670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.534091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19850                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20147.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19989.361702                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           427                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                436                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              305                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4203000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        87500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4290500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          681                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            741                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.372981                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.411606                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16547.244094                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1715.686275                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14067.213115                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          305                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1040000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.372981                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.411606                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20165.354331                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20392.156863                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20203.278689                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          31054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2837083500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2337765500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5174849000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.591606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.625305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.606116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91359.679912                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94192.574237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92618.062391                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6114                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5799                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11913                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        24940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2270499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1853938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4124437500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.475129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.479202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91038.472334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97473.080967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93822.509099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             195768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2457009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    282358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2739367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       224163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         229161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.134362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.145719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81576.728975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86242.516799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82034.183811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2150900501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    248301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2399202001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.134010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.646058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.145177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71601.215080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76897.336637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72115.242448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       597075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       326302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            923377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1265222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       798013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2063235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 120853632499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77286423489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198140055988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1862297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1124315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2986612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.679388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.709777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.690828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95519.705237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96848.577014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96033.683021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16809                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1285                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18094                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1248413                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       796728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2045141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 107440655499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69258419990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176699075489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.670362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.708634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.684770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86061.788446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86928.562809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86399.458761                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          407                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               407                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          230                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             230                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        21500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        21500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          637                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           637                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.361068                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.361068                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data    93.478261                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    93.478261                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          229                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          229                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4389000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.359498                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.359498                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19165.938865                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19165.938865                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997403                       # Cycle average of tags in use
system.l2.tags.total_refs                     8074533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5885280                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.371988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.935434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.956204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.198617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.276765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.587951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.327116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.206228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.337312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57972672                       # Number of tag accesses
system.l2.tags.data_accesses                 57972672                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1922496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81513664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        206656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52208896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    101998400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          237850112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1922496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       206656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2129152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16612928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16612928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1273651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         815764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1593725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3716408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       259577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             259577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17997001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        763071286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1934562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        488741488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    954834398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2226578736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17997001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1934562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19931563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      155518078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155518078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      155518078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17997001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       763071286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1934562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       488741488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    954834398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2382096814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1265886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    813301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1591040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001799723250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15267                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15267                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6622084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242294                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3716409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     259577                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3716409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   259577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2978                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            171871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            177004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            167835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            342381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            413039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            368134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            282008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            296607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           226859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           199694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           181771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11710                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  95517134994                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18517480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            164957684994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25791.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44541.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2820579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234275                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3716409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               259577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  912673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  673877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  535371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  381114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  240118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  161806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  115071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   80240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  35336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  23618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       905240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.976174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.304676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.292375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421502     46.56%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       154553     17.07%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97065     10.72%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58553      6.47%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29782      3.29%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20977      2.32%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16149      1.78%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12563      1.39%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94096     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       905240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     242.579551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.682798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1139.502067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15050     98.58%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           37      0.24%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           16      0.10%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           14      0.09%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.01%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           26      0.17%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           10      0.07%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           28      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           13      0.09%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.01%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            5      0.03%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            8      0.05%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311           11      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           18      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            2      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            3      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            4      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431           10      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.742222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.623220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10615     69.53%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              504      3.30%     72.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2808     18.39%     91.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              620      4.06%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              276      1.81%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              168      1.10%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              103      0.67%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.32%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.19%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.14%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.06%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               17      0.11%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                8      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                5      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15267                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              237023744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  826432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16421952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               237850176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16612928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2218.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2226.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  106823211500                       # Total gap between requests
system.mem_ctrls.avgGap                      26867.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1922560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81016704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       206656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52051264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    101826560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16421952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17997600.163956999779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 758419110.557618856430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1934562.281272208784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 487265852.561464428902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 953225757.818313717842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153730300.228702336550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1273651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       815764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1593725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       259577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    910287264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  57072678771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    114064266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37371460770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  69489193923                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2601238310383                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30302.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44810.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35324.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45811.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43601.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10021066.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3146590860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1672464090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12303712260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603056160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8432860800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47174156460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1294476960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74627317590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        698.606349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2937741896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3567200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 100318189104                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3316779900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1762921710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14139242040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          736359300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8432860800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47295858870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1191990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76876013340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        719.656994                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2679030080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3567200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 100576900920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                424                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    115330211.267606                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   207073996.955599                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    632753000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    82257796000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  24565335000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14651903                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14651903                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14651903                       # number of overall hits
system.cpu1.icache.overall_hits::total       14651903                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5221                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5221                       # number of overall misses
system.cpu1.icache.overall_misses::total         5221                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    326350000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    326350000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    326350000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    326350000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14657124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14657124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14657124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14657124                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000356                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000356                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000356                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000356                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62507.182532                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62507.182532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62507.182532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62507.182532                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4998                       # number of writebacks
system.cpu1.icache.writebacks::total             4998                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          223                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          223                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4998                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4998                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    309237500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    309237500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    309237500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    309237500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000341                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000341                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000341                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000341                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61872.248900                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61872.248900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61872.248900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61872.248900                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4998                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14651903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14651903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    326350000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    326350000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14657124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14657124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000356                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000356                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62507.182532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62507.182532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          223                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    309237500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    309237500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61872.248900                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61872.248900                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14809890                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2944.312127                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29319246                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29319246                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15805620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15805620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15805620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15805620                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3379286                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3379286                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3379286                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3379286                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 213514379500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 213514379500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 213514379500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 213514379500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19184906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19184906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19184906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19184906                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176143                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63183.281764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63183.281764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63183.281764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63183.281764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4947447                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         6711                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            75563                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            108                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.474465                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.138889                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1163612                       # number of writebacks
system.cpu1.dcache.writebacks::total          1163612                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2221622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2221622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2221622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2221622                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1157664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1157664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1157664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1157664                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  85674798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  85674798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  85674798000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  85674798000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.060342                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060342                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.060342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060342                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74006.618501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74006.618501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74006.618501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74006.618501                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1163612                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15432280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15432280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2974243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2974243                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 186292167500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 186292167500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18406523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18406523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.161586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.161586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62635.153718                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62635.153718                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1856282                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1856282                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1117961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1117961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  83138194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  83138194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.060737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74365.916611                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74365.916611                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       373340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        373340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       405043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       405043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  27222212000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  27222212000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       778383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       778383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.520365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.520365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67208.202586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67208.202586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       365340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       365340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39703                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39703                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2536603500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2536603500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63889.466791                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63889.466791                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583563                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583563                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7942                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7942                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    202467500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    202467500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25493.263662                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25493.263662                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    186666500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    186666500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013254                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013254                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23809.502551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23809.502551                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       590997                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       590997                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          345                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          345                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2950500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2950500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000583                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000583                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8552.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8552.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          345                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          345                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2605500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2605500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000583                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7552.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7552.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          544                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          544                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23118000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23118000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.520076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.520076                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42496.323529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42496.323529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          544                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22574000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22574000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.520076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.520076                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41496.323529                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41496.323529                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.786663                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18149021                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1165653                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.569832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.786663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993333                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         41903225                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        41903225                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 106823131000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3218462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       577329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2990960                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5625231                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2728220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             977                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1364                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92566                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        229161                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2989302                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          637                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       672487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5750558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3494188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9932227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28692736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    245166592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       639744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    148967552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423466624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8617526                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16809664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11927053                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.200632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.410635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9583254     80.35%     80.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2294645     19.24%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49154      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11927053                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6620101469                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2877286347                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         336346792                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1750125399                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7522948                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
