INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/01/lab1/lab1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/01/lab1/lab1.srcs/sources_1/new/adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/01/lab1/adder8_tb.v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hartm391/EE_4301/Labs/01/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
