{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605875296731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605875296739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 17:58:16 2020 " "Processing started: Fri Nov 20 17:58:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605875296739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875296739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875296739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605875297358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605875297359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR I2C_Core_Verilog.v(9) " "Verilog HDL Declaration information at I2C_Core_Verilog.v(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "../I2C_Core_Verilog.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Core_Verilog.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605875307666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_core_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_core_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Core_Verilog " "Found entity 1: I2C_Core_Verilog" {  } { { "../I2C_Core_Verilog.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Core_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605875307668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875307668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C_Control.v(36) " "Verilog HDL information at I2C_Control.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605875307670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Control " "Found entity 1: I2C_Control" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605875307670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875307670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Control " "Elaborating entity \"I2C_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605875307710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[0\] VCC " "Pin \"slave_addr\[0\]\" is stuck at VCC" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[1\] VCC " "Pin \"slave_addr\[1\]\" is stuck at VCC" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[2\] GND " "Pin \"slave_addr\[2\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[3\] GND " "Pin \"slave_addr\[3\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[4\] VCC " "Pin \"slave_addr\[4\]\" is stuck at VCC" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[5\] GND " "Pin \"slave_addr\[5\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_addr\[6\] VCC " "Pin \"slave_addr\[6\]\" is stuck at VCC" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|slave_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[6\] GND " "Pin \"reg_addr\[6\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_addr\[7\] GND " "Pin \"reg_addr\[7\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[0\] GND " "Pin \"reg_data\[0\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[1\] GND " "Pin \"reg_data\[1\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[4\] GND " "Pin \"reg_data\[4\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[5\] GND " "Pin \"reg_data\[5\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[6\] GND " "Pin \"reg_data\[6\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_data\[7\] GND " "Pin \"reg_data\[7\]\" is stuck at GND" {  } { { "I2C_Control.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/I2C/I2C_Control.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605875309384 "|I2C_Control|reg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605875309384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605875309516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605875310212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell pc/Documents/e-yantra/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file C:/Users/dell pc/Documents/e-yantra/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875310392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605875317251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605875317251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605875320524 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605875320524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605875320524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605875320524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605875320539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 17:58:40 2020 " "Processing ended: Fri Nov 20 17:58:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605875320539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605875320539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605875320539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605875320539 ""}
