<stg><name>max_pool_2</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten23 = phi i9 [ 0, %0 ], [ %add_ln10, %Col_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i5 [ 0, %0 ], [ %select_ln29_5, %Col_Loop ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:3  %r_0 = phi i3 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4  %c_0 = phi i3 [ 0, %0 ], [ %c, %Col_Loop ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:5  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %or_ln26 = or i4 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %icmp_ln10 = icmp eq i9 %indvar_flatten23, -112

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %add_ln10 = add i9 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln10, label %2, label %Col_Loop

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop:0  %f = add i5 1, %f_0

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop:3  %icmp_ln13 = icmp eq i6 %indvar_flatten, 25

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop:4  %select_ln29_4 = select i1 %icmp_ln13, i3 0, i3 %r_0

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop:5  %select_ln29_5 = select i1 %icmp_ln13, i5 %f, i5 %f_0

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="5">
<![CDATA[
Col_Loop:7  %zext_ln29_1 = zext i5 %select_ln29_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop:8  %select_ln29_6 = select i1 %icmp_ln13, i4 0, i4 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop:9  %select_ln29_7 = select i1 %icmp_ln13, i4 1, i4 %or_ln26

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:10  %xor_ln29 = xor i1 %icmp_ln13, true

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop:11  %icmp_ln16 = icmp eq i3 %c_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:12  %and_ln29 = and i1 %icmp_ln16, %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop:13  %r = add i3 1, %select_ln29_4

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:15  %or_ln13 = or i1 %and_ln29, %icmp_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop:16  %select_ln13 = select i1 %or_ln13, i3 0, i3 %c_0

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Col_Loop:17  %shl_ln26_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_mid1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop:18  %select_ln13_1 = select i1 %and_ln29, i3 %r, i3 %select_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop:23  %select_ln13_2 = select i1 %and_ln29, i4 %shl_ln26_mid1, i4 %select_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop:24  %zext_ln1494 = zext i4 %select_ln13_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:25  %mul_ln1494 = mul i8 11, %zext_ln1494

]]></Node>
<StgValue><ssdm name="mul_ln1494"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop:26  %or_ln26_1 = or i4 %shl_ln26_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop:27  %select_ln13_3 = select i1 %and_ln29, i4 %or_ln26_1, i4 %select_ln29_7

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
Col_Loop:33  %shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop:34  %zext_ln1494_2 = zext i4 %shl_ln1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:35  %add_ln1494 = add i8 %mul_ln1494, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Col_Loop:36  %tmp_3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop:37  %add_ln1494_1 = add i12 %tmp_3_cast, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln1494_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop:38  %zext_ln1494_3 = zext i12 %add_ln1494_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:39  %conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="conv_out_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:45  %conv_out_V_load = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop:50  %or_ln27 = or i4 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop:51  %zext_ln1494_5 = zext i4 %or_ln27 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:52  %add_ln1494_4 = add i8 %mul_ln1494, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Col_Loop:53  %tmp_7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop:54  %add_ln1494_5 = add i12 %tmp_7_cast, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln1494_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop:55  %zext_ln1494_6 = zext i12 %add_ln1494_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:56  %conv_out_V_addr_1 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:62  %conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop:80  %add_ln13 = add i6 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop:28  %zext_ln1494_1 = zext i4 %select_ln13_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:29  %mul_ln1494_1 = mul i8 11, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="mul_ln1494_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:40  %add_ln1494_2 = add i8 %mul_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Col_Loop:41  %tmp_5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop:42  %add_ln1494_3 = add i12 %tmp_5_cast, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln1494_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop:43  %zext_ln1494_4 = zext i12 %add_ln1494_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:44  %conv_out_V_addr_2 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:45  %conv_out_V_load = load i14* %conv_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="14">
<![CDATA[
Col_Loop:46  %trunc_ln1494 = trunc i14 %conv_out_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop:47  %icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Col_Loop:48  %select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="13">
<![CDATA[
Col_Loop:49  %zext_ln29_2 = zext i13 %select_ln29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:57  %add_ln1494_6 = add i8 %mul_ln1494_1, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="add_ln1494_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Col_Loop:58  %tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop:59  %add_ln1494_7 = add i12 %tmp_9_cast, %zext_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln1494_7"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop:60  %zext_ln1494_7 = zext i12 %add_ln1494_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:61  %conv_out_V_addr_3 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="conv_out_V_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:62  %conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop:63  %icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop:64  %select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:65  %conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:68  %conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop:79  %c = add i3 1, %select_ln13

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
Col_Loop:81  %select_ln13_4 = select i1 %icmp_ln13, i6 1, i6 %add_ln13

]]></Node>
<StgValue><ssdm name="select_ln13_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Loop:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop:6  %zext_ln29 = zext i5 %select_ln29_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop:14  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="3">
<![CDATA[
Col_Loop:19  %zext_ln203 = zext i3 %select_ln13_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
Col_Loop:20  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln13_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
Col_Loop:21  %zext_ln203_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop:22  %add_ln203 = add i6 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop:30  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop:31  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop:32  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:65  %conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop:66  %icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop:67  %select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop:68  %conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_V_load_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop:69  %icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop:70  %select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="3">
<![CDATA[
Col_Loop:71  %zext_ln203_2 = zext i3 %select_ln13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop:72  %add_ln203_1 = add i6 %add_ln203, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
Col_Loop:73  %tmp_11_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop:74  %add_ln203_2 = add i10 %tmp_11_cast, %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
Col_Loop:75  %zext_ln203_3 = zext i10 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:76  %max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="max_pool_out_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
Col_Loop:77  store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop:78  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop:82  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
