Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Desktop/dd/ostatnie_laby/LabVGA/lab7testben235690_isim_beh.exe -prj C:/Users/lab/Desktop/dd/ostatnie_laby/LabVGA/lab7testben235690_beh.prj work.lab7testben235690 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Desktop/dd/ostatnie_laby/LabVGA/VGA_Modul.vhd" into library work
Parsing VHDL file "C:/Users/lab/Desktop/dd/ostatnie_laby/LabVGA/lab7testben235690.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101860 KB
Fuse CPU Usage: 249 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity vgaControler [vgacontroler_default]
Compiling architecture behavior of entity lab7testben235690
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/lab/Desktop/dd/ostatnie_laby/LabVGA/lab7testben235690_isim_beh.exe
Fuse Memory Usage: 116372 KB
Fuse CPU Usage: 358 ms
