[2023-Feb-10 12:46:07.594][DUT: 11]0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_1
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_1
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_1
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_35_0_0_7
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_1
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_2_35_63_0_45
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_1
0_strgval_0_114_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_1
0_strgval_0_114_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_1
0_strgval_128_120_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_1
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_1
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_1
0_strgval_152_112_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_1
0_strgval_13_5_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_1
0_strgval_7_8_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_1
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_1
0_strgval_127_1_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_1
0_strgval_128_128_136_144
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_1
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_2
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_2
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_2
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_35_0_0_7
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_2
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_2_35_63_0_45
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_2
0_strgval_0_114_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_2
0_strgval_0_114_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_2
0_strgval_128_120_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_2
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_2
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_2
0_strgval_152_112_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_2
0_strgval_13_5_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_2
0_strgval_7_8_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_2
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_2
0_strgval_127_1_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_2
0_strgval_128_128_136_144
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_112_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_136_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_128_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_120_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_120_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_136_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_120_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_144_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_2_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_3_6_5_4_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_1_10_3_3_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_8_11_7_20_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_6_4_6_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_3_3_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_1_8_1_14_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_6_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_2_0_0_12_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_2_2_2_9_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_4_2_5_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_2
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_3
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_3
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_3
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_35_0_0_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_3
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_2_35_63_1_58
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_3
0_strgval_0_115_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_3
0_strgval_0_113_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_3
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_3
0_strgval_144_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_3
0_strgval_11_5_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_3
0_strgval_7_7_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_3
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_3
0_strgval_127_1_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_3
0_strgval_128_128_128_144
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_3
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_4
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_4
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_4
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_4
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_4
0_strgval_0_0_0_0_0_1_255_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_35_0_0_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_4
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_4
0_strgval_0_0_0_2_35_63_1_58
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_4
0_strgval_0_115_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_4
0_strgval_0_113_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_4
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_4
0_strgval_144_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_4
0_strgval_11_5_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_4
0_strgval_7_7_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_4
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_4
0_strgval_127_1_112_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_4
0_strgval_128_128_128_144
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_4
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_4
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_4
0_strgval_128_112_160_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_4
0_strgval_128_120_144_121
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_4
0_strgval_128_128_152_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_4
0_strgval_112_128_96_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_4
0_strgval_112_120_112_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_4
0_strgval_120_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_4
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_4
0_strgval_120_128_105_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_4
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_4
0_strgval_112_112_112_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_4
0_strgval_120_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_4
0_strgval_136_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_4
0_strgval_120_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_4
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_4
0_strgval_112_120_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_4
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_4
0_strgval_128_120_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_4
0_strgval_1_0_32_204_7_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_4
0_strgval_1_0_32_204_5_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_4
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_4
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_4
0_strgval_0_129_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_4
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_4
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_4
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_4
0_strgval_9_5_7_2_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_4
0_strgval_3_1_7_1_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_4
0_strgval_6_3_5_2_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_4
0_strgval_2_1_3_13_3_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_4
0_strgval_3_0_0_22_0_0_0_1_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_4
0_strgval_8_8_8_11_0_0_1_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_4
0_strgval_2_1_1_14_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_4
0_strgval_3_5_3_9_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_4
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_4
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_4
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_4
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_4
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_4
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_4
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_4
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_4
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_4
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_4
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_4
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_4
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_4
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_4
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_4
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_4
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_4
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_4
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_4
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_4
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_4
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_4
0_strgval_0_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_4
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_4
0_strgval_32_32_46_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_4
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_4
0_strgval_32_28_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_4
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_4
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_4
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_4
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_4
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_4
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0

