INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/primary_caps_accel.hlsrun_impl_summary, at Mon Jul 15 13:19:33 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel -config /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:19:34 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-113-generic) on Mon Jul 15 13:19:35 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=PrimaryCapsTestbench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCapsTestbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=process_features' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:19:38 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/hls_data.json outdir=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip srcdir=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/misc
INFO: Copied 41 verilog file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/verilog
INFO: Copied 39 vhdl file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/drivers
Generating 7 subcores in /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/ip.tmp:
impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/verilog
INFO: Generating process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/process_features_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/process_features_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: Done generating process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip via file impl/misc/process_features_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl
INFO: Generating process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/process_features_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Generating process_features_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating process_features_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating process_features_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating process_features_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/process_features_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip via file impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: Done generating process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip via file impl/misc/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/hdl/vhdl/process_features.vhd (process_features)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Add axi4full interface m_axi_gmem3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/component.xml
Generating XO file: process_features.xo in directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/..
Running: package_xo -xo_path /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../process_features.xo -kernel_xml /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/kernel.xml -kernel_name process_features -ip_directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip -kernel_files {/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../constants.h /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../PrimaryCaps.cpp /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../PrimaryCaps.h /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/../../testing_suite.h} -hls_directory /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/misc/hls_files -kernel_json /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/hls_data.json
INFO: Created IP archive /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip/xilinx_com_hls_process_features_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:19:51 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:19:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module process_features
## set language verilog
## set family zynquplus
## set device xczu9eg
## set package -ffvb1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:process_features:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project primary_caps_accel
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "process_features"
# dict set report_options funcmodules {process_features_conv_2d_Pipeline_1 process_features_conv_2d_Pipeline_2 process_features_conv_2d_Pipeline_3 process_features_conv_2d_Pipeline_VITIS_LOOP_84_2_VITIS_LOOP_86_3_VITIS_LOOP_97_4_VITIS_LOOP_102_s process_features_conv_2d_Pipeline_5 process_features_conv_2d process_features_process_features_Pipeline_1 process_features_process_features_Pipeline_VITIS_LOOP_212_1_VITIS_LOOP_214_2_VITIS_LOOP_216_3_VIT process_features_process_features_Pipeline_3 process_features_process_features_Pipeline_4 process_features_process_features_Pipeline_5 process_features_process_features_Pipeline_VITIS_LOOP_245_1_VITIS_LOOP_247_2 process_features_process_features_Pipeline_VITIS_LOOP_254_3 process_features_process_features_Pipeline_VITIS_LOOP_264_5_VITIS_LOOP_266_6 process_features_process_features_Pipeline_9}
# dict set report_options bindmodules {process_features_flow_control_loop_pipe_sequential_init process_features_fmul_32ns_32ns_32_3_max_dsp_1 process_features_mac_muladd_9ns_8ns_9ns_16_4_1 process_features_mac_muladd_9ns_7ns_8ns_15_4_1 process_features_conv_2d_input_buffer_RAM_1WNR_AUTO_1R1W process_features_conv_2d_output_buffer_RAM_1WNR_AUTO_1R1W process_features_conv_2d_weight_buffer_RAM_1WNR_AUTO_1R1W process_features_conv_2d_biases_buffer_RAM_1WNR_AUTO_1R1W process_features_fdiv_32ns_32ns_32_9_no_dsp_1 process_features_fptrunc_64ns_32_2_no_dsp_1 process_features_fpext_32ns_64_2_no_dsp_1 process_features_fsqrt_32ns_32ns_32_8_no_dsp_1 process_features_dadd_64ns_64ns_64_5_full_dsp_1 process_features_fadd_32ns_32ns_32_4_full_dsp_1 process_features_input_buffer_RAM_AUTO_1R1W process_features_squared_input_RAM_AUTO_1R1W process_features_squared_norm_RAM_AUTO_1R1W process_features_scale_RAM_AUTO_1R1W process_features_gmem0_m_axi process_features_gmem1_m_axi process_features_gmem2_m_axi process_features_gmem3_m_axi process_features_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-07-15 13:20:07 NZST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jul 15 13:20:07 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jul 15 13:20:07 2024] Launched synth_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Jul 15 13:20:07 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:22:25 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44729
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 22 day(s)
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7598
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2686.309 ; gain = 310.863 ; free physical = 18664 ; free virtual = 24587
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-7565-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-7565-en432999.uoa.auckland.ac.nz/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.277 ; gain = 395.832 ; free physical = 18552 ; free virtual = 24477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.277 ; gain = 395.832 ; free physical = 18552 ; free virtual = 24477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.277 ; gain = 395.832 ; free physical = 18552 ; free virtual = 24477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.277 ; gain = 0.000 ; free physical = 18551 ; free virtual = 24477
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.277 ; gain = 0.000 ; free physical = 18603 ; free virtual = 24522
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2838.277 ; gain = 0.000 ; free physical = 18590 ; free virtual = 24509
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.277 ; gain = 462.832 ; free physical = 18546 ; free virtual = 24474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.281 ; gain = 470.836 ; free physical = 18546 ; free virtual = 24474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.281 ; gain = 470.836 ; free physical = 18547 ; free virtual = 24474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2846.281 ; gain = 470.836 ; free physical = 18545 ; free virtual = 24471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2846.281 ; gain = 470.836 ; free physical = 18542 ; free virtual = 24469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3320.727 ; gain = 945.281 ; free physical = 18140 ; free virtual = 26113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3322.727 ; gain = 947.281 ; free physical = 18137 ; free virtual = 26110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.188 ; gain = 958.742 ; free physical = 18185 ; free virtual = 26158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18118 ; free virtual = 26096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3348.062 ; gain = 905.617 ; free physical = 18126 ; free virtual = 26104
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3348.062 ; gain = 972.617 ; free physical = 18126 ; free virtual = 26104
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.062 ; gain = 0.000 ; free physical = 18418 ; free virtual = 26396
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.062 ; gain = 0.000 ; free physical = 18416 ; free virtual = 26394
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 38678e4a
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3348.062 ; gain = 1890.922 ; free physical = 18417 ; free virtual = 26395
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2477.061; main = 2477.061; forked = 394.888
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3875.801; main = 3274.363; forked = 1029.516
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:22:54 2024...
[Mon Jul 15 13:22:57 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:53 ; elapsed = 00:02:50 . Memory (MB): peak = 1799.625 ; gain = 0.000 ; free physical = 20643 ; free virtual = 28623
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-07-15 13:22:57 NZST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2711.957 ; gain = 0.000 ; free physical = 19713 ; free virtual = 27689
INFO: [Netlist 29-17] Analyzing 4422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
Finished Parsing XDC File [/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/process_features.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.742 ; gain = 0.000 ; free physical = 19396 ; free virtual = 27369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3086.742 ; gain = 1287.117 ; free physical = 19366 ; free virtual = 27339
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-07-15 13:23:12 NZST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/process_features_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/process_features_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/process_features_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 4420.539 ; gain = 1333.797 ; free physical = 18128 ; free virtual = 26238
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/process_features_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/process_features_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/process_features_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 4 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu9eg-ffvb1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 7.01%  | OK     |
#  | FD                                                        | 50%       | 3.02%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.34%  | OK     |
#  | CARRY8                                                    | 25%       | 1.59%  | OK     |
#  | MUXF7                                                     | 15%       | 1.96%  | OK     |
#  | DSP                                                       | 80%       | 1.27%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 45.01% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 23.14% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 5139      | 204    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.32   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/process_features_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-07-15 13:23:46 NZST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-07-15 13:23:46 NZST
HLS EXTRACTION: synth area_totals:  0 274080 548160 2520 1824 0 0
HLS EXTRACTION: synth area_current: 0 19208 16581 32 821 0 6249 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 274080 LUT 19208 AVAIL_FF 548160 FF 16581 AVAIL_DSP 2520 DSP 32 AVAIL_BRAM 1824 BRAM 821 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 6249 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/report/verilog/process_features_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             primary_caps_accel
Solution:            hls
Device target:       xczu9eg-ffvb1156-2-e
Report date:         Mon Jul 15 13:23:46 NZST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19208
FF:           16581
DSP:             32
BRAM:           821
URAM:             0
LATCH:            0
SRL:           6249
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.854
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-07-15 13:23:46 NZST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4750.805 ; gain = 0.000 ; free physical = 17787 ; free virtual = 25897
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Jul 15 13:23:48 2024] Launched impl_1...
Run output will be captured here: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/runme.log
[Mon Jul 15 13:23:48 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 13:23:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44729
Command: open_checkpoint /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2367.555 ; gain = 0.000 ; free physical = 16339 ; free virtual = 24456
INFO: [Netlist 29-17] Analyzing 4422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2472.461 ; gain = 8.250 ; free physical = 16244 ; free virtual = 24357
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.777 ; gain = 0.000 ; free physical = 15489 ; free virtual = 23605
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3378.777 ; gain = 1934.660 ; free physical = 15489 ; free virtual = 23605
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jjos425/Desktop/P4P33-2024/Vivado/2024.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3521.188 ; gain = 128.469 ; free physical = 15440 ; free virtual = 23553

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1af13862d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3521.188 ; gain = 0.000 ; free physical = 15430 ; free virtual = 23543

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1af13862d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15140 ; free virtual = 23254

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1af13862d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15140 ; free virtual = 23254
Phase 1 Initialization | Checksum: 1af13862d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15140 ; free virtual = 23254

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1af13862d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15136 ; free virtual = 23257

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1af13862d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15127 ; free virtual = 23249
Phase 2 Timer Update And Timing Data Collection | Checksum: 1af13862d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3792.984 ; gain = 0.000 ; free physical = 15127 ; free virtual = 23249

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1bc9dc9c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3816.996 ; gain = 24.012 ; free physical = 15126 ; free virtual = 23248
Retarget | Checksum: 1bc9dc9c7
INFO: [Opt 31-389] Phase Retarget created 209 cells and removed 267 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 66 load pin(s).
Phase 4 Constant propagation | Checksum: 134841f72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3816.996 ; gain = 24.012 ; free physical = 15125 ; free virtual = 23247
Constant propagation | Checksum: 134841f72
INFO: [Opt 31-389] Phase Constant propagation created 163 cells and removed 1189 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1679b4b65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3816.996 ; gain = 24.012 ; free physical = 15123 ; free virtual = 23244
Sweep | Checksum: 1679b4b65
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 149 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1679b4b65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15122 ; free virtual = 23243
BUFG optimization | Checksum: 1679b4b65
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1679b4b65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15122 ; free virtual = 23242
Shift Register Optimization | Checksum: 1679b4b65
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1679b4b65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15122 ; free virtual = 23242
Post Processing Netlist | Checksum: 1679b4b65
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 146fbd6e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15120 ; free virtual = 23241

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3849.012 ; gain = 0.000 ; free physical = 15118 ; free virtual = 23238
Phase 9.2 Verifying Netlist Connectivity | Checksum: 146fbd6e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15117 ; free virtual = 23238
Phase 9 Finalization | Checksum: 146fbd6e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15117 ; free virtual = 23237
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             209  |             267  |                                              0  |
|  Constant propagation         |             163  |            1189  |                                              0  |
|  Sweep                        |               0  |             149  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 146fbd6e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3849.012 ; gain = 56.027 ; free physical = 15117 ; free virtual = 23237

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 416 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 174 WE to EN ports
Number of BRAM Ports augmented: 173 newly gated: 180 Total Ports: 832
Ending PowerOpt Patch Enables Task | Checksum: 1700a4591

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14281 ; free virtual = 22404
Ending Power Optimization Task | Checksum: 1700a4591

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 4817.004 ; gain = 967.992 ; free physical = 14281 ; free virtual = 22404

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20e515a66

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14275 ; free virtual = 22399
Ending Final Cleanup Task | Checksum: 20e515a66

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14275 ; free virtual = 22399

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14275 ; free virtual = 22399
Ending Netlist Obfuscation Task | Checksum: 20e515a66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14276 ; free virtual = 22399
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 4817.004 ; gain = 1438.227 ; free physical = 14275 ; free virtual = 22399
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14275 ; free virtual = 22399
generate_parallel_reports: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14275 ; free virtual = 22399
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14335 ; free virtual = 22452
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14254 ; free virtual = 22377
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14252 ; free virtual = 22377
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1649fac6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14252 ; free virtual = 22377
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4817.004 ; gain = 0.000 ; free physical = 14252 ; free virtual = 22377

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cd18130a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 5028.320 ; gain = 211.316 ; free physical = 13981 ; free virtual = 22099

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1315118ca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13973 ; free virtual = 22093

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1315118ca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13973 ; free virtual = 22092
Phase 1 Placer Initialization | Checksum: 1315118ca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13973 ; free virtual = 22093

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15c98cecc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13913 ; free virtual = 22046

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15c98cecc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13913 ; free virtual = 22045

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1880067e7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13911 ; free virtual = 22044

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1880067e7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13473 ; free virtual = 22037

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 264991c9b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:29 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13468 ; free virtual = 22032

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 21d7d278e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13469 ; free virtual = 22029

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 21d7d278e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13469 ; free virtual = 22029
Phase 2.1.1 Partition Driven Placement | Checksum: 21d7d278e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13468 ; free virtual = 22028
Phase 2.1 Floorplanning | Checksum: 1854bd985

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13468 ; free virtual = 22028

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1854bd985

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13468 ; free virtual = 22028

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1854bd985

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 5060.336 ; gain = 243.332 ; free physical = 13468 ; free virtual = 22028

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a3516f25

Time (s): cpu = 00:01:58 ; elapsed = 00:00:43 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13403 ; free virtual = 21965

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1375 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 653 nets or LUTs. Breaked 0 LUT, combined 653 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 37 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 96 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 96 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5183.340 ; gain = 0.000 ; free physical = 13399 ; free virtual = 21961
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5183.340 ; gain = 0.000 ; free physical = 13399 ; free virtual = 21956

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            653  |                   653  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    21  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            653  |                   674  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 233a66ba2

Time (s): cpu = 00:02:02 ; elapsed = 00:00:46 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13395 ; free virtual = 21953
Phase 2.4 Global Placement Core | Checksum: 269782b0c

Time (s): cpu = 00:02:14 ; elapsed = 00:00:50 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13337 ; free virtual = 21898
Phase 2 Global Placement | Checksum: 269782b0c

Time (s): cpu = 00:02:15 ; elapsed = 00:00:50 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13336 ; free virtual = 21898

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 209145e61

Time (s): cpu = 00:02:27 ; elapsed = 00:00:53 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13303 ; free virtual = 21895

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b39424f8

Time (s): cpu = 00:02:30 ; elapsed = 00:00:55 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13261 ; free virtual = 21835

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e2c2356f

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13325 ; free virtual = 21895

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1875e3bda

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13326 ; free virtual = 21894
Phase 3.3.2 Slice Area Swap | Checksum: 1875e3bda

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13326 ; free virtual = 21894
Phase 3.3 Small Shape DP | Checksum: 190730696

Time (s): cpu = 00:02:45 ; elapsed = 00:01:00 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13303 ; free virtual = 21893

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18618d517

Time (s): cpu = 00:02:46 ; elapsed = 00:01:01 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13305 ; free virtual = 21889

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fdd117ea

Time (s): cpu = 00:02:46 ; elapsed = 00:01:01 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13304 ; free virtual = 21888
Phase 3 Detail Placement | Checksum: 1fdd117ea

Time (s): cpu = 00:02:46 ; elapsed = 00:01:01 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13305 ; free virtual = 21887

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18328be13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.485 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14c57363a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5183.340 ; gain = 0.000 ; free physical = 13391 ; free virtual = 21950
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 46-32] Processed net bd_0_i/hls_inst/inst/gmem3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push, BUFG insertion was skipped because the netlist editing failed.
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/ap_rst_n_inv, inserted BUFG to drive 3437 loads.
INFO: [Place 46-45] Replicated bufg driver bd_0_i/hls_inst/inst/ap_rst_n_inv_reg_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 1.
Ending Physical Synthesis Task | Checksum: 1a2f7fddc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5183.340 ; gain = 0.000 ; free physical = 13398 ; free virtual = 21958
Phase 4.1.1.1 BUFG Insertion | Checksum: 25854ad32

Time (s): cpu = 00:03:41 ; elapsed = 00:01:17 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13398 ; free virtual = 21958

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.485. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2400e160e

Time (s): cpu = 00:03:42 ; elapsed = 00:01:17 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13397 ; free virtual = 21956

Time (s): cpu = 00:03:42 ; elapsed = 00:01:17 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13397 ; free virtual = 21956
Phase 4.1 Post Commit Optimization | Checksum: 2400e160e

Time (s): cpu = 00:03:42 ; elapsed = 00:01:17 . Memory (MB): peak = 5183.340 ; gain = 366.336 ; free physical = 13396 ; free virtual = 21956
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13312 ; free virtual = 21874

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c985a15a

Time (s): cpu = 00:03:55 ; elapsed = 00:01:23 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13311 ; free virtual = 21874

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c985a15a

Time (s): cpu = 00:03:56 ; elapsed = 00:01:23 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13311 ; free virtual = 21873
Phase 4.3 Placer Reporting | Checksum: 1c985a15a

Time (s): cpu = 00:03:56 ; elapsed = 00:01:23 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13310 ; free virtual = 21873

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13310 ; free virtual = 21873

Time (s): cpu = 00:03:56 ; elapsed = 00:01:23 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13310 ; free virtual = 21873
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22eb782dc

Time (s): cpu = 00:03:56 ; elapsed = 00:01:24 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13310 ; free virtual = 21873
Ending Placer Task | Checksum: 16d1dad38

Time (s): cpu = 00:03:56 ; elapsed = 00:01:24 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13310 ; free virtual = 21873
87 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:10 ; elapsed = 00:01:31 . Memory (MB): peak = 5212.320 ; gain = 395.316 ; free physical = 13311 ; free virtual = 21874
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13279 ; free virtual = 21842
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13241 ; free virtual = 21804
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13242 ; free virtual = 21815
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13184 ; free virtual = 21798
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13184 ; free virtual = 21798
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13184 ; free virtual = 21799
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13182 ; free virtual = 21800
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13179 ; free virtual = 21800
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5212.320 ; gain = 0.000 ; free physical = 13179 ; free virtual = 21800
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13276 ; free virtual = 21853
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.485 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13276 ; free virtual = 21853
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13272 ; free virtual = 21858
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13169 ; free virtual = 21798
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13169 ; free virtual = 21798
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13151 ; free virtual = 21781
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13164 ; free virtual = 21798
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13161 ; free virtual = 21798
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5236.332 ; gain = 0.000 ; free physical = 13161 ; free virtual = 21798
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Implementation license expires in 22 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6e795a04 ConstDB: 0 ShapeSum: fc8fbd40 RouteDB: 21495f4
Nodegraph reading from file.  Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13189 ; free virtual = 21792
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[325]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[325]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[332]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[332]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[338]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[338]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[353]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[353]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[328]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[328]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[352]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[352]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[355]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[355]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[330]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[330]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[335]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[335]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[339]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[339]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[324]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[324]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[358]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[358]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[329]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[329]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[331]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[331]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[351]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[351]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[357]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[357]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[334]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[334]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[350]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[350]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[356]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[356]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[359]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[359]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[283]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[283]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[363]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[363]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[369]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[369]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[381]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[381]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[387]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[387]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rdata[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rdata[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 94f03a4d | NumContArr: 99ed1310 | Constraints: ef4de1e | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2007b2618

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13187 ; free virtual = 21789

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2007b2618

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13187 ; free virtual = 21789

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2007b2618

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13187 ; free virtual = 21789

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1ccd5368b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13178 ; free virtual = 21781

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1eb9a147e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13188 ; free virtual = 21785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.738  | TNS=0.000  | WHS=0.002  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39086
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35651
  Number of Partially Routed Nets     = 3435
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d3104ca9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13183 ; free virtual = 21789

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d3104ca9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13183 ; free virtual = 21789

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 241220f57

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21838
Phase 4 Initial Routing | Checksum: 168d28755

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13239 ; free virtual = 21837

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3662
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.184  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1fa2a1877

Time (s): cpu = 00:01:21 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21837

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 11635911d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21836
Phase 5 Rip-up And Reroute | Checksum: 11635911d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21836

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 11635911d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21836

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 11635911d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21836
Phase 6 Delay and Skew Optimization | Checksum: 11635911d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13240 ; free virtual = 21836

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.184  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c6d67b25

Time (s): cpu = 00:01:26 ; elapsed = 00:00:25 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13217 ; free virtual = 21814
Phase 7 Post Hold Fix | Checksum: 1c6d67b25

Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13204 ; free virtual = 21801

Phase 8 Leaf Clock Prog Delay Opt
Phase 8 Leaf Clock Prog Delay Opt | Checksum: 1b317e780

Time (s): cpu = 00:01:30 ; elapsed = 00:00:26 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13181 ; free virtual = 21784

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.36327 %
  Global Horizontal Routing Utilization  = 2.03699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 1b317e780

Time (s): cpu = 00:01:30 ; elapsed = 00:00:26 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13182 ; free virtual = 21785

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1b317e780

Time (s): cpu = 00:01:31 ; elapsed = 00:00:26 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13192 ; free virtual = 21796

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1b317e780

Time (s): cpu = 00:01:32 ; elapsed = 00:00:27 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13197 ; free virtual = 21794

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 1b317e780

Time (s): cpu = 00:01:32 ; elapsed = 00:00:27 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13197 ; free virtual = 21793

Phase 13 Post Process Routing
Phase 13 Post Process Routing | Checksum: 1b317e780

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13196 ; free virtual = 21792

Phase 14 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.184  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 14 Post Router Timing | Checksum: 1b317e780

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13195 ; free virtual = 21792
Total Elapsed time in route_design: 27.26 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 1e8aa54df

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13194 ; free virtual = 21791
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e8aa54df

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5244.336 ; gain = 0.000 ; free physical = 13185 ; free virtual = 21782

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:35 . Memory (MB): peak = 5244.336 ; gain = 8.004 ; free physical = 13198 ; free virtual = 21795
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 5300.363 ; gain = 56.027 ; free physical = 13197 ; free virtual = 21799
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13199 ; free virtual = 21796
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13187 ; free virtual = 21798
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 5300.363 ; gain = 56.027 ; free physical = 13183 ; free virtual = 21795
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13175 ; free virtual = 21796
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13111 ; free virtual = 21783
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13111 ; free virtual = 21783
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13104 ; free virtual = 21785
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13100 ; free virtual = 21785
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13097 ; free virtual = 21785
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5300.363 ; gain = 0.000 ; free physical = 13097 ; free virtual = 21785
INFO: [Common 17-1381] The checkpoint '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:27:45 2024...
[Mon Jul 15 13:27:51 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.76 ; elapsed = 00:04:03 . Memory (MB): peak = 4750.805 ; gain = 0.000 ; free physical = 17169 ; free virtual = 25797
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-07-15 13:27:51 NZST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4750.805 ; gain = 0.000 ; free physical = 17162 ; free virtual = 25797
INFO: [Netlist 29-17] Analyzing 4298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4750.805 ; gain = 0.000 ; free physical = 17169 ; free virtual = 25808
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4778.383 ; gain = 0.000 ; free physical = 17137 ; free virtual = 25773
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4779.383 ; gain = 1.000 ; free physical = 17134 ; free virtual = 25769
Read PlaceDB: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4825.727 ; gain = 43.961 ; free physical = 17082 ; free virtual = 25719
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4825.727 ; gain = 0.000 ; free physical = 17082 ; free virtual = 25719
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4848.711 ; gain = 22.984 ; free physical = 17059 ; free virtual = 25699
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4848.711 ; gain = 70.328 ; free physical = 17059 ; free virtual = 25699
Restored from archive | CPU: 1.340000 secs | Memory: 59.697891 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4848.711 ; gain = 70.328 ; free physical = 17058 ; free virtual = 25698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4848.711 ; gain = 0.000 ; free physical = 17052 ; free virtual = 25692
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 30 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4848.711 ; gain = 97.906 ; free physical = 17049 ; free virtual = 25689
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-07-15 13:27:57 NZST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/process_features_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/process_features_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/process_features_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 4964.676 ; gain = 115.965 ; free physical = 16947 ; free virtual = 25601
INFO: HLS-REPORT: Running report: report_route_status -file ./report/process_features_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/process_features_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/process_features_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/process_features_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 3 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 4 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu9eg-ffvb1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.48%  | OK     |
#  | FD                                                        | 50%       | 2.97%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 3.96%  | OK     |
#  | CARRY8                                                    | 25%       | 1.58%  | OK     |
#  | MUXF7                                                     | 15%       | 1.88%  | OK     |
#  | DSP                                                       | 80%       | 1.27%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 45.01% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 23.14% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 5139      | 201    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.15   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/process_features_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 14 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-07-15 13:28:21 NZST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-07-15 13:28:21 NZST
HLS EXTRACTION: impl area_totals:  0 274080 548160 2520 1824 34260 0
HLS EXTRACTION: impl area_current: 0 17761 16295 32 821 0 5697 3968 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 274080 LUT 17761 AVAIL_FF 548160 FF 16295 AVAIL_DSP 2520 DSP 32 AVAIL_BRAM 1824 BRAM 821 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 5697 AVAIL_CLB 34260 CLB 3968
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/impl/report/verilog/process_features_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             primary_caps_accel
Solution:            hls
Device target:       xczu9eg-ffvb1156-2-e
Report date:         Mon Jul 15 13:28:21 NZST 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          17761
FF:           16295
DSP:             32
BRAM:           821
URAM:             0
LATCH:            0
SRL:           5697
CLB:           3968

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.854
CP achieved post-implementation: 6.815
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-07-15 13:28:21 NZST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=3.184525, worst hold slack (WHS)=0.023683, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-07-15 13:28:21 NZST
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 13:28:21 2024...
INFO: [HLS 200-802] Generated output file primary_caps_accel/process_features.xo
INFO: [HLS 200-112] Total CPU user time: 408.21 seconds. Total CPU system time: 9.41 seconds. Total elapsed time: 531.02 seconds; peak allocated memory: 344.926 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 8m 54s
