<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pcie.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pcie.h</h1><a href="cvmx-pcie_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2014  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to PCIe as a host(RC) or target(EP)</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * &lt;hr&gt;$Revision: 148290 $&lt;hr&gt;</span>
<a name="l00046"></a>00046 <span class="comment"> */</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef __CVMX_PCIE_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PCIE_H__</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00053"></a>00053 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00054"></a>00054 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#endif</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#ifdef CVMX_BUILD_FOR_LINUX_KERNEL</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#include &lt;asm/octeon/cvmx.h&gt;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#elif defined(__U_BOOT__)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#include &lt;asm/arch/cvmx.h&gt;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#else</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#include &lt;<a class="code" href="cvmx_8h.html" title="Main Octeon executive header file (This should be the second header file included...">cvmx.h</a>&gt;</span>
<a name="l00063"></a>00063 <span class="preprocessor">#endif</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="cvmx-pcie_8h.html#ac802f31d77e10a0848c031711d743b7a">00065</a> <span class="preprocessor">#define CVMX_PCIE_MAX_PORTS 4</span>
<a name="l00066"></a><a class="code" href="cvmx-pcie_8h.html#a225abd0904f34cf89d29f13718815b87">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIE_PORTS     ((OCTEON_IS_MODEL(OCTEON_CN78XX)    \</span>
<a name="l00067"></a>00067 <span class="preprocessor">                  || OCTEON_IS_MODEL(OCTEON_CN73XX))    \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                 ? CVMX_PCIE_MAX_PORTS          \</span>
<a name="l00069"></a>00069 <span class="preprocessor">                 : (OCTEON_IS_MODEL(OCTEON_CN70XX) ? 3 : 2))</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>
<a name="l00071"></a>00071 <span class="comment">/*</span>
<a name="l00072"></a>00072 <span class="comment"> * The physical memory base mapped by BAR1.  256MB at the end of the</span>
<a name="l00073"></a>00073 <span class="comment"> * first 4GB.</span>
<a name="l00074"></a>00074 <span class="comment"> */</span>
<a name="l00075"></a><a class="code" href="cvmx-pcie_8h.html#a1bd5f3587337e5936fe334f69faf27be">00075</a> <span class="preprocessor">#define CVMX_PCIE_BAR1_PHYS_BASE ((1ull &lt;&lt; 32) - (1ull &lt;&lt; 28))</span>
<a name="l00076"></a><a class="code" href="cvmx-pcie_8h.html#ae7ad6d43166a7d93e323b02620bc35eb">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCIE_BAR1_PHYS_SIZE (1ull &lt;&lt; 28)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="comment">/*</span>
<a name="l00079"></a>00079 <span class="comment"> * The RC base of BAR1.  gen1 has a 39-bit BAR2, gen2 has 41-bit BAR2,</span>
<a name="l00080"></a>00080 <span class="comment"> * place BAR1 so it is the same for both.</span>
<a name="l00081"></a>00081 <span class="comment"> */</span>
<a name="l00082"></a><a class="code" href="cvmx-pcie_8h.html#ade442054d14734bdf8e9f68e13efea07">00082</a> <span class="preprocessor">#define CVMX_PCIE_BAR1_RC_BASE (1ull &lt;&lt; 41)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a><a class="code" href="unioncvmx__pcie__address__t.html">00084</a> <span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00085"></a><a class="code" href="unioncvmx__pcie__address__t.html#a0f153747bc851813abf8c2de327e9d96">00085</a>     uint64_t <a class="code" href="unioncvmx__pci__win__wr__mask.html#aea5aaff1a10bf1d68906285f8c45f57e">u64</a>;
<a name="l00086"></a>00086 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD    </span><span class="comment">/* A Linux compatible proxy for __BIG_ENDIAN */</span>
<a name="l00087"></a>00087     <span class="keyword">struct </span>{
<a name="l00088"></a>00088         uint64_t upper:2;   <span class="comment">/* Normally 2 for XKPHYS */</span>
<a name="l00089"></a>00089         uint64_t reserved_49_61:13; <span class="comment">/* Must be zero */</span>
<a name="l00090"></a>00090         uint64_t io:1;  <span class="comment">/* 1 for IO space access */</span>
<a name="l00091"></a>00091         uint64_t did:5; <span class="comment">/* PCIe DID = 3 */</span>
<a name="l00092"></a>00092         uint64_t subdid:3;  <span class="comment">/* PCIe SubDID = 1 */</span>
<a name="l00093"></a>00093         uint64_t reserved_38_39:2;  <span class="comment">/* Must be zero */</span>
<a name="l00094"></a>00094         uint64_t node:2;        <span class="comment">/* Numa node number */</span>
<a name="l00095"></a>00095         uint64_t es:2;  <span class="comment">/* Endian swap = 1 */</span>
<a name="l00096"></a>00096         uint64_t port:2;    <span class="comment">/* PCIe port 0,1 */</span>
<a name="l00097"></a>00097         uint64_t reserved_29_31:3;  <span class="comment">/* Must be zero */</span>
<a name="l00098"></a>00098         uint64_t ty:1;  <span class="comment">/* Selects the type of the configuration request (0 = type 0, 1 = type 1). */</span>
<a name="l00099"></a>00099         uint64_t bus:8; <span class="comment">/* Target bus number sent in the ID in the request. */</span>
<a name="l00100"></a>00100         uint64_t dev:5; <span class="comment">/* Target device number sent in the ID in the request. Note that Dev must be</span>
<a name="l00101"></a>00101 <span class="comment">                   zero for type 0 configuration requests. */</span>
<a name="l00102"></a>00102         uint64_t func:3;    <span class="comment">/* Target function number sent in the ID in the request. */</span>
<a name="l00103"></a>00103         uint64_t reg:12;    <span class="comment">/* Selects a register in the configuration space of the target. */</span>
<a name="l00104"></a>00104     } config;
<a name="l00105"></a>00105     <span class="keyword">struct </span>{
<a name="l00106"></a>00106         uint64_t upper:2;   <span class="comment">/* Normally 2 for XKPHYS */</span>
<a name="l00107"></a>00107         uint64_t reserved_49_61:13; <span class="comment">/* Must be zero */</span>
<a name="l00108"></a>00108         uint64_t io:1;  <span class="comment">/* 1 for IO space access */</span>
<a name="l00109"></a>00109         uint64_t did:5; <span class="comment">/* PCIe DID = 3 */</span>
<a name="l00110"></a>00110         uint64_t subdid:3;  <span class="comment">/* PCIe SubDID = 2 */</span>
<a name="l00111"></a>00111         uint64_t reserved_38_39:2;  <span class="comment">/* Must be zero */</span>
<a name="l00112"></a>00112         uint64_t node:2;        <span class="comment">/* Numa node number */</span>
<a name="l00113"></a>00113         uint64_t es:2;  <span class="comment">/* Endian swap = 1 */</span>
<a name="l00114"></a>00114         uint64_t port:2;    <span class="comment">/* PCIe port 0,1 */</span>
<a name="l00115"></a>00115         uint64_t address:32;    <span class="comment">/* PCIe IO address */</span>
<a name="l00116"></a>00116     } io;
<a name="l00117"></a>00117     <span class="keyword">struct </span>{
<a name="l00118"></a>00118         uint64_t upper:2;   <span class="comment">/* Normally 2 for XKPHYS */</span>
<a name="l00119"></a>00119         uint64_t reserved_49_61:13; <span class="comment">/* Must be zero */</span>
<a name="l00120"></a>00120         uint64_t io:1;  <span class="comment">/* 1 for IO space access */</span>
<a name="l00121"></a>00121         uint64_t did:5; <span class="comment">/* PCIe DID = 3 */</span>
<a name="l00122"></a>00122         uint64_t subdid:3;  <span class="comment">/* PCIe SubDID = 3-6 */</span>
<a name="l00123"></a>00123         uint64_t reserved_38_39:2;  <span class="comment">/* Must be zero */</span>
<a name="l00124"></a>00124         uint64_t node:2;        <span class="comment">/* Numa node number */</span>
<a name="l00125"></a>00125         uint64_t address:36;    <span class="comment">/* PCIe Mem address */</span>
<a name="l00126"></a>00126     } mem;
<a name="l00127"></a>00127 <span class="preprocessor">#else</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>    <span class="keyword">struct </span>{
<a name="l00129"></a><a class="code" href="unioncvmx__pcie__address__t.html#a995deeb41802cf58b3537e2feac17d0a">00129</a>         uint64_t reg:12;
<a name="l00130"></a><a class="code" href="unioncvmx__pcie__address__t.html#aaefacf4d2a13bfbd0b1883676e8976f2">00130</a>         uint64_t func:3;
<a name="l00131"></a><a class="code" href="unioncvmx__pcie__address__t.html#a773593a5770f89d2eb5bf7a3fbc43739">00131</a>         uint64_t dev:5;
<a name="l00132"></a><a class="code" href="unioncvmx__pcie__address__t.html#a39860d249f800556eeaa8a1f8d3675c0">00132</a>         uint64_t bus:8;
<a name="l00133"></a><a class="code" href="unioncvmx__pcie__address__t.html#af1ecdbb314b0dbf6324908214bfeed9a">00133</a>         uint64_t ty:1;
<a name="l00134"></a><a class="code" href="unioncvmx__pcie__address__t.html#adfd76b2bb033cfd0be825a916751a205">00134</a>         uint64_t reserved_29_31:3;
<a name="l00135"></a><a class="code" href="unioncvmx__pcie__address__t.html#afe6fb9f2aab5868fb88529069ad56647">00135</a>         uint64_t port:2;
<a name="l00136"></a><a class="code" href="unioncvmx__pcie__address__t.html#a3ccc985ae41c4dea0dfa3df93ecce0cc">00136</a>         uint64_t es:2;
<a name="l00137"></a><a class="code" href="unioncvmx__pcie__address__t.html#a32f4dd90168cffb45fecac6f3157d9ae">00137</a>         uint64_t node:2;
<a name="l00138"></a><a class="code" href="unioncvmx__pcie__address__t.html#a4c739e04e627536181be5883e5c12664">00138</a>         uint64_t reserved_38_39:2;
<a name="l00139"></a><a class="code" href="unioncvmx__pcie__address__t.html#ada58ea02467bdad1c4207f8ebaeceb65">00139</a>         uint64_t subdid:3;
<a name="l00140"></a><a class="code" href="unioncvmx__pcie__address__t.html#a90ff2e2bf930fc394938579c27d1ebfa">00140</a>         uint64_t did:5;
<a name="l00141"></a><a class="code" href="unioncvmx__pcie__address__t.html#aa5caa68a3f36256135e84c09647be719">00141</a>         uint64_t io:1;
<a name="l00142"></a><a class="code" href="unioncvmx__pcie__address__t.html#a3287783b94adbfbeaccfd24ddb413b39">00142</a>         uint64_t reserved_49_61:13;
<a name="l00143"></a><a class="code" href="unioncvmx__pcie__address__t.html#a20e4bc7d1d04f3fa0e5a73b1ae0c9369">00143</a>         uint64_t upper:2;
<a name="l00144"></a>00144     } config;
<a name="l00145"></a>00145     <span class="keyword">struct </span>{
<a name="l00146"></a><a class="code" href="unioncvmx__pcie__address__t.html#a51057afbbe5148ccb30fc96a7eb1ea4b">00146</a>         uint64_t address:32;
<a name="l00147"></a>00147         uint64_t port:2;
<a name="l00148"></a>00148         uint64_t es:2;
<a name="l00149"></a>00149         uint64_t node:2;
<a name="l00150"></a>00150         uint64_t reserved_38_39:2;
<a name="l00151"></a>00151         uint64_t subdid:3;
<a name="l00152"></a>00152         uint64_t did:5;
<a name="l00153"></a>00153         uint64_t io:1;
<a name="l00154"></a>00154         uint64_t reserved_49_61:13;
<a name="l00155"></a>00155         uint64_t upper:2;
<a name="l00156"></a>00156     } io;
<a name="l00157"></a>00157     <span class="keyword">struct </span>{
<a name="l00158"></a>00158         uint64_t address:36;
<a name="l00159"></a>00159         uint64_t node:2;
<a name="l00160"></a>00160         uint64_t reserved_38_39:2;
<a name="l00161"></a>00161         uint64_t subdid:3;
<a name="l00162"></a>00162         uint64_t did:5;
<a name="l00163"></a>00163         uint64_t io:1;
<a name="l00164"></a>00164         uint64_t reserved_49_61:13;
<a name="l00165"></a>00165         uint64_t upper:2;
<a name="l00166"></a>00166     } mem;
<a name="l00167"></a>00167 <span class="preprocessor">#endif</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>} <a class="code" href="unioncvmx__pcie__address__t.html">cvmx_pcie_address_t</a>;
<a name="l00169"></a>00169 <span class="comment"></span>
<a name="l00170"></a>00170 <span class="comment">/**</span>
<a name="l00171"></a>00171 <span class="comment"> * Return the Core virtual base address for PCIe IO access. IOs are</span>
<a name="l00172"></a>00172 <span class="comment"> * read/written as an offset from this address.</span>
<a name="l00173"></a>00173 <span class="comment"> *</span>
<a name="l00174"></a>00174 <span class="comment"> * @param pcie_port PCIe port the IO is for</span>
<a name="l00175"></a>00175 <span class="comment"> *</span>
<a name="l00176"></a>00176 <span class="comment"> * @return 64bit Octeon IO base address for read/write</span>
<a name="l00177"></a>00177 <span class="comment"> */</span>
<a name="l00178"></a>00178 uint64_t <a class="code" href="cvmx-pcie_8c.html#ad5d9461b45ddb32ffd48448196858f1d" title="Return the Core virtual base address for PCIe IO access.">cvmx_pcie_get_io_base_address</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00179"></a>00179 <span class="comment"></span>
<a name="l00180"></a>00180 <span class="comment">/**</span>
<a name="l00181"></a>00181 <span class="comment"> * Size of the IO address region returned at address</span>
<a name="l00182"></a>00182 <span class="comment"> * cvmx_pcie_get_io_base_address()</span>
<a name="l00183"></a>00183 <span class="comment"> *</span>
<a name="l00184"></a>00184 <span class="comment"> * @param pcie_port PCIe port the IO is for</span>
<a name="l00185"></a>00185 <span class="comment"> *</span>
<a name="l00186"></a>00186 <span class="comment"> * @return Size of the IO window</span>
<a name="l00187"></a>00187 <span class="comment"> */</span>
<a name="l00188"></a>00188 uint64_t <a class="code" href="cvmx-pcie_8c.html#a9ebece80daf85057ea312ed38ff98ab2" title="Size of the IO address region returned at address cvmx_pcie_get_io_base_address()...">cvmx_pcie_get_io_size</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">/**</span>
<a name="l00191"></a>00191 <span class="comment"> * Return the Core virtual base address for PCIe MEM access. Memory is</span>
<a name="l00192"></a>00192 <span class="comment"> * read/written as an offset from this address.</span>
<a name="l00193"></a>00193 <span class="comment"> *</span>
<a name="l00194"></a>00194 <span class="comment"> * @param pcie_port PCIe port the IO is for</span>
<a name="l00195"></a>00195 <span class="comment"> *</span>
<a name="l00196"></a>00196 <span class="comment"> * @return 64bit Octeon IO base address for read/write</span>
<a name="l00197"></a>00197 <span class="comment"> */</span>
<a name="l00198"></a>00198 uint64_t <a class="code" href="cvmx-pcie_8c.html#a17eef45e056ceeab46368cafaf4d9cee" title="Return the Core virtual base address for PCIe MEM access.">cvmx_pcie_get_mem_base_address</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00199"></a>00199 <span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">/**</span>
<a name="l00201"></a>00201 <span class="comment"> * Size of the Mem address region returned at address</span>
<a name="l00202"></a>00202 <span class="comment"> * cvmx_pcie_get_mem_base_address()</span>
<a name="l00203"></a>00203 <span class="comment"> *</span>
<a name="l00204"></a>00204 <span class="comment"> * @param pcie_port PCIe port the IO is for</span>
<a name="l00205"></a>00205 <span class="comment"> *</span>
<a name="l00206"></a>00206 <span class="comment"> * @return Size of the Mem window</span>
<a name="l00207"></a>00207 <span class="comment"> */</span>
<a name="l00208"></a>00208 uint64_t <a class="code" href="cvmx-pcie_8c.html#a0ff7df5980696bc3f8cab34518ed9bd2" title="Size of the Mem address region returned at address cvmx_pcie_get_mem_base_address()...">cvmx_pcie_get_mem_size</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00209"></a>00209 <span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment">/**</span>
<a name="l00211"></a>00211 <span class="comment"> * Initialize a PCIe port for use in host(RC) mode. It doesn&apos;t enumerate the bus.</span>
<a name="l00212"></a>00212 <span class="comment"> *</span>
<a name="l00213"></a>00213 <span class="comment"> * @param pcie_port PCIe port to initialize</span>
<a name="l00214"></a>00214 <span class="comment"> *</span>
<a name="l00215"></a>00215 <span class="comment"> * @return Zero on success</span>
<a name="l00216"></a>00216 <span class="comment"> */</span>
<a name="l00217"></a>00217 <span class="keywordtype">int</span> <a class="code" href="cvmx-pcie_8c.html#acc0ad94e3ce63489adf5b854489cb852" title="Initialize a PCIe port for use in host(RC) mode.">cvmx_pcie_rc_initialize</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00218"></a>00218 <span class="comment"></span>
<a name="l00219"></a>00219 <span class="comment">/**</span>
<a name="l00220"></a>00220 <span class="comment"> * Shutdown a PCIe port and put it in reset</span>
<a name="l00221"></a>00221 <span class="comment"> *</span>
<a name="l00222"></a>00222 <span class="comment"> * @param pcie_port PCIe port to shutdown</span>
<a name="l00223"></a>00223 <span class="comment"> *</span>
<a name="l00224"></a>00224 <span class="comment"> * @return Zero on success</span>
<a name="l00225"></a>00225 <span class="comment"> */</span>
<a name="l00226"></a>00226 <span class="keywordtype">int</span> <a class="code" href="cvmx-pcie_8c.html#ae520e4c22fa1f479241f411e819cef37" title="Shutdown a PCIe port and put it in reset.">cvmx_pcie_rc_shutdown</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00227"></a>00227 <span class="comment"></span>
<a name="l00228"></a>00228 <span class="comment">/**</span>
<a name="l00229"></a>00229 <span class="comment"> * Read 8bits from a Device&apos;s config space</span>
<a name="l00230"></a>00230 <span class="comment"> *</span>
<a name="l00231"></a>00231 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00232"></a>00232 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00233"></a>00233 <span class="comment"> * @param dev       Device ID</span>
<a name="l00234"></a>00234 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00235"></a>00235 <span class="comment"> * @param reg       Register to access</span>
<a name="l00236"></a>00236 <span class="comment"> *</span>
<a name="l00237"></a>00237 <span class="comment"> * @return Result of the read</span>
<a name="l00238"></a>00238 <span class="comment"> */</span>
<a name="l00239"></a>00239 uint8_t <a class="code" href="cvmx-pcie_8c.html#a578b959d1c2c592cd4815d05bd3db171" title="Read 8bits from a Device&amp;#39;s config space.">cvmx_pcie_config_read8</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg);
<a name="l00240"></a>00240 <span class="comment"></span>
<a name="l00241"></a>00241 <span class="comment">/**</span>
<a name="l00242"></a>00242 <span class="comment"> * Read 16bits from a Device&apos;s config space</span>
<a name="l00243"></a>00243 <span class="comment"> *</span>
<a name="l00244"></a>00244 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00245"></a>00245 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00246"></a>00246 <span class="comment"> * @param dev       Device ID</span>
<a name="l00247"></a>00247 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00248"></a>00248 <span class="comment"> * @param reg       Register to access</span>
<a name="l00249"></a>00249 <span class="comment"> *</span>
<a name="l00250"></a>00250 <span class="comment"> * @return Result of the read</span>
<a name="l00251"></a>00251 <span class="comment"> */</span>
<a name="l00252"></a>00252 uint16_t <a class="code" href="cvmx-pcie_8c.html#a28f6519e1176ade214e2fe67b9f0b8af" title="Read 16bits from a Device&amp;#39;s config space.">cvmx_pcie_config_read16</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg);
<a name="l00253"></a>00253 <span class="comment"></span>
<a name="l00254"></a>00254 <span class="comment">/**</span>
<a name="l00255"></a>00255 <span class="comment"> * Read 32bits from a Device&apos;s config space</span>
<a name="l00256"></a>00256 <span class="comment"> *</span>
<a name="l00257"></a>00257 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00258"></a>00258 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00259"></a>00259 <span class="comment"> * @param dev       Device ID</span>
<a name="l00260"></a>00260 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00261"></a>00261 <span class="comment"> * @param reg       Register to access</span>
<a name="l00262"></a>00262 <span class="comment"> *</span>
<a name="l00263"></a>00263 <span class="comment"> * @return Result of the read</span>
<a name="l00264"></a>00264 <span class="comment"> */</span>
<a name="l00265"></a>00265 uint32_t <a class="code" href="cvmx-pcie_8c.html#a6ad1f91f103dc8d3bbf69e18cf7ed0c9" title="Read 32bits from a Device&amp;#39;s config space.">cvmx_pcie_config_read32</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg);
<a name="l00266"></a>00266 <span class="comment"></span>
<a name="l00267"></a>00267 <span class="comment">/**</span>
<a name="l00268"></a>00268 <span class="comment"> * Write 8bits to a Device&apos;s config space</span>
<a name="l00269"></a>00269 <span class="comment"> *</span>
<a name="l00270"></a>00270 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00271"></a>00271 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00272"></a>00272 <span class="comment"> * @param dev       Device ID</span>
<a name="l00273"></a>00273 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00274"></a>00274 <span class="comment"> * @param reg       Register to access</span>
<a name="l00275"></a>00275 <span class="comment"> * @param val       Value to write</span>
<a name="l00276"></a>00276 <span class="comment"> */</span>
<a name="l00277"></a>00277 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#adb1ee3d9a33ee5db6f4111960e8d5ea4" title="Write 8bits to a Device&amp;#39;s config space.">cvmx_pcie_config_write8</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg, uint8_t val);
<a name="l00278"></a>00278 <span class="comment"></span>
<a name="l00279"></a>00279 <span class="comment">/**</span>
<a name="l00280"></a>00280 <span class="comment"> * Write 16bits to a Device&apos;s config space</span>
<a name="l00281"></a>00281 <span class="comment"> *</span>
<a name="l00282"></a>00282 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00283"></a>00283 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00284"></a>00284 <span class="comment"> * @param dev       Device ID</span>
<a name="l00285"></a>00285 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00286"></a>00286 <span class="comment"> * @param reg       Register to access</span>
<a name="l00287"></a>00287 <span class="comment"> * @param val       Value to write</span>
<a name="l00288"></a>00288 <span class="comment"> */</span>
<a name="l00289"></a>00289 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#aa57c0a1a2ae274bbe9f3b8a463973819" title="Write 16bits to a Device&amp;#39;s config space.">cvmx_pcie_config_write16</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg, uint16_t val);
<a name="l00290"></a>00290 <span class="comment"></span>
<a name="l00291"></a>00291 <span class="comment">/**</span>
<a name="l00292"></a>00292 <span class="comment"> * Write 32bits to a Device&apos;s config space</span>
<a name="l00293"></a>00293 <span class="comment"> *</span>
<a name="l00294"></a>00294 <span class="comment"> * @param pcie_port PCIe port the device is on</span>
<a name="l00295"></a>00295 <span class="comment"> * @param bus       Sub bus</span>
<a name="l00296"></a>00296 <span class="comment"> * @param dev       Device ID</span>
<a name="l00297"></a>00297 <span class="comment"> * @param fn        Device sub function</span>
<a name="l00298"></a>00298 <span class="comment"> * @param reg       Register to access</span>
<a name="l00299"></a>00299 <span class="comment"> * @param val       Value to write</span>
<a name="l00300"></a>00300 <span class="comment"> */</span>
<a name="l00301"></a>00301 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#a99007379cff74f3b64494fc46cde35d8" title="Write 32bits to a Device&amp;#39;s config space.">cvmx_pcie_config_write32</a>(<span class="keywordtype">int</span> pcie_port, <span class="keywordtype">int</span> bus, <span class="keywordtype">int</span> dev, <span class="keywordtype">int</span> fn, <span class="keywordtype">int</span> reg, uint32_t val);
<a name="l00302"></a>00302 <span class="comment"></span>
<a name="l00303"></a>00303 <span class="comment">/**</span>
<a name="l00304"></a>00304 <span class="comment"> * Read a PCIe config space register indirectly. This is used for</span>
<a name="l00305"></a>00305 <span class="comment"> * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.</span>
<a name="l00306"></a>00306 <span class="comment"> *</span>
<a name="l00307"></a>00307 <span class="comment"> * @param pcie_port  PCIe port to read from</span>
<a name="l00308"></a>00308 <span class="comment"> * @param cfg_offset Address to read</span>
<a name="l00309"></a>00309 <span class="comment"> *</span>
<a name="l00310"></a>00310 <span class="comment"> * @return Value read</span>
<a name="l00311"></a>00311 <span class="comment"> */</span>
<a name="l00312"></a>00312 uint32_t <a class="code" href="cvmx-pcie_8c.html#a261b3c74c21b6a3f310b6f7757510762" title="Read a PCIe config space register indirectly.">cvmx_pcie_cfgx_read</a>(<span class="keywordtype">int</span> pcie_port, uint32_t cfg_offset);
<a name="l00313"></a>00313 uint32_t <a class="code" href="cvmx-pcie_8c.html#a4c0826dccc473a9b7780bc07725148f6">cvmx_pcie_cfgx_read_node</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">int</span> pcie_port, uint32_t cfg_offset);
<a name="l00314"></a>00314 <span class="comment"></span>
<a name="l00315"></a>00315 <span class="comment">/**</span>
<a name="l00316"></a>00316 <span class="comment"> * Write a PCIe config space register indirectly. This is used for</span>
<a name="l00317"></a>00317 <span class="comment"> * registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.</span>
<a name="l00318"></a>00318 <span class="comment"> *</span>
<a name="l00319"></a>00319 <span class="comment"> * @param pcie_port  PCIe port to write to</span>
<a name="l00320"></a>00320 <span class="comment"> * @param cfg_offset Address to write</span>
<a name="l00321"></a>00321 <span class="comment"> * @param val        Value to write</span>
<a name="l00322"></a>00322 <span class="comment"> */</span>
<a name="l00323"></a>00323 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#a6291253ba7b9883fb078457b2e89e55f" title="Write a PCIe config space register indirectly.">cvmx_pcie_cfgx_write</a>(<span class="keywordtype">int</span> pcie_port, uint32_t cfg_offset, uint32_t val);
<a name="l00324"></a>00324 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#a8196c28341764eb56febc830e1a10e02">cvmx_pcie_cfgx_write_node</a>(<span class="keywordtype">int</span> node, <span class="keywordtype">int</span> pcie_port, uint32_t cfg_offset, uint32_t val);
<a name="l00325"></a>00325 <span class="comment"></span>
<a name="l00326"></a>00326 <span class="comment">/**</span>
<a name="l00327"></a>00327 <span class="comment"> * Write a 32bit value to the Octeon NPEI register space</span>
<a name="l00328"></a>00328 <span class="comment"> *</span>
<a name="l00329"></a>00329 <span class="comment"> * @param address Address to write to</span>
<a name="l00330"></a>00330 <span class="comment"> * @param val     Value to write</span>
<a name="l00331"></a>00331 <span class="comment"> */</span>
<a name="l00332"></a><a class="code" href="cvmx-pcie_8h.html#a55bdb14c2a6bc7d6ff46491dbea7a014">00332</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8h.html#a55bdb14c2a6bc7d6ff46491dbea7a014" title="Write a 32bit value to the Octeon NPEI register space.">cvmx_pcie_npei_write32</a>(uint64_t address, uint32_t val)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <a class="code" href="cvmx-access_8h.html#a14e85f0bb39e320a9c133bfa09904b78">cvmx_write64_uint32</a>(address ^ 4, val);
<a name="l00335"></a>00335     <a class="code" href="cvmx-access_8h.html#a857f309aef06442368bb5539d9e8aec8">cvmx_read64_uint32</a>(address ^ 4);
<a name="l00336"></a>00336 }
<a name="l00337"></a>00337 <span class="comment"></span>
<a name="l00338"></a>00338 <span class="comment">/**</span>
<a name="l00339"></a>00339 <span class="comment"> * Read a 32bit value from the Octeon NPEI register space</span>
<a name="l00340"></a>00340 <span class="comment"> *</span>
<a name="l00341"></a>00341 <span class="comment"> * @param address Address to read</span>
<a name="l00342"></a>00342 <span class="comment"> * @return The result</span>
<a name="l00343"></a><a class="code" href="cvmx-pcie_8h.html#afd8dd18017e192308335f6dd598a0ad5">00343</a> <span class="comment"> */</span> <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code" href="cvmx-pcie_8h.html#afd8dd18017e192308335f6dd598a0ad5" title="Read a 32bit value from the Octeon NPEI register space.">cvmx_pcie_npei_read32</a>(uint64_t address)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">return</span> <a class="code" href="cvmx-access_8h.html#a857f309aef06442368bb5539d9e8aec8">cvmx_read64_uint32</a>(address ^ 4);
<a name="l00346"></a>00346 }
<a name="l00347"></a>00347 <span class="comment"></span>
<a name="l00348"></a>00348 <span class="comment">/**</span>
<a name="l00349"></a>00349 <span class="comment"> * Initialize a PCIe port for use in target(EP) mode.</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> * @param pcie_port PCIe port to initialize</span>
<a name="l00352"></a>00352 <span class="comment"> *</span>
<a name="l00353"></a>00353 <span class="comment"> * @return Zero on success</span>
<a name="l00354"></a>00354 <span class="comment"> */</span>
<a name="l00355"></a>00355 <span class="keywordtype">int</span> <a class="code" href="cvmx-pcie_8c.html#acb0e7c181dade662202251042ca1a191" title="Initialize a PCIe port for use in target(EP) mode.">cvmx_pcie_ep_initialize</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00356"></a>00356 <span class="comment"></span>
<a name="l00357"></a>00357 <span class="comment">/**</span>
<a name="l00358"></a>00358 <span class="comment"> * Wait for posted PCIe read/writes to reach the other side of</span>
<a name="l00359"></a>00359 <span class="comment"> * the internal PCIe switch. This will insure that core</span>
<a name="l00360"></a>00360 <span class="comment"> * read/writes are posted before anything after this function</span>
<a name="l00361"></a>00361 <span class="comment"> * is called. This may be necessary when writing to memory that</span>
<a name="l00362"></a>00362 <span class="comment"> * will later be read using the DMA/PKT engines.</span>
<a name="l00363"></a>00363 <span class="comment"> *</span>
<a name="l00364"></a>00364 <span class="comment"> * @param pcie_port PCIe port to wait for</span>
<a name="l00365"></a>00365 <span class="comment"> */</span>
<a name="l00366"></a>00366 <span class="keywordtype">void</span> <a class="code" href="cvmx-pcie_8c.html#ada59d102f3d750087c5b564ae06acac3" title="Wait for posted PCIe read/writes to reach the other side of the internal PCIe switch...">cvmx_pcie_wait_for_pending</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00367"></a>00367 <span class="comment"></span>
<a name="l00368"></a>00368 <span class="comment">/**</span>
<a name="l00369"></a>00369 <span class="comment"> * Returns if a PCIe port is in host or target mode.</span>
<a name="l00370"></a>00370 <span class="comment"> *</span>
<a name="l00371"></a>00371 <span class="comment"> * @param pcie_port PCIe port number (PEM number)</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> * @return 0 if PCIe port is in target mode, !0 if in host mode.</span>
<a name="l00374"></a>00374 <span class="comment"> */</span>
<a name="l00375"></a>00375 <span class="keywordtype">int</span> <a class="code" href="cvmx-pcie_8c.html#addc6294f5f881afb30fead5d37415ff7" title="Returns if a PCIe port is in host or target mode.">cvmx_pcie_is_host_mode</a>(<span class="keywordtype">int</span> pcie_port);
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00379"></a>00379 }
<a name="l00380"></a>00380 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a>00383 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
