Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 21:16:54 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1321 |
|    Minimum number of control sets                        |  1321 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1527 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1321 |
| >= 0 to < 4        |   321 |
| >= 4 to < 6        |   144 |
| >= 6 to < 8        |    88 |
| >= 8 to < 10       |    86 |
| >= 10 to < 12      |    67 |
| >= 12 to < 14      |    82 |
| >= 14 to < 16      |    33 |
| >= 16              |   500 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1740 |          630 |
| No           | No                    | Yes                    |           11906 |         2066 |
| No           | Yes                   | No                     |            1889 |          643 |
| Yes          | No                    | No                     |           11144 |         1851 |
| Yes          | No                    | Yes                    |            1368 |          317 |
| Yes          | Yes                   | No                     |           10266 |         1884 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                        Clock Signal                                                                       |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                    | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[29]_i_1_n_3                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[29]_i_1_n_3                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_ier                                                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_124_ap_start_reg                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/start_once_reg_reg[0]                                                                                                                                                                  | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/ap_block_pp0_stage0_subdone                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/flow_control_loop_pipe_sequential_init_U/cmp101_reg_7760                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_124/map_V_2_fu_50_reg0                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/height_c10_U/mOutPtr[1]_i_1__3_n_3                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/height_c10_U/E[0]                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/E[0]                                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/ap_rst_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/int_mask_frame_start                                                                                                                                                                                                           | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_289_1_fu_124/flow_control_loop_pipe_sequential_init_U/E[0]                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                  |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/E[0]                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[1]_i_1__3_n_3                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[1]_i_1__2_n_3                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                                          |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_start                                                                                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/mOutPtr[1]_i_1__3_n_3                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/ap_CS_fsm_reg[18][0]                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/E[0]                                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/flow_control_loop_pipe_sequential_init_U/cmp101_reg_12660                                                                    |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/start_once_reg_reg_0[0]                                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/flow_control_loop_pipe_sequential_init_U/cmp495_reg_8410                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/flow_control_loop_pipe_sequential_init_U/cmp167_reg_6140                                                                       |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/E[0]                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_h[10]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/HwReg_frm_buffer_c_U/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_ier                                                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/HwReg_frm_buffer_c_U/ap_CS_fsm_reg[0]_1[0]                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/HwReg_frm_buffer_c_U/E[0]                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_ier                                                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                   |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/ap_done_reg_reg_0[0]                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/ap_sync_reg_grp_FrmbufWrHlsDataFlow_fu_184_ap_ready                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/grp_FrmbufWrHlsDataFlow_fu_186_ap_start_reg_reg                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/entry_proc_U0/grp_FrmbufRdHlsDataFlow_fu_186_ap_start_reg_reg                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_sync_reg_grp_FrmbufRdHlsDataFlow_fu_186_ap_ready                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/ap_rst_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/grp_FrmbufWrHlsDataFlow_fu_162_ap_start_reg_reg                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[1]_i_1__2_n_3                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                   |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/int_mask_frame_start                                                                                                                                                                              | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/flow_control_loop_pipe_sequential_init_U/cmp358_reg_8410                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_0                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_ier                                                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_burst/raddr[1]_i_1_n_3                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/start_for_Bytes2MultiPixStream_U0_U/mOutPtr[1]_i_1__2_n_3                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[2].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[8].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[5].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[6].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[4].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[7].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[3].IAR_NORMAL_MODE_GEN.iar_reg0                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/flushManager/WFlushManager/mOutPtr[2]_i_1__12_n_3                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_CS_fsm_state5                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/urem_12ns_4ns_3_16_seq_1_U41/design_1_v_frmbuf_rd_0_0_urem_12ns_4ns_3_16_seq_1_divseq_u/r_stage_reg[12]_0[0]                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                 | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[2]_i_1__11_n_3                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[2]                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/E[0]                                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/start_once_reg_reg_0[0]                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/internal_empty_n_reg[0]                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_burst/mOutPtr[2]_i_1__5_n_3                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_resp/mOutPtr[2]_i_1__10_n_3                                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/E[0]                                                                                                                                 | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_raw10_unpack/last_size[2]_i_1_n_0                                                                                                                   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg[0]                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_11[0]                                                                                            | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                1 |              3 |         3.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/data_byte_valid_reg_1[0]                                                                                             | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/E[0]                                                                                                                                                       | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[0].u_dphy_rx_data_byte_aligner/align_flag_reg[0]                                                                                                  | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_resp/mOutPtr[2]_i_1__10_n_3                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/mOutPtr[2]_i_1__6_n_3                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/E[0]                                                                                                                                                     | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[1].u_dphy_rx_data_byte_aligner/align_flag_reg[0]                                                                                                  | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                1 |              3 |         3.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/E[0]                                                                                                                               | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[3].u_dphy_rx_data_byte_aligner/align_flag_reg[0]                                                                                                  | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                2 |              3 |         1.50 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk3[2].u_dphy_rx_data_byte_aligner/align_flag_reg[0]                                                                                                  | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[2]_i_1__11_n_3                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                    | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/flushManager/RFlushManager/mOutPtr[2]_i_1__7_n_3                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/entry_proc_U0/E[0]                                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/E[0]                                                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/E[0]                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/internal_empty_n_reg[0]                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/entry_proc_U0/E[0]                                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/flushManager/WFlushManager/mOutPtr[2]_i_1__12_n_3                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_resp/mOutPtr[2]_i_1__11_n_3                                                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_CS_fsm_state6                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[2]_i_1__12_n_3                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                        | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_3[0]                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/flushManager/WFlushManager/mOutPtr[2]_i_1__13_n_3                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/or_ln554_1_reg_4510                                                                                                             |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/or_ln516_1_reg_4510                                                                                                             |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_3[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm_state10                                                                                                                                                                         | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/cmp360_6_reg_1705[0]_i_1_n_3                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/WEBWE[0]                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/pop                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/E[0]                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/m_axi_mm_video_ARREADY_4                                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/or_ln971_2_reg_6510                                                                                                            | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/or_ln971_2_reg_651[0]_i_1_n_3                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/start_for_Bytes2MultiPixStream_U0_U/internal_empty_n_reg_0[0]                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/height_c10_U/internal_full_n_reg_0[0]                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_w[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/or_ln971_2_reg_11090                                                                                                         | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/or_ln971_5_reg_1121[0]_i_1_n_3                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr_level[3]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/urem_12ns_5ns_12_16_seq_1_U94/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq_u/r_stage_reg[12]_0[0]                                                                              |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/E[0]                                                                                                                           | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/AR[0]                                                                      |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/E[0]                                                                                                                           | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/AR[0]                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/WEBWE[0]                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_mask_frame_start_i_1_n_0                                                                                                                                                                                              | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                           | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/E[0]                                                                                                                                                                                                    | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_i_2_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/rst_clk_isp/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/dscale_h_6                                                                                                                                                                                                                     | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/dscale_v_13                                                                                                                                                                                                                    | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm_state4                                                                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/cmp497_6_reg_1604[0]_i_1_n_3                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/WEBWE[0]                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/internal_empty_n_reg_0[0]                                                                                                                                                                    | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/internal_empty_n_reg                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                       |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                      | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/or_ln934_3_reg_13640                                                                                                         | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/or_ln934_7_reg_1380[0]_i_1_n_3                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U100/design_1_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/r_stage_reg[13]_0[0]                                                                        |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                           | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_3[0]                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                      | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/or_ln892_3_reg_9060                                                                                                            | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/or_ln892_7_reg_922[0]_i_1_n_3                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/or_ln934_3_reg_8440                                                                                                            | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/or_ln934_7_reg_860[0]_i_1_n_3                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                             | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                      | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_idx_t3[4]_i_1_n_0                                                                                                                                                                                    | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/E[0]                                                                                                                         | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst0                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/or_ln590_3_reg_6940                                                                                                             | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/or_ln590_7_reg_710[0]_i_1_n_3                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done5_out                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/E[0]                                                                                                                         | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst00_out                                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/or_ln768_3_reg_9060                                                                                                            | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/or_ln768_7_reg_922[0]_i_1_n_3                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/E[0]                                                                                                                         | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst01_out                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[244]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/E[0]                                                                                                                         | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst02_out                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/E[0]                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/internal_full_n_reg[0]                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/start_for_Bytes2MultiPixStream_U0_U/E[0]                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/rst_clk_isp/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | design_1_i/rst_clk_isp/U0/SEQ/seq_clr                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/E[0]                                                                                                                                                                                               | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/pos_r                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/blc_href_o                                                                                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/pos_r                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/out_href                                                                                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/pos_r                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/E[0]                                                                                                                                                                                              | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_u/pos_r                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/E[0]                                                                                                                                                                                              | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_shift_v/pos_r                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/E[0]                                                                                                                                                                                              | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/linebuffer/pos_r                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_in/in_href_o                                                                                                                                                                                               | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/pos_r                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_hist_equ_i0/hist_equ_href_o                                                                                                                                                                                     | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/line2buf/pos_r                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/rst_clk_sys/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | design_1_i/rst_clk_sys/U0/SEQ/seq_clr                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/height_c10_U/E[0]                                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/fifo_rreq/raddr[6]_i_1_n_3                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_1                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/hist_equ_en                                                                                                                                                                                                                    | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                        | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_2[0]                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[6]_i_1__0_n_3                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/AR[0]                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_rg[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bg[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_1                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/AR[0]                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_gr[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[3].u_dphy_rx_to_byte/u_ISERDESE3_0[0]                                                                                                             | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst02_out                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/fifo_rreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[2].u_dphy_rx_to_byte/u_ISERDESE3_0[0]                                                                                                             | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst01_out                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/u_ISERDESE3_0[0]                                                                                                             | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst00_out                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/u_ISERDESE3_0[0]                                                                                                             | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst0                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dgain_gain[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_2[0]                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_id_2[7]_i_1_n_0                                                                                                               | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                2 |              8 |         4.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_active_video_reg_1                                                                                                                                | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/gamma_table_ren                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_bb[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_br[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_csc_i0/href_reg_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_clr_done_reg_0[0]                                                                                                                                                               | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/E[0]                                                                                                                                                                                | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_clr_addr[7]_i_1_n_0                                                                                                                                                             | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_gb[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_i_2_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_rb[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_gg[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/ccm_rr[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                      | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/pix_val_V_69_reg_2900                                                                                                          |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                               | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                 | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_24_reg_3120                                                                                                          |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                    | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_bgain[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_ggain[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/wb_rgain[7]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_active_video_reg_1                                                                                                                                  | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_id_2[7]_i_1_n_0                                                                                                                 | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[1].u_dphy_rx_to_byte/data_byte_valid_reg[0]                                                                                                         | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[1].u_dphy_rx_data_io/AR[0]                                                                      |                3 |              8 |         2.67 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk2[0].u_dphy_rx_to_byte/data_byte_valid_reg[0]                                                                                                         | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/genblk1[0].u_dphy_rx_data_io/AR[0]                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/WEBWE[0]                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_1                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                           | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_2[0]                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[29]_i_1_n_3                                                                                                                                                                           | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[8]_i_1_n_3                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/push                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[29]_i_1_n_3                                                                                                                                                                           | design_1_i/isp_pipe/vfrm_rd_isp/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[8]_i_1_n_3                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                      | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_done_reg_reg_0[0]                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_raddr_t3[8]_i_1_n_0                                                                                                                                                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_14                                                                                                                                                                                                                     | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/ap_CS_fsm_reg[4]_0[0]                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/equ_max_0                                                                                                                                                                                                                      | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_min[9]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_CS_fsm_reg[18][0]                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_threshold[9]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/push_0                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/ap_CS_fsm_reg[11]                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/push                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_b[9]_i_1_n_0                                                                                                                                                                                                          | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gr[9]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                             | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_r[9]_i_1_n_0                                                                                                                                                                                                          | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/blc_gb[9]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/E[0]                                                                                                                                                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n_0                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/cur_clr_addr[9]_i_1_n_0                                                                                                                                                                   | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n_0                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/cur_clr_addr[9]_i_1_n_0                                                                                                                                                            | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_awb_max[9]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/push                                                                                                                                    | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dgain_offset[9]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/E[0]                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_225/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_225_ap_start_reg_reg_1[0]        | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_225/flow_control_loop_pipe_sequential_init_U/SR[0]                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/empty_n_reg[0]                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/flow_control_loop_pipe_sequential_init_U/SR[0]                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                       | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_145/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/flow_control_loop_pipe_sequential_init_U/SR[0]                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_221/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_221_ap_start_reg_reg_0[0]          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_221/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]         |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/E[0]                                                                                                                                                                                              | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag                                                                                                                                                                                                        | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/rd_flag                                                                                                                                                                                                         | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                7 |             11 |         1.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/rd_flag                                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                              | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag                                                                                                                                                                                                         | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/flow_control_loop_pipe_sequential_init_U/SR[0]                             |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/bytePlanes_plane0_U/mOutPtr[10]_i_1_n_3                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/ap_CS_fsm_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/timing/line_cnt                                                                                                                                                                                                           | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/timing/pix_cnt[11]_i_2_n_0                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/flow_control_loop_pipe_sequential_init_U/SR[0]                             |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_w[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_w[10]_i_1_n_0                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/E[0]                                                                                                                                                                                                  | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U/E[0]                                                                             | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U/SR[0]                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_298_3_fu_134/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[4][0]                                                              | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/i_1_fu_86[11]_i_1_n_3                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                       | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/U_design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S_ram/E[0]                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_214/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]                                                             | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_214/flow_control_loop_pipe_sequential_init_U/SR[0]                              |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                              | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                    | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/height_c10_U/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/ram/rd_flag                                                                                                                                                                                                          | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm[10]_i_1_n_3                                                                                                                                                                     | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/internal_empty_n_reg[0]                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252_ap_start_reg_reg[0]         | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/flow_control_loop_pipe_sequential_init_U/SR[0]                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm[13]_i_1_n_3                                                                                                                                                                     | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/SR[0]                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[19]                                                                                                                                                                             | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/internal_empty_n_reg_1[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/urem_12ns_5ns_12_16_seq_1_U94/start0                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[5]                                                                                                                                                                              | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/internal_empty_n_reg_4[0]                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[16]                                                                                                                                                                             | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/internal_empty_n_reg_0[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/shiftReg_ce_1                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/ram/wr_flag                                                                                                                                                                                                          | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                      |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_NS_fsm[21]                                                                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/SR[0]                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                      | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/width_c_U/U_design_1_v_frm_wr_0_0_fifo_w12_d2_S_ram/E[0]                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/ap_CS_fsm_state2                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/urem_12ns_4ns_3_16_seq_1_U41/start0                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                      |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234_ap_start_reg0                                                                                                                  | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/SR[0]                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                         | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1_fu_141/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/video_format_c_U/U_design_1_v_frm_wr_0_0_fifo_w6_d3_S_ram/ap_CS_fsm_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/fifo/ram/rd_flag                                                                                                                                                                                                          | design_1_i/rst_clk_isp/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/y_1_fu_170[11]_i_2_n_3                                                                                                                                                                    | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/ap_rst_n_0[0]                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/video_to_axis_1/inst/video_to_axis_inst/fifo/ram/wr_flag                                                                                                                                                                                                          | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/dscale_href_o                                                                                                                                                                                         | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/ap_NS_fsm[20]                                                                                                                                                                            | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/video_format_c_U/U_design_1_v_frm_wr_0_0_fifo_w6_d3_S_ram/empty_reg_327_reg[0][0]                                                                            |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/ap_CS_fsm_state2                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273_ap_start_reg_reg[0]         | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/flow_control_loop_pipe_sequential_init_U/SR[0]                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/ap_NS_fsm[17]                                                                                                                                                                            | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/video_format_c_U/U_design_1_v_frm_wr_0_0_fifo_w6_d3_S_ram/SR[0]                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_NS_fsm[18]                                                                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/internal_full_n_reg[0]                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U100/start0                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/flow_control_loop_pipe_sequential_init_U/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218_ap_start_reg_reg_0[0]      | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/flow_control_loop_pipe_sequential_init_U/SR[0]                             |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                           | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/flow_control_loop_pipe_sequential_init_U/SR[0]                                      |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg_reg[0]          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/flow_control_loop_pipe_sequential_init_U/SR[0]                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg_reg[0]          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/flow_control_loop_pipe_sequential_init_U/SR[0]                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/flow_control_loop_pipe_sequential_init_U/SR[0]                                     |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0[0]                     |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/blc_i0/odd_pix_i_2_n_0                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/flow_control_loop_pipe_sequential_init_U/SR[0]                                     |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg_reg[0]          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/flow_control_loop_pipe_sequential_init_U/SR[0]                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/urem_12ns_4ns_3_16_seq_1_U41/design_1_v_frmbuf_rd_0_0_urem_12ns_4ns_3_16_seq_1_divseq_u/E[0]                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/urem_12ns_5ns_12_16_seq_1_U94/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq_u/E[0]                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/ap_CS_fsm_reg[0][0]                                                                                                                                  | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_state2                                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_h[10]_i_1_n_0                                                                                                                                                                                                | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_h[15]_i_1_n_0                                                                                                                                            |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/timing/pix_cnt[11]_i_2_n_0                                                                                                                                            |                5 |             14 |         2.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst00_out                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U100/design_1_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/E[0]                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/Q[0]                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst01_out                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst02_out                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/rst0                                                                                                                    |                5 |             14 |         2.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_1[0]                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                  |                4 |             14 |         3.50 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_index_2[15]_i_1_n_0                                                                                                           | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[59]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[9]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_blc_i0/blc_href_o                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/WidthInBytes_reg_176[14]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[19]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[49]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[79]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_in/in_href_o                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[29]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/out_href                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[89]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/WidthInBytes_reg_174[14]_i_1_n_3                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_hist_equ_i0/hist_equ_href_o                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[69]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/WidthInBytes_reg_176[14]_i_1_n_3                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |             15 |         7.50 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_index_2[15]_i_1_n_0                                                                                                             | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                4 |             15 |         3.75 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_1[0]                                                                                                                                         | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[39]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_777                                                                                                               |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_x[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/in_pix_UV_V_reg_2000                                                                                                            |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/in_pix_UV_V_4_reg_2860                                                                                                          |                                                                                                                                                                                                                                   |               14 |             16 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/in_pix_UV_V_1_reg_2200                                                                                                          |                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_716                                                                                                                |                                                                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_707                                                                                                                |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_695                                                                                                                |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_699                                                                                                                |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_711                                                                                                                |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/in_pix_UV_V_3_reg_2640                                                                                                          |                                                                                                                                                                                                                                   |               13 |             16 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/ap_condition_703                                                                                                                |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                               | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_1                                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_x_12                                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/pix_val_V_20_reg_1630                                                                                                           |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_w_5                                                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_y_2                                                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/ap_condition_427                                                                                                                |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/ap_condition_422                                                                                                                |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/ap_condition_427                                                                                                                |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/ap_condition_422                                                                                                                |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/pix_val_V_24_reg_1630                                                                                                           |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_h_9                                                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/trunc_ln414_4_reg_8640                                                                                                         |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/trunc_ln414_6_reg_8790                                                                                                         |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/crop_w_10                                                                                                                                                                                                                      | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_7                                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/trunc_ln414_10_reg_9140                                                                                                        |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                              | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv2rgb_i0/E[0]                                                                                                                                                                                                 | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/prev_href_i_1_n_0                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/trunc_ln414_8_reg_8940                                                                                                         |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/or_ln934_3_reg_8440                                                                                                            |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/pre_active_video_reg[0]                                                                                                                               | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[15]_i_1_n_0                                                                                                           | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/crop_y_11                                                                                                                                                                                                                      | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/pix_cnt[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/prev_href_i_1_n_0                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/in_pix_UV_V_2_reg_2420                                                                                                          |                                                                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/E[0]                                                                                                                           |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                             |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_789                                                                                                               |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/data_count_2[15]_i_1_n_0                                                                                                             | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_773                                                                                                               |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_781                                                                                                               |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_vsync_reg_1[0]                                                                                                                                      | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_794                                                                                                               |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/ap_condition_785                                                                                                               |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_y[15]_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/ap_NS_fsm[20]                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_273/or_ln934_2_reg_8250                                                                                                            |                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_CS_fsm_state17                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/Q[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/Q[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/ap_CS_fsm_state16                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/ap_CS_fsm_state16                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv444to422_i0/href_reg_i_1__6_n_0                                                                                                                              |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/ap_condition_597                                                                                                               |                                                                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/ap_CS_fsm_reg[17][0]                                                                                                           |                                                                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[59]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[19]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[139]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[179]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               13 |             20 |         1.54 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[239]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/entry_proc_U0/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[39]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_0[0]                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/ap_NS_fsm[17]                                                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/ap_condition_588                                                                                                               |                                                                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[219]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[159]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               16 |             20 |         1.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/ap_condition_601                                                                                                               |                                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[79]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[199]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               11 |             20 |         1.82 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[99]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/ap_condition_593                                                                                                               |                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/E[0]                                                                                                                           |                                                                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/r_V_1_reg_1870                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/r_V_2_reg_2180                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                             |                                                                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/r_V_4_reg_2400                                                                                                                 |                                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/Q[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/E[0]                                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0                                                                                                                                            | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                        |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             22 |         4.40 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                8 |             23 |         2.88 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                      |                3 |             23 |         7.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_18_reg_2790                                                                                                          |                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_30_reg_3450                                                                                                          |                                                                                                                                                                                                                                   |               19 |             24 |         1.26 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_10_reg_2370                                                                                                          |                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_808                                                                                                               |                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_799                                                                                                               |                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_816                                                                                                               |                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_812                                                                                                               |                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_820                                                                                                               |                                                                                                                                                                                                                                   |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_804                                                                                                               |                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/ap_condition_799                                                                                                               |                                                                                                                                                                                                                                   |               16 |             24 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_816                                                                                                               |                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_804                                                                                                               |                                                                                                                                                                                                                                   |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_820                                                                                                               |                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/U_design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S_ram/shiftReg_ce_0                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_812                                                                                                               |                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/pix_val_V_41_reg_2470                                                                                                          |                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_242/flow_control_loop_pipe_sequential_init_U/E[0]                                                                            |                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/pix_val_V_77_reg_3780                                                                                                          |                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/WidthInBytes_c_U/shiftReg_ce_0                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/pix_val_V_62_reg_2790                                                                                                          |                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/ap_condition_808                                                                                                               |                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/pix_val_V_36_reg_3780                                                                                                          |                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/pix_val_V_72_reg_3450                                                                                                          |                                                                                                                                                                                                                                   |               19 |             24 |         1.26 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word0                                                                                                                         | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_r0                                                                                                                                                                                                   | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_i_2_n_0                                                                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state3                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked                                                                                                                                                                |                3 |             25 |         8.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_214/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_161[23]_i_1_n_3                                                                                                                                                   |                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_state109                                                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/crop_i0/prev_href_i_1_n_0                                                                                                                                       |                9 |             26 |         2.89 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked                                                                                                                                                                                                                    | design_1_i/isp_pipe/axis_to_video_0/inst/axis_to_video_inst/locked                                                                                                                                                                |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/trunc_ln5_reg_3280                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm_state4                                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/trunc_ln5_reg_3240                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_CS_fsm_state10                                                                                                                                                                         |                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state1                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                               | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               12 |             28 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/ap_CS_fsm_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                   |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/trunc_ln8_reg_6520                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                9 |             29 |         3.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/trunc_ln_reg_353[28]_i_1_n_3                                                                                                                                                                  | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/trunc_ln7_reg_6280                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/offsetUV_fu_1480                                                                                                                                                                              | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_VideoFormat_read                                                                                                      |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/ap_CS_fsm_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/rst_clk_isp/U0/peripheral_aresetn[0]                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/U_design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                   |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c10_U/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/WidthInBytes_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w15_d2_S_ram/E[0]                                                                                                                                             |                                                                                                                                                                                                                                   |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_bg_3                                                                                                                                                                                                                 | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/osd_color_fg_8                                                                                                                                                                                                                 | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/p_16_in                                                                                                                                                                                                                        | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               14 |             30 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/E[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                             |                                                                                                                                                                                                                                   |                2 |             31 |        15.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                2 |             31 |        15.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/E[0]                                                                                                                         |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_11_reg_14090                                                                                                     |                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_19_reg_1459[7]_i_1_n_3                                                                                           |                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_1020                                                                                                            |                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_1016                                                                                                            |                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_1004                                                                                                            |                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_1012                                                                                                            |                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_999                                                                                                             |                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/ap_condition_1008                                                                                                            |                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dgain_i0/rst_n_0                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_NS_fsm[21]                                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                     | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vip/inst/s00_axi_rdata[31]_INST_0_i_2_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/video_format_c_U/U_design_1_v_frm_wr_0_0_fifo_w6_d3_S_ram/cmp103_2_reg_6770                                                                                                                                      |                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                              | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                               |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               16 |             32 |         2.00 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_packet_decoder/head_word0                                                                                                                           | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                   |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/p_18_in                                                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                   |                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                   | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7][0]                                                                 |                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                      |                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_15_reg_14340                                                                                                     |                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                         | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/trunc_ln414_10_reg_13990                                                                                                     |                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/or_ln934_3_reg_13640                                                                                                         |                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                               | design_1_i/isp_pipe/vfrm_wr_isp/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_pix_buf_t5                                                                                                                                                                                               | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_304/or_ln934_2_reg_13350                                                                                                         |                                                                                                                                                                                                                                   |               16 |             33 |         2.06 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |             33 |        11.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                3 |             33 |        11.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S_ram/E[0]                                                                                                                                               |                                                                                                                                                                                                                                   |               13 |             34 |         2.62 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/video_format_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w6_d3_S_ram/cmp125_2_reg_5610                                                                                                                                    | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               21 |             35 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/ap_NS_fsm1                                                                                                                                                                                 | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                 |                5 |             35 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/urem_12ns_4ns_3_16_seq_1_U41/design_1_v_frmbuf_rd_0_0_urem_12ns_4ns_3_16_seq_1_divseq_u/E[0]                                                                                              |                                                                                                                                                                                                                                   |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/urem_12ns_5ns_12_16_seq_1_U94/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq_u/E[0]                                                                                              |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/ap_NS_fsm1                                                                                                                                                                                   | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_StrideInBytes_read                                                                                                   |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm1                                                                                     | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/y_fu_116[11]_i_1_n_3                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_NS_fsm1                                                                                                                                                                                    | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_VideoFormat_read                                                                                                      |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               12 |             38 |         3.17 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             38 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                8 |             38 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                          | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               19 |             38 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             38 |         5.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             38 |         5.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             39 |         4.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               10 |             39 |         3.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                8 |             39 |         4.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               13 |             39 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               11 |             39 |         3.55 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/urem_13ns_6ns_13_17_seq_1_U100/design_1_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1_divseq_u/E[0]                                                                                        |                                                                                                                                                                                                                                   |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                      |                                                                                                                                                                                                                                   |               23 |             40 |         1.74 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg[0]                                                    |                                                                                                                                                                                                                                   |               18 |             40 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/ap_condition_799                                                                                                             |                                                                                                                                                                                                                                   |               17 |             40 |         2.35 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/ap_condition_791                                                                                                             |                                                                                                                                                                                                                                   |               18 |             40 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_252/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  |                                                                                                                                                                                                                                   |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/pix_val_V_66_reg_3200                                                                                                        |                                                                                                                                                                                                                                   |               21 |             40 |         1.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/pix_val_V_70_reg_2770                                                                                                        |                                                                                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/E[0]                                                                                                                         |                                                                                                                                                                                                                                   |               20 |             40 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A[119]_i_1_n_3                                                                                                                                                                       |                                                                                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               20 |             40 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             40 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251/flow_control_loop_pipe_sequential_init_U/E[0]                                                                           |                                                                                                                                                                                                                                   |               10 |             40 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                7 |             40 |         5.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter0_reg_reg[0]                                                    |                                                                                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_221/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                           |                                                                                                                                                                                                                                   |               18 |             40 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/pix_val_V_62_reg_3640                                                                                                        |                                                                                                                                                                                                                                   |               18 |             40 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/ap_condition_795                                                                                                             |                                                                                                                                                                                                                                   |               20 |             40 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/ap_condition_804                                                                                                             |                                                                                                                                                                                                                                   |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/ap_NS_fsm[18]                                                                                                                                                                          |                                                                                                                                                                                                                                   |               20 |             40 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_221/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  |                                                                                                                                                                                                                                   |               12 |             41 |         3.42 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_168[59]_i_1_n_3                                                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             41 |         3.73 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                  |               16 |             41 |         2.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               21 |             42 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               22 |             42 |         1.91 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/reg_ce_reg_0                                                                                                                                          | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/locked_reg_0                                                                                      |               12 |             42 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |               23 |             42 |         1.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               11 |             43 |         3.91 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             43 |         5.38 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             43 |         6.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |                7 |             43 |         6.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             43 |         5.38 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                   |                7 |             43 |         6.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                7 |             43 |         6.14 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                        | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_gamma_i0/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               20 |             45 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/start_for_Bytes2MultiPixStream_U0_U/shiftReg_ce                                                                                                                                                                   |                                                                                                                                                                                                                                   |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/width_c_U/U_design_1_v_frm_wr_0_0_fifo_w12_d2_S_ram/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                   |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_214/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                            |                                                                                                                                                                                                                                   |               20 |             48 |         2.40 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                3 |             48 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4_fu_218/tmp_s_reg_390[9]_i_1_n_3                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                9 |             50 |         5.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               16 |             50 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |               16 |             50 |         3.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/height_c10_U/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                                       |                                                                                                                                                                                                                                   |               14 |             50 |         3.57 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             50 |         3.85 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |               15 |             50 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_delay_u/rst_n_0                                                                                                                                      |               11 |             52 |         4.73 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               10 |             54 |         5.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/WidthInBytes_c_U/U_design_1_v_frmbuf_rd_0_0_fifo_w15_d2_S_ram/E[0]                                                                                                                                                |                                                                                                                                                                                                                                   |               15 |             54 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             54 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               11 |             54 |         4.91 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               12 |             54 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/height_c10_U/internal_empty_n_reg_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             54 |         4.91 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/Bytes2MultiPixStream_U0/grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_234/tmp_3_reg_496[7]_i_1_n_3                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               11 |             56 |         5.09 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_delay_v/rst_n_0                                                                                                                                       |               13 |             56 |         4.31 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/entry_proc_U0/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                5 |             60 |        12.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                   | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               13 |             61 |         4.69 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/Bytes2AXIMMvideo_U0/Q[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               11 |             62 |         5.64 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/mipi_width0__0                                                                                                                                        | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                  |               11 |             62 |         5.64 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/entry_proc_U0/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             62 |        12.40 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_pixel_to_video/mipi_width0__0                                                                                                                                          | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/module_reset                                                                                                                                    |               14 |             63 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                     | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               10 |             64 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/grp_FrmbufRdHlsDataFlow_fu_186/AXIMMvideo2Bytes_U0/grp_AXIMMvideo2Bytes_Pipeline_VITIS_LOOP_437_1_fu_170/mm_video_addr_read_reg_1470                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |                7 |             64 |         9.14 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_dgain_i0/frame_end                                                                                                                                                                                         | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0                                                                                                                        |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/gamma_table_wen                                                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/tmp_sum                                                                                                                                                                            | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0                                                                                                                        |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               26 |             65 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/Q[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               26 |             65 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                      | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/wb_i0/rst_n_0                                                                                                                                              |               14 |             67 |         4.79 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                    | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               24 |             69 |         2.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               27 |             69 |         2.56 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/rst_n_0                                                                                                                        |               16 |             70 |         4.38 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg                                                                                                                                     |               20 |             71 |         3.55 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               22 |             71 |         3.23 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             72 |         7.20 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               25 |             72 |         2.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                   |               24 |             72 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                   |               27 |             72 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                   |               29 |             72 |         2.48 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                   |               25 |             72 |         2.88 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               17 |             73 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               17 |             73 |         4.29 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |               21 |             73 |         3.48 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop_1                                                                                                                                                                              | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |                5 |             73 |        14.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             73 |        14.60 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                 | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               23 |             74 |         3.22 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset_reg                                                                                                                                       |               21 |             78 |         3.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             79 |         8.78 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4_fu_278/flow_control_loop_pipe_sequential_init_U/or_ln971_4_reg_1117_reg[0][0]                                                       |                                                                                                                                                                                                                                   |               32 |             80 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_225/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg                                                                 |                                                                                                                                                                                                                                   |               42 |             80 |         1.90 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/csc_i0/rst_n_0                                                                                                                                             |               20 |             89 |         4.45 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_254/flow_control_loop_pipe_sequential_init_U/E[0]                                                                         |                                                                                                                                                                                                                                   |               27 |             90 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_225/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                |                                                                                                                                                                                                                                   |               30 |             91 |         3.03 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/grp_FrmbufWrHlsDataFlow_fu_186/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_172[119]_i_1_n_3                                                                                                                                               |                                                                                                                                                                                                                                   |               27 |             91 |         3.37 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               27 |             91 |         3.37 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               24 |             91 |         3.79 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             93 |        10.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                9 |             93 |        10.33 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               10 |             93 |         9.30 |
|  design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFGCE                                                      | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t112_out                                                                                                                                                                                               | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0                                                                                                                                          |               20 |             93 |         4.65 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/shiftReg_ce                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                7 |             94 |        13.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               30 |            103 |         3.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            104 |        14.86 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/Q[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               19 |            105 |         5.53 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/rst_n_0                                                                                                                                             |               24 |            113 |         4.71 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                               |               36 |            114 |         3.17 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/tmp_sum_b                                                                                                                                                                           | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                   |               39 |            128 |         3.28 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/frame_end                                                                                                                                                                           | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |               31 |            128 |         4.13 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                   |               34 |            128 |         3.76 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               24 |            131 |         5.46 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               24 |            131 |         5.46 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                   |               48 |            144 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                   |               65 |            144 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               21 |            145 |         6.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               21 |            145 |         6.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               30 |            145 |         4.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop_1                                                                                                                                                                             | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               10 |            145 |        14.50 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               31 |            145 |         4.68 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                              |                                                                                                                                                                                                                                   |               10 |            145 |        14.50 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_in/s_module_reset_reg                                                                                                                                       |               48 |            148 |         3.08 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               19 |            152 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_rpi/vfrm_wr_rpi/inst/grp_FrmbufWrHlsDataFlow_fu_184/Bytes2AXIMMvideo_U0/push                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               20 |            160 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_rd_isp/inst/mm_video_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               21 |            168 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/isp_pipe/vfrm_wr_isp/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/push                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               22 |            168 |         7.64 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/in_y_1[9]_i_1_n_0                                                                                                                                    |               40 |            177 |         4.43 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/rst_clk_sys/U0/peripheral_aresetn[0]                                                                                                                                                                                   |               51 |            189 |         3.71 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/rst_n_0                                                                                                                         |               58 |            191 |         3.29 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/sobel_i0/p31[9]_i_1_n_0                                                                                                                                         |               27 |            193 |         7.15 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/cfg_sync                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               44 |            194 |         4.41 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               49 |            241 |         4.92 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               63 |            264 |         4.19 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[3]                                                                                                                                                                                   |               73 |            267 |         3.66 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               23 |            272 |        11.83 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[0]                                                                                                                                                                                   |               73 |            272 |         3.73 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               24 |            280 |        11.67 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_2dnr_i0/rst_n_0                                                                                                                                        |               85 |            284 |         3.34 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                   |               19 |            289 |        15.21 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               49 |            289 |         5.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2080]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                   |               49 |            289 |         5.90 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/camif_ias1/vfrm_wr_ias1/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop_1                                                                                                                                                                           | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[2]                                                                                                                                                                                   |               19 |            289 |        15.21 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               28 |            302 |        10.79 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               25 |            303 |        12.12 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               27 |            303 |        11.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               26 |            303 |        11.65 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               27 |            303 |        11.22 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               21 |            322 |        15.33 |
|  design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte   |                                                                                                                                                                                                                                                                                       | design_1_i/camif_rpi/mipi_rx_to_video_rpi/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                  |               64 |            338 |         5.28 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio/U0/gpio_core_1/gpio_io_o[1]                                                                                                                                                                                   |              101 |            408 |         4.04 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p35[9]_i_1_n_0                                                                                                                                      |               77 |            514 |         6.68 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/CEB2                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |              171 |            523 |         3.06 |
|  design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_dphy_rx_to_byte/u_dphy_rx_clk_io/clk_hs_byte |                                                                                                                                                                                                                                                                                       | design_1_i/camif_ias1/mipi_rx_to_video_ias1/inst/mipi_rx_to_video_v1_0_S00_AXI_inst/mipi_rx_to_video_inst/u_csi2_rx_to_pixel/u_csi2_lanes_aligner/module_reset_reg                                                                |              101 |            600 |         5.94 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/odd_pix_i_2__1_n_0                                                                                                                                  |               98 |            684 |         6.98 |
|  design_1_i/clk_wiz/inst/clk_sys                                                                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              579 |           1588 |         2.74 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/odd_pix_i_2__0_n_0                                                                                                                             |              257 |           1601 |         6.23 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/vip/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n_0                                                                                                                              |              242 |           1931 |         7.98 |
|  design_1_i/clk_wiz/inst/clk_isp                                                                                                                          |                                                                                                                                                                                                                                                                                       | design_1_i/isp_pipe/isp/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n_0                                                                                                                                 |              842 |           4042 |         4.80 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


