                                        
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 15, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source setup.tcl
set begintime [clock seconds]
1481255727
open_mw_lib ./work
{work}
open_mw_cel ${modname}_cts
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "cortex_soc_cts.CEL;1" from "/afs/unity.ncsu.edu/users/a/aravill/ece720another/proj3/pr/work" library. (MWUI-068)
{cortex_soc_cts}
check_routeability

Cell cortex_soc_cts.err existed already. Replace it ...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

No blocked port was detected

[        CHECK DESIGN] CPU = 0:00:01, Elapsed = 0:00:02

[        CHECK DESIGN] Peak Memory =    242M Data =     31M

Update error cell ...
1
#set_delay_calculation -arnoldi
set_net_routing_layer_constraints 	 -max_layer_mode hard -max_layer_name M7 -min_layer_name M1 {*/*/*} 
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: could not map hier net to flat net   (RT-115)
Warning: Net 'memctl_v4/U_miu/hclk_cts_5' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_8' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[6]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_4' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[4]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_6' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/s_sda_in' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk_cts_2' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/gpi[7]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/hclk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_miu/HCLK_BC_1_G3B1I4' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[30]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_haddr[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[22]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[9]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[16]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_haddr[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN30' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[24]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/VSS' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[23]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN36' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[25]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_push_n' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[10]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[22]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_hsize[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[26]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN44' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[24]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[26]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[7]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN41' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[5]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[8]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[27]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN35' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_5' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[9]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[8]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_wrap_burst' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/n245' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[31]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[24]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[12]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[16]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[19]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_burst_done' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN38' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[17]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[29]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[15]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[28]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[19]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[14]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[23]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[28]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN34' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_4' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_burst_size[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[21]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[18]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[15]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/n230' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_hsize[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[18]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_req[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[21]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[26]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[5]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[12]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[28]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_req[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[13]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_burst_size[5]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_haddr[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[29]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/VDD' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[8]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[5]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[10]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_burst_size[4]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_haddr[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[4]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[17]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN33' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[4]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[11]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[7]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN29' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[23]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[11]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[27]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[7]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[25]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[6]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[3]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[15]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[6]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_pop_n' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_terminate' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[11]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[14]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[6]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN32' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[4]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[10]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_6' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/big_endian' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN28' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hready_resp' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[25]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[30]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/n276' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[17]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[13]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[13]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/n104' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[16]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[9]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[18]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[14]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[12]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk_cts_2' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[22]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[29]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN31' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[30]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/IN37' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[20]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[20]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_addr[31]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/miu_data[21]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[27]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[19]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_hsize[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[31]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hiu_data[20]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/hclk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'memctl_v4/U_hiu/HCLK_BC_1_G3B1I1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18820' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN47' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN10' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U787_DATA1_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN27' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n17074' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN9' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN30' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN7' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN40' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U28_Z_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_6' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN15' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN20' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/VDD' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN35' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN18' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U225_Z_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN25' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN13' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN38' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24342' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN45' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18651' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN5' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U224_Z_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN33' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18376' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN23' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_5' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n17694' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U228_Z_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN11' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN46' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN28' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN43' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN8' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN6' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN16' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN31' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN21' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24309' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24266' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN19' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18344' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN36' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hsize_o[1]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN39' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hready_i' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN26' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24278' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN44' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN41' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_2' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN4' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hreset_n' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN14' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24264' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24285' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN34' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18697' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN24' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN12' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18085' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n17612' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18110' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U790_DATA1_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/U31_Z_0' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18371' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/VSS' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hsize_o[0]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN29' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN42' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN17' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n24346' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN32' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/haddr_o[2]' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hresp_i' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hclk_cts_4' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN22' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/hwrite_o' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/n18631' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/IN37' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/CTS_HCLK_CTO_delay91' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I3' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/CTS_HCLK_CTO_delay31' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I16' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I8' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I9' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I6' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
1
set_si_options -route_xtalk_prevention true	 -delta_delay true 	 -min_delta_delay true 	 -static_noise true	 -max_transition_mode normal_slew 	 -timing_window true 
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db'
Loading db file '/ncsu/synopsys2015/icc/libraries/syn/gtech.db'
Information: linking reference library : /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'cortex_soc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               cortex_soc_cts.CEL, etc
  saed32lvt_ss0p95v125c (library) /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p95v125c.db
  dw_foundation.sldb (library) /ncsu/synopsys2015/icc/libraries/syn/dw_foundation.sldb

Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true 	-groute_incremental true 	-track_assign_timing_driven true 	-same_net_notch check_and_fix 
1
route_opt -effort high 	-stage global 	-incremental 
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC1'. (MWDC-032)
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC1'. (MWDC-032)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : global
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
ROPT_ERROR: SI flow can't run with global route stage
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
#route_opt -effort high #	-stage track #	-xtalk_reduction #	-incremental 
#save_mw_cel
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC1'. (MWDC-032)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
Warning: No Route constrains on dangling net, or net with constant driver 'SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC0'. (MWDC-032)
Warning: No Route constrains on dangling net, or net with constant driver 'memctl_v4/U_miu/SNPS_LOGIC1'. (MWDC-032)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)

TLU+ File = /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (22/14667 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)

Child process for TLU+ finished successfully
  CPU time: 0 sec, ELAPSE: 1 sec, memory: 161260 kbytes
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Using CCS timing info. (TIM-025)
Information: Total 15632 nets in the design, 15433 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 1302 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:55:38 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.3827
  Critical Path Slack:        -0.1258
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -27.8870
  No. of Violating Paths:    649.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27356.3146
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3105.3856
  Total Buffer Area:         662.0451
  Total Inverter Area:      2443.3404
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    159671.2969
  Net YLength        :    163870.7969
  -----------------------------------
  Cell Area:               41943.1639
  Design Area:             60589.8370
  Net Length        :     323542.0938


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            249.2944
  -----------------------------------------
  Overall Compile Time:            249.7733
  Overall Compile Wall Clock Time: 250.1257

  --------------------------------------------------------------------

  Design  WNS: 0.1258  TNS: 27.8870  Number of Violating Paths: 649  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1258 TNS: 27.8870  Number of Violating Path: 649
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 22:55:39 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 22:55:39 2016
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 22:55:39 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:55:39 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.3827
  Critical Path Slack:        -0.1258
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -27.8870
  No. of Violating Paths:    649.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27356.3146
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3105.3856
  Total Buffer Area:         662.0451
  Total Inverter Area:      2443.3404
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    159671.2969
  Net YLength        :    163870.7969
  -----------------------------------
  Cell Area:               41943.1639
  Design Area:             60589.8370
  Net Length        :     323542.0938


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            249.2944
  -----------------------------------------
  Overall Compile Time:            249.7733
  Overall Compile Wall Clock Time: 250.1257

  --------------------------------------------------------------------

  Design  WNS: 0.1258  TNS: 27.8870  Number of Violating Paths: 649  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1258 TNS: 27.8870  Number of Violating Path: 649
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 22:55:39 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.13  TNS: 27.89  Number of Violating Paths: 649  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41742.4
  Total fixed cell area: 202.8
  Total physical cell area: 41945.2
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   41946.2      0.13      26.1       0.0                          
    0:00:01   41946.2      0.13      26.1       0.0                          
    0:00:01   41946.2      0.13      26.1       0.0                          
    0:00:01   41946.2      0.13      26.1       0.0                          
    0:00:01   41948.2      0.13      26.1       0.0                          
    0:00:01   41948.2      0.13      26.1       0.0                          
    0:00:01   41949.3      0.13      26.0       0.0                          
    0:00:01   41950.0      0.13      26.0       0.0                          
    0:00:01   41950.3      0.13      26.0       0.0                          
    0:00:01   41951.0      0.13      26.0       0.0                          
    0:00:01   41952.1      0.13      25.9       0.0                          
    0:00:01   41952.3      0.13      25.9       0.0                          
    0:00:01   41954.3      0.13      25.9       0.0                          
    0:00:01   41954.3      0.13      25.9       0.0                          
    0:00:01   41955.9      0.13      25.9       0.0                          
    0:00:01   41955.9      0.13      25.9       0.0                          
    0:00:01   41955.9      0.13      25.9       0.0                          
    0:00:01   41957.1      0.13      25.9       0.0                          
    0:00:01   41957.1      0.13      25.9       0.0                          
    0:00:01   41959.7      0.13      25.9       0.0                          
    0:00:01   41959.7      0.13      25.9       0.0                          
    0:00:01   41959.7      0.13      25.9       0.0                          
    0:00:01   41959.7      0.13      25.9       0.0                          
    0:00:01   41962.7      0.13      25.8       0.0                          
    0:00:01   41962.7      0.13      25.8       0.0                          
    0:00:01   41962.7      0.13      25.8       0.0                          
    0:00:01   41962.7      0.13      25.8       0.0                          
    0:00:01   41963.7      0.13      25.8       0.0                          
    0:00:01   41963.7      0.13      25.8       0.0                          
    0:00:01   41964.3      0.13      25.6       0.0                          
    0:00:01   41964.3      0.13      25.6       0.0                          
    0:00:01   41964.5      0.13      25.5       0.0                          
    0:00:01   41965.3      0.13      25.4       0.0                          
    0:00:01   41965.5      0.13      25.4       0.0                          
    0:00:01   41968.1      0.13      25.3       0.0                          
    0:00:01   41968.1      0.13      25.3       0.0                          
    0:00:01   41968.1      0.13      25.3       0.0                          
    0:00:01   41970.6      0.13      25.3       0.0                          
    0:00:01   41970.6      0.13      25.3       0.0                          
    0:00:01   41970.6      0.13      25.3       0.0                          
    0:00:01   41970.6      0.13      25.3       0.0                          
    0:00:01   41972.9      0.13      25.0       0.0                          
    0:00:01   41972.9      0.13      25.0       0.0                          
    0:00:01   41972.9      0.13      25.0       0.0                          
    0:00:01   41972.9      0.13      25.0       0.0                          
    0:00:01   41973.4      0.13      25.0       0.0                          
    0:00:01   41973.4      0.13      25.0       0.0                          
    0:00:01   41974.4      0.13      25.0       0.0                          
    0:00:01   41974.4      0.13      25.0       0.0                          
    0:00:01   41975.7      0.13      24.9       0.0                          
    0:00:01   41975.7      0.13      24.9       0.0                          
    0:00:01   41975.7      0.13      24.9       0.0                          
    0:00:01   41976.7      0.13      24.9       0.0                          
    0:00:01   41976.7      0.13      24.9       0.0                          
    0:00:01   41976.7      0.13      24.9       0.0                          
    0:00:01   41977.2      0.13      24.9       0.0                          
    0:00:01   41977.7      0.13      24.9       0.0                          
    0:00:01   41978.5      0.13      24.9       0.0                          
    0:00:01   41978.5      0.13      24.9       0.0                          
    0:00:01   41978.5      0.13      24.9       0.0                          
    0:00:01   41979.5      0.13      24.9       0.0                          
    0:00:01   41979.5      0.13      24.9       0.0                          
    0:00:01   41980.5      0.13      24.9       0.0                          
    0:00:01   41980.5      0.13      24.9       0.0                          
    0:00:01   41981.3      0.13      24.7       0.0                          
    0:00:01   41982.0      0.13      24.7       0.0                          
    0:00:01   41982.0      0.13      24.7       0.0                          
    0:00:01   41982.8      0.13      24.2       0.0                          
    0:00:01   41982.8      0.13      24.2       0.0                          
    0:00:01   41982.8      0.13      24.2       0.0                          
    0:00:01   41983.6      0.13      24.1       0.0                          
    0:00:01   41983.8      0.13      24.1       0.0                          
    0:00:01   41984.1      0.13      24.1       0.0                          
    0:00:01   41984.8      0.13      23.7       0.0                          
    0:00:01   41984.8      0.13      23.7       0.0                          
    0:00:01   41985.9      0.13      23.7       0.0                          
    0:00:01   41985.9      0.13      23.7       0.0                          
    0:00:01   41986.9      0.13      23.3       0.0                          
    0:00:01   41986.9      0.13      23.3       0.0                          
    0:00:01   41987.1      0.13      23.3       0.0                          
    0:00:01   41987.4      0.13      23.3       0.0                          
    0:00:01   41987.6      0.13      23.2       0.0                          
    0:00:01   41987.9      0.13      23.2       0.0                          
    0:00:01   41988.4      0.13      23.2       0.0                          
    0:00:01   41989.4      0.13      23.2       0.0                          
    0:00:01   41989.4      0.13      23.2       0.0                          
    0:00:01   41989.9      0.13      23.2       0.0                          
    0:00:01   41989.9      0.13      23.2       0.0                          
    0:00:01   41990.7      0.13      23.1       0.0                          
    0:00:01   41990.7      0.13      23.1       0.0                          
    0:00:01   41990.7      0.13      23.1       0.0                          
    0:00:02   41991.5      0.13      23.1       0.0                          
    0:00:02   41993.2      0.13      22.9       0.0                          
    0:00:02   41993.2      0.13      22.9       0.0                          
    0:00:02   41994.0      0.13      22.9       0.0                          
    0:00:02   41994.0      0.13      22.9       0.0                          
    0:00:02   41994.2      0.13      22.8       0.0                          
    0:00:02   41994.2      0.13      22.8       0.0                          
    0:00:02   41994.2      0.13      22.8       0.0                          
    0:00:02   41994.8      0.13      22.8       0.0                          
    0:00:02   41995.5      0.13      22.7       0.0                          
    0:00:02   41996.5      0.13      22.4       0.0                          
    0:00:02   41996.8      0.13      22.4       0.0                          
    0:00:02   41996.8      0.13      22.4       0.0                          
    0:00:02   41997.6      0.13      22.3       0.0                          
    0:00:02   41997.8      0.13      22.3       0.0                          
    0:00:02   41998.3      0.13      22.1       0.0                          
    0:00:02   41998.3      0.13      22.1       0.0                          
    0:00:02   41999.1      0.13      22.1       0.0                          
    0:00:02   41999.3      0.13      22.1       0.0                          
    0:00:02   42000.1      0.13      22.1       0.0                          
    0:00:02   42002.1      0.13      22.1       0.0                          
    0:00:02   42002.1      0.13      22.1       0.0                          
    0:00:02   42002.9      0.13      22.0       0.0                          
    0:00:02   42002.9      0.13      22.0       0.0                          
    0:00:02   42003.4      0.13      22.0       0.0                          
    0:00:02   42003.4      0.13      22.0       0.0                          
    0:00:02   42003.7      0.13      22.0       0.0                          
    0:00:02   42005.9      0.13      21.9       0.0                          
    0:00:02   42005.9      0.13      21.9       0.0                          
    0:00:02   42006.4      0.13      21.8       0.0                          
    0:00:02   42007.2      0.13      21.7       0.0                          
    0:00:02   42007.2      0.13      21.7       0.0                          
    0:00:02   42008.0      0.13      21.5       0.0                          
    0:00:02   42008.2      0.13      21.5       0.0                          
    0:00:02   42008.7      0.13      21.5       0.0                          
    0:00:02   42008.7      0.13      21.5       0.0                          
    0:00:02   42009.0      0.13      21.4       0.0                          
    0:00:02   42010.3      0.13      21.3       0.0                          
    0:00:02   42010.3      0.13      21.3       0.0                          
    0:00:02   42011.5      0.13      21.2       0.0                          
    0:00:02   42011.5      0.13      21.2       0.0                          
    0:00:02   42011.5      0.13      21.2       0.0                          
    0:00:02   42012.0      0.13      21.2       0.0                          
    0:00:02   42012.5      0.13      21.1       0.0                          
    0:00:02   42012.5      0.13      21.1       0.0                          
    0:00:02   42012.8      0.13      21.1       0.0                          
    0:00:02   42013.8      0.13      21.0       0.0                          
    0:00:02   42013.8      0.13      21.0       0.0                          
    0:00:02   42013.8      0.13      21.0       0.0                          
    0:00:02   42014.1      0.13      20.9       0.0                          
    0:00:02   42016.1      0.13      20.7       0.0                          
    0:00:02   42016.1      0.13      20.7       0.0                          
    0:00:02   42016.1      0.13      20.7       0.0                          
    0:00:02   42016.1      0.13      20.7       0.0                          
    0:00:02   42017.1      0.13      20.6       0.0                          
    0:00:02   42017.1      0.13      20.6       0.0                          
    0:00:02   42017.1      0.13      20.6       0.0                          
    0:00:02   42016.4      0.13      20.6       0.0                          
    0:00:02   42017.1      0.13      19.1       0.0                          
    0:00:02   42017.1      0.13      19.1       0.0                          
    0:00:02   42017.9      0.13      19.1       0.0                          
    0:00:02   42017.9      0.13      19.1       0.0                          
    0:00:02   42017.9      0.13      19.1       0.0                          
    0:00:02   42018.4      0.13      19.1       0.0                          
    0:00:02   42018.4      0.13      19.1       0.0                          
    0:00:02   42018.6      0.13      19.1       0.0                          
    0:00:02   42015.6      0.13      19.1       0.0                          
    0:00:02   42017.1      0.13      19.0       0.0                          
    0:00:02   42017.9      0.13      18.9       0.0                          
    0:00:02   42016.6      0.13      18.9       0.0                          
    0:00:02   42008.2      0.13      18.9       0.0                          
    0:00:02   42008.2      0.13      18.9       0.0                          
    0:00:02   42008.7      0.13      18.8       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   42009.0      0.12      18.7       0.0 HTRANS[1]                


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   42008.7      0.12      18.7       0.0                          
    0:00:03   42007.5      0.12      18.7       0.0                          
    0:00:03   42007.0      0.12      18.7       0.0                          
    0:00:03   42005.9      0.12      18.7       0.0                          
    0:00:03   42005.7      0.12      18.7       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------
    0:00:03   42007.0      0.12      18.6       0.0 u_cortexm0ds/u_logic/Cgu2z4_reg/D
    0:00:03   42007.2      0.12      18.6       0.0 memctl_v4/U_hiu/U_afifo_f_ready_reg/D
    0:00:03   42007.5      0.12      18.6       0.0 u_cortexm0ds/u_logic/Tki2z4_reg/D
    0:00:03   42009.0      0.12      18.6       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:03   42009.7      0.12      18.0       0.0 u_cortexm0ds/u_logic/V0k2z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:55:42 2016
****************************************
Std cell utilization: 84.66%  (165303/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.60%  (164505/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165303   sites, (non-fixed:164505 fixed:798)
                      13428    cells, (non-fixed:13407  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:55:42 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 157 (out of 13407) illegal cells need to be legalized.
Legalizing 157 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:55:43 2016
****************************************

avg cell displacement:    0.203 um ( 0.12 row height)
max cell displacement:    0.608 um ( 0.36 row height)
std deviation:            0.092 um ( 0.05 row height)
number of cell moved:       319 cells (out of 13407 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Dec  8 22:55:45 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec  8 22:55:46 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:00 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Extraction] Stage (MB): Used   33  Alloctr   33  Proc    0 
[ECO: Extraction] Total (MB): Used   35  Alloctr   36  Proc 1285 
Num of eco nets = 14678
Num of open eco nets = 14651
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   35  Alloctr   35  Proc    0 
[ECO: Init] Total (MB): Used   37  Alloctr   38  Proc 1285 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   41  Alloctr   42  Proc 1289 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   47  Proc 1293 
Net statistics:
Total number of nets     = 14678
Number of nets to route  = 14651
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14570
7 nets are partially connected,
 of which 7 are detail routed and 0 are global routed.
17 nets are fully connected,
 of which 17 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    4  Proc    2 
[End of Build All Nets] Total (MB): Used   51  Alloctr   52  Proc 1296 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    5 
[End of Build Congestion map] Total (MB): Used   51  Alloctr   52  Proc 1301 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    8 
[End of Build Data] Total (MB): Used   52  Alloctr   52  Proc 1301 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Blocked Pin Detection] Total (MB): Used   52  Alloctr   52  Proc 1302 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    9  Alloctr    8  Proc   10 
[End of Initial Routing] Total (MB): Used   61  Alloctr   61  Proc 1313 
Initial. Routing result:
Initial. Both Dirs: Overflow =  6533 Max = 6 GRCs =  5100 (13.89%)
Initial. H routing: Overflow =  5718 Max = 6 (GRCs =   1) GRCs =  4246 (23.13%)
Initial. V routing: Overflow =   815 Max = 4 (GRCs =   2) GRCs =   854 (4.65%)
Initial. M1         Overflow =   231 Max = 2 (GRCs =   2) GRCs =   249 (1.36%)
Initial. M2         Overflow =   559 Max = 4 (GRCs =   2) GRCs =   620 (3.38%)
Initial. M3         Overflow =  4504 Max = 6 (GRCs =   1) GRCs =  3028 (16.49%)
Initial. M4         Overflow =   215 Max = 2 (GRCs =  22) GRCs =   193 (1.05%)
Initial. M5         Overflow =   520 Max = 2 (GRCs =  15) GRCs =   507 (2.76%)
Initial. M6         Overflow =    41 Max = 1 (GRCs =  41) GRCs =    41 (0.22%)
Initial. M7         Overflow =   462 Max = 1 (GRCs = 462) GRCs =   462 (2.52%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.3 2.13 0.02 0.49 0.00 0.29 0.17 0.00 0.19 0.00 0.20 0.00 0.00 1.16
M2       5.07 7.96 10.9 14.6 13.3 13.9 12.1 9.70 6.30 2.36 2.76 0.53 0.20 0.06
M3       1.65 3.12 0.29 9.09 0.08 5.52 19.4 0.11 23.9 0.00 20.9 2.65 7.62 5.45
M4       13.4 18.7 4.09 20.7 0.00 10.8 14.1 2.58 9.19 0.00 5.21 0.18 0.76 0.13
M5       18.2 0.00 0.13 17.6 0.00 14.5 22.3 0.12 0.00 0.00 24.2 0.00 0.00 2.79
M6       53.0 0.00 0.00 23.1 0.00 9.87 9.79 0.00 0.00 0.00 3.89 0.00 0.00 0.23
M7       54.6 0.00 0.00 0.00 0.00 10.6 0.00 0.00 0.00 0.00 32.1 0.00 0.00 2.55
M8       99.5 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.99 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    50.4 3.44 1.67 9.24 1.44 7.09 8.42 1.35 4.28 0.25 9.74 0.36 0.92 1.33


Initial. Total Wire Length = 312201.80
Initial. Layer M1 wire length = 2099.24
Initial. Layer M2 wire length = 93408.65
Initial. Layer M3 wire length = 88095.65
Initial. Layer M4 wire length = 53174.04
Initial. Layer M5 wire length = 41570.98
Initial. Layer M6 wire length = 16698.12
Initial. Layer M7 wire length = 16809.99
Initial. Layer M8 wire length = 125.66
Initial. Layer M9 wire length = 219.47
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 106204
Initial. Via VIA12SQ_C count = 50958
Initial. Via VIA23SQ_C count = 42127
Initial. Via VIA34SQ_C count = 6999
Initial. Via VIA45SQ_C count = 4193
Initial. Via VIA56SQ_C count = 1134
Initial. Via VIA67SQ_C count = 781
Initial. Via VIA78SQ_C count = 6
Initial. Via VIA89_C count = 6
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   62  Alloctr   62  Proc 1313 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1027 Max = 3 GRCs =  1131 (3.08%)
phase1. H routing: Overflow =   740 Max = 3 (GRCs =   1) GRCs =   736 (4.01%)
phase1. V routing: Overflow =   287 Max = 3 (GRCs =   4) GRCs =   395 (2.15%)
phase1. M1         Overflow =   167 Max = 1 (GRCs = 144) GRCs =   189 (1.03%)
phase1. M2         Overflow =   231 Max = 3 (GRCs =   4) GRCs =   340 (1.85%)
phase1. M3         Overflow =   468 Max = 3 (GRCs =   1) GRCs =   442 (2.41%)
phase1. M4         Overflow =    41 Max = 2 (GRCs =   1) GRCs =    40 (0.22%)
phase1. M5         Overflow =    98 Max = 1 (GRCs =  98) GRCs =    99 (0.54%)
phase1. M6         Overflow =    15 Max = 1 (GRCs =  15) GRCs =    15 (0.08%)
phase1. M7         Overflow =     6 Max = 1 (GRCs =   6) GRCs =     6 (0.03%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.9 2.49 0.07 0.54 0.00 0.36 0.19 0.00 0.26 0.00 0.38 0.00 0.01 0.79
M2       4.25 7.16 10.0 14.2 13.6 14.1 12.7 10.2 8.02 3.44 1.74 0.27 0.03 0.02
M3       1.48 2.45 0.27 6.99 0.06 4.69 18.7 0.15 29.3 0.00 33.7 0.55 1.37 0.16
M4       9.57 15.3 3.70 19.9 0.00 11.7 16.5 3.10 11.8 0.00 7.90 0.08 0.13 0.01
M5       14.1 0.00 0.12 14.9 0.00 12.0 21.9 0.14 0.00 0.00 36.0 0.00 0.00 0.54
M6       42.4 0.00 0.00 24.6 0.00 11.9 12.8 0.00 0.00 0.00 8.14 0.00 0.00 0.08
M7       46.4 0.00 0.00 0.00 0.00 12.4 0.00 0.00 0.00 0.00 41.0 0.00 0.00 0.03
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.32 0.00 0.00 0.00
M9       98.6 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.40 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    48.8 2.88 1.49 8.51 1.44 7.08 8.70 1.43 5.18 0.36 13.6 0.09 0.16 0.17


phase1. Total Wire Length = 326793.87
phase1. Layer M1 wire length = 2461.60
phase1. Layer M2 wire length = 96639.83
phase1. Layer M3 wire length = 83392.82
phase1. Layer M4 wire length = 58931.00
phase1. Layer M5 wire length = 44809.93
phase1. Layer M6 wire length = 21887.24
phase1. Layer M7 wire length = 18192.57
phase1. Layer M8 wire length = 147.39
phase1. Layer M9 wire length = 331.49
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 110188
phase1. Via VIA12SQ_C count = 51076
phase1. Via VIA23SQ_C count = 42134
phase1. Via VIA34SQ_C count = 8521
phase1. Via VIA45SQ_C count = 5531
phase1. Via VIA56SQ_C count = 1744
phase1. Via VIA67SQ_C count = 1166
phase1. Via VIA78SQ_C count = 8
phase1. Via VIA89_C count = 8
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   62  Alloctr   63  Proc 1314 
phase2. Routing result:
phase2. Both Dirs: Overflow =   525 Max = 3 GRCs =   659 (1.79%)
phase2. H routing: Overflow =   316 Max = 1 (GRCs = 264) GRCs =   348 (1.90%)
phase2. V routing: Overflow =   208 Max = 3 (GRCs =   2) GRCs =   311 (1.69%)
phase2. M1         Overflow =   140 Max = 1 (GRCs = 114) GRCs =   165 (0.90%)
phase2. M2         Overflow =   188 Max = 3 (GRCs =   2) GRCs =   291 (1.58%)
phase2. M3         Overflow =   167 Max = 1 (GRCs = 142) GRCs =   173 (0.94%)
phase2. M4         Overflow =    19 Max = 1 (GRCs =  19) GRCs =    19 (0.10%)
phase2. M5         Overflow =     8 Max = 1 (GRCs =   7) GRCs =     9 (0.05%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.9 2.59 0.08 0.54 0.01 0.35 0.20 0.00 0.25 0.00 0.40 0.00 0.01 0.62
M2       4.11 7.07 9.88 14.0 13.6 14.3 12.7 10.0 8.60 3.68 1.58 0.20 0.01 0.01
M3       1.48 2.34 0.27 6.84 0.05 4.51 18.2 0.15 29.5 0.00 35.7 0.28 0.51 0.00
M4       9.31 14.9 3.54 19.1 0.00 11.8 16.9 3.07 12.5 0.00 8.58 0.07 0.03 0.00
M5       13.8 0.00 0.12 14.3 0.00 11.9 22.0 0.12 0.00 0.00 37.5 0.00 0.00 0.04
M6       41.4 0.00 0.00 24.5 0.00 11.5 13.2 0.00 0.00 0.00 9.23 0.00 0.00 0.01
M7       45.5 0.00 0.00 0.00 0.00 12.6 0.00 0.00 0.00 0.00 41.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.32 0.00 0.00 0.00
M9       98.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.28 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    49.5 2.77 1.43 8.17 1.41 6.92 8.56 1.38 5.23 0.38 14.0 0.06 0.06 0.07


phase2. Total Wire Length = 329533.17
phase2. Layer M1 wire length = 2496.55
phase2. Layer M2 wire length = 97366.69
phase2. Layer M3 wire length = 83345.74
phase2. Layer M4 wire length = 59934.74
phase2. Layer M5 wire length = 44950.44
phase2. Layer M6 wire length = 22547.24
phase2. Layer M7 wire length = 18412.87
phase2. Layer M8 wire length = 147.39
phase2. Layer M9 wire length = 331.49
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 111144
phase2. Via VIA12SQ_C count = 51091
phase2. Via VIA23SQ_C count = 42283
phase2. Via VIA34SQ_C count = 8829
phase2. Via VIA45SQ_C count = 5781
phase2. Via VIA56SQ_C count = 1896
phase2. Via VIA67SQ_C count = 1248
phase2. Via VIA78SQ_C count = 8
phase2. Via VIA89_C count = 8
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   62  Alloctr   63  Proc 1314 
phase3. Routing result:
phase3. Both Dirs: Overflow =   409 Max = 3 GRCs =   542 (1.48%)
phase3. H routing: Overflow =   242 Max = 1 (GRCs = 194) GRCs =   273 (1.49%)
phase3. V routing: Overflow =   167 Max = 3 (GRCs =   2) GRCs =   269 (1.47%)
phase3. M1         Overflow =   137 Max = 1 (GRCs = 111) GRCs =   163 (0.89%)
phase3. M2         Overflow =   163 Max = 3 (GRCs =   2) GRCs =   265 (1.44%)
phase3. M3         Overflow =    99 Max = 1 (GRCs =  78) GRCs =   104 (0.57%)
phase3. M4         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase3. M5         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     5 (0.03%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       94.8 2.61 0.09 0.55 0.02 0.40 0.21 0.00 0.24 0.00 0.39 0.00 0.00 0.61
M2       4.10 6.95 9.80 13.9 13.6 14.3 12.7 10.1 8.85 3.71 1.53 0.14 0.02 0.01
M3       1.48 2.34 0.27 6.82 0.07 4.48 18.2 0.16 29.5 0.00 36.2 0.15 0.28 0.00
M4       9.20 14.8 3.52 19.2 0.00 11.7 17.1 3.09 12.6 0.00 8.62 0.01 0.01 0.00
M5       13.8 0.00 0.12 14.2 0.00 11.9 21.8 0.12 0.00 0.00 37.8 0.00 0.00 0.02
M6       41.1 0.00 0.00 24.2 0.00 11.5 13.2 0.00 0.00 0.00 9.88 0.00 0.00 0.00
M7       45.2 0.00 0.00 0.00 0.00 12.6 0.00 0.00 0.00 0.00 42.1 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.32 0.00 0.00 0.00
M9       98.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.25 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    49.7 2.73 1.41 8.08 1.40 6.88 8.53 1.38 5.23 0.38 14.1 0.03 0.03 0.07


phase3. Total Wire Length = 330434.83
phase3. Layer M1 wire length = 2517.36
phase3. Layer M2 wire length = 97722.49
phase3. Layer M3 wire length = 83284.18
phase3. Layer M4 wire length = 59985.20
phase3. Layer M5 wire length = 45055.22
phase3. Layer M6 wire length = 22890.55
phase3. Layer M7 wire length = 18500.95
phase3. Layer M8 wire length = 147.39
phase3. Layer M9 wire length = 331.49
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 111407
phase3. Via VIA12SQ_C count = 51107
phase3. Via VIA23SQ_C count = 42289
phase3. Via VIA34SQ_C count = 8936
phase3. Via VIA45SQ_C count = 5829
phase3. Via VIA56SQ_C count = 1945
phase3. Via VIA67SQ_C count = 1285
phase3. Via VIA78SQ_C count = 8
phase3. Via VIA89_C count = 8
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used   17  Alloctr   17  Proc   20 
[End of Whole Chip Routing] Total (MB): Used   62  Alloctr   63  Proc 1314 

Congestion utilization per direction:
Average vertical track utilization   = 44.10 %
Peak    vertical track utilization   = 107.14 %
Average horizontal track utilization = 61.27 %
Peak    horizontal track utilization = 125.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   61  Alloctr   62  Proc 1314 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:06 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used   19  Alloctr   19  Proc   24 
[GR: Done] Total (MB): Used   61  Alloctr   62  Proc 1314 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used   12  Alloctr   12  Proc   24 
[End of Global Routing] Total (MB): Used   54  Alloctr   55  Proc 1314 
[ECO: GR] Elapsed real time: 0:00:07 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: GR] Stage (MB): Used   52  Alloctr   52  Proc   28 
[ECO: GR] Total (MB): Used   54  Alloctr   55  Proc 1314 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1314 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 135386 of 164018


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    8  Proc   18 
[Track Assign: Iteration 0] Total (MB): Used   57  Alloctr   59  Proc 1332 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:09 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    9  Proc   18 
[Track Assign: Iteration 1] Total (MB): Used   57  Alloctr   60  Proc 1332 

Number of wires with overlap after iteration 1 = 93893 of 130594


Wire length and via report:
---------------------------
Number of M1 wires: 12017 		  : 0
Number of M2 wires: 65394 		 VIA12SQ_C: 53391
Number of M3 wires: 38646 		 VIA23SQ_C: 55940
Number of M4 wires: 8415 		 VIA34SQ_C: 10832
Number of M5 wires: 3941 		 VIA45SQ_C: 5885
Number of M6 wires: 1443 		 VIA56SQ_C: 1896
Number of M7 wires: 728 		 VIA67SQ_C: 1247
Number of M8 wires: 6 		 VIA78SQ_C: 8
Number of M9 wires: 4 		 VIA89_C: 8
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 130594 		 vias: 129207

Total M1 wire length: 4788.2
Total M2 wire length: 102792.6
Total M3 wire length: 88342.7
Total M4 wire length: 60690.2
Total M5 wire length: 43971.8
Total M6 wire length: 22445.5
Total M7 wire length: 18479.7
Total M8 wire length: 146.7
Total M9 wire length: 328.3
Total MRDL wire length: 0.0
Total wire length: 341985.7

Longest M1 wire length: 76.6
Longest M2 wire length: 97.6
Longest M3 wire length: 89.8
Longest M4 wire length: 158.7
Longest M5 wire length: 156.3
Longest M6 wire length: 147.1
Longest M7 wire length: 138.0
Longest M8 wire length: 82.7
Longest M9 wire length: 114.3
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   18 
[Track Assign: Done] Total (MB): Used   51  Alloctr   52  Proc 1332 
[ECO: CDR] Elapsed real time: 0:00:17 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: CDR] Stage (MB): Used   48  Alloctr   50  Proc   47 
[ECO: CDR] Total (MB): Used   51  Alloctr   52  Proc 1332 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/196 Partitions, Violations =	7
Routed	2/196 Partitions, Violations =	8
Routed	3/196 Partitions, Violations =	18
Routed	4/196 Partitions, Violations =	18
Routed	5/196 Partitions, Violations =	51
Routed	6/196 Partitions, Violations =	68
Routed	7/196 Partitions, Violations =	79
Routed	8/196 Partitions, Violations =	88
Routed	9/196 Partitions, Violations =	77
Routed	10/196 Partitions, Violations =	84
Routed	11/196 Partitions, Violations =	104
Routed	12/196 Partitions, Violations =	107
Routed	13/196 Partitions, Violations =	77
Routed	14/196 Partitions, Violations =	71
Routed	15/196 Partitions, Violations =	84
Routed	16/196 Partitions, Violations =	69
Routed	17/196 Partitions, Violations =	70
Routed	18/196 Partitions, Violations =	75
Routed	19/196 Partitions, Violations =	99
Routed	20/196 Partitions, Violations =	108
Routed	21/196 Partitions, Violations =	136
Routed	22/196 Partitions, Violations =	149
Routed	23/196 Partitions, Violations =	141
Routed	24/196 Partitions, Violations =	140
Routed	25/196 Partitions, Violations =	146
Routed	26/196 Partitions, Violations =	129
Routed	27/196 Partitions, Violations =	170
Routed	28/196 Partitions, Violations =	197
Routed	29/196 Partitions, Violations =	190
Routed	30/196 Partitions, Violations =	208
Routed	31/196 Partitions, Violations =	204
Routed	32/196 Partitions, Violations =	211
Routed	33/196 Partitions, Violations =	211
Routed	34/196 Partitions, Violations =	212
Routed	35/196 Partitions, Violations =	185
Routed	36/196 Partitions, Violations =	213
Routed	37/196 Partitions, Violations =	207
Routed	38/196 Partitions, Violations =	238
Routed	39/196 Partitions, Violations =	234
Routed	40/196 Partitions, Violations =	247
Routed	41/196 Partitions, Violations =	244
Routed	42/196 Partitions, Violations =	249
Routed	43/196 Partitions, Violations =	210
Routed	44/196 Partitions, Violations =	215
Routed	45/196 Partitions, Violations =	250
Routed	46/196 Partitions, Violations =	259
Routed	47/196 Partitions, Violations =	221
Routed	48/196 Partitions, Violations =	248
Routed	49/196 Partitions, Violations =	252
Routed	50/196 Partitions, Violations =	260
Routed	51/196 Partitions, Violations =	260
Routed	52/196 Partitions, Violations =	246
Routed	53/196 Partitions, Violations =	260
Routed	54/196 Partitions, Violations =	219
Routed	55/196 Partitions, Violations =	266
Routed	56/196 Partitions, Violations =	281
Routed	57/196 Partitions, Violations =	298
Routed	58/196 Partitions, Violations =	296
Routed	59/196 Partitions, Violations =	281
Routed	60/196 Partitions, Violations =	303
Routed	61/196 Partitions, Violations =	304
Routed	62/196 Partitions, Violations =	306
Routed	63/196 Partitions, Violations =	320
Routed	64/196 Partitions, Violations =	299
Routed	65/196 Partitions, Violations =	284
Routed	66/196 Partitions, Violations =	315
Routed	67/196 Partitions, Violations =	314
Routed	68/196 Partitions, Violations =	328
Routed	69/196 Partitions, Violations =	336
Routed	70/196 Partitions, Violations =	330
Routed	71/196 Partitions, Violations =	339
Routed	72/196 Partitions, Violations =	316
Routed	73/196 Partitions, Violations =	317
Routed	74/196 Partitions, Violations =	317
Routed	75/196 Partitions, Violations =	317
Routed	76/196 Partitions, Violations =	324
Routed	77/196 Partitions, Violations =	296
Routed	78/196 Partitions, Violations =	328
Routed	79/196 Partitions, Violations =	342
Routed	80/196 Partitions, Violations =	323
Routed	81/196 Partitions, Violations =	308
Routed	82/196 Partitions, Violations =	324
Routed	83/196 Partitions, Violations =	319
Routed	84/196 Partitions, Violations =	327
Routed	85/196 Partitions, Violations =	381
Routed	86/196 Partitions, Violations =	377
Routed	87/196 Partitions, Violations =	365
Routed	88/196 Partitions, Violations =	362
Routed	89/196 Partitions, Violations =	361
Routed	90/196 Partitions, Violations =	313
Routed	91/196 Partitions, Violations =	328
Routed	92/196 Partitions, Violations =	318
Routed	93/196 Partitions, Violations =	316
Routed	94/196 Partitions, Violations =	323
Routed	95/196 Partitions, Violations =	308
Routed	96/196 Partitions, Violations =	348
Routed	97/196 Partitions, Violations =	338
Routed	98/196 Partitions, Violations =	311
Routed	99/196 Partitions, Violations =	317
Routed	100/196 Partitions, Violations =	334
Routed	101/196 Partitions, Violations =	339
Routed	102/196 Partitions, Violations =	353
Routed	103/196 Partitions, Violations =	374
Routed	104/196 Partitions, Violations =	354
Routed	105/196 Partitions, Violations =	353
Routed	106/196 Partitions, Violations =	344
Routed	107/196 Partitions, Violations =	347
Routed	108/196 Partitions, Violations =	343
Routed	109/196 Partitions, Violations =	339
Routed	110/196 Partitions, Violations =	317
Routed	111/196 Partitions, Violations =	302
Routed	112/196 Partitions, Violations =	292
Routed	113/196 Partitions, Violations =	281
Routed	114/196 Partitions, Violations =	318
Routed	115/196 Partitions, Violations =	315
Routed	116/196 Partitions, Violations =	324
Routed	117/196 Partitions, Violations =	300
Routed	118/196 Partitions, Violations =	299
Routed	119/196 Partitions, Violations =	284
Routed	120/196 Partitions, Violations =	285
Routed	121/196 Partitions, Violations =	268
Routed	122/196 Partitions, Violations =	264
Routed	123/196 Partitions, Violations =	287
Routed	124/196 Partitions, Violations =	304
Routed	125/196 Partitions, Violations =	323
Routed	126/196 Partitions, Violations =	330
Routed	127/196 Partitions, Violations =	289
Routed	128/196 Partitions, Violations =	262
Routed	129/196 Partitions, Violations =	301
Routed	130/196 Partitions, Violations =	304
Routed	131/196 Partitions, Violations =	297
Routed	132/196 Partitions, Violations =	299
Routed	133/196 Partitions, Violations =	299
Routed	134/196 Partitions, Violations =	293
Routed	135/196 Partitions, Violations =	313
Routed	136/196 Partitions, Violations =	297
Routed	137/196 Partitions, Violations =	336
Routed	138/196 Partitions, Violations =	345
Routed	139/196 Partitions, Violations =	369
Routed	140/196 Partitions, Violations =	377
Routed	141/196 Partitions, Violations =	356
Routed	142/196 Partitions, Violations =	350
Routed	143/196 Partitions, Violations =	345
Routed	144/196 Partitions, Violations =	341
Routed	145/196 Partitions, Violations =	334
Routed	146/196 Partitions, Violations =	317
Routed	147/196 Partitions, Violations =	294
Routed	148/196 Partitions, Violations =	327
Routed	149/196 Partitions, Violations =	315
Routed	150/196 Partitions, Violations =	299
Routed	151/196 Partitions, Violations =	285
Routed	152/196 Partitions, Violations =	279
Routed	153/196 Partitions, Violations =	276
Routed	154/196 Partitions, Violations =	285
Routed	155/196 Partitions, Violations =	294
Routed	156/196 Partitions, Violations =	300
Routed	157/196 Partitions, Violations =	292
Routed	158/196 Partitions, Violations =	308
Routed	159/196 Partitions, Violations =	298
Routed	160/196 Partitions, Violations =	295
Routed	161/196 Partitions, Violations =	292
Routed	162/196 Partitions, Violations =	282
Routed	163/196 Partitions, Violations =	302
Routed	164/196 Partitions, Violations =	298
Routed	165/196 Partitions, Violations =	329
Routed	166/196 Partitions, Violations =	345
Routed	167/196 Partitions, Violations =	345
Routed	168/196 Partitions, Violations =	334
Routed	169/196 Partitions, Violations =	333
Routed	170/196 Partitions, Violations =	336
Routed	171/196 Partitions, Violations =	340
Routed	172/196 Partitions, Violations =	301
Routed	173/196 Partitions, Violations =	321
Routed	174/196 Partitions, Violations =	300
Routed	175/196 Partitions, Violations =	294
Routed	176/196 Partitions, Violations =	294
Routed	177/196 Partitions, Violations =	269
Routed	178/196 Partitions, Violations =	266
Routed	179/196 Partitions, Violations =	298
Routed	180/196 Partitions, Violations =	277
Routed	181/196 Partitions, Violations =	277
Routed	182/196 Partitions, Violations =	269
Routed	183/196 Partitions, Violations =	304
Routed	184/196 Partitions, Violations =	273
Routed	185/196 Partitions, Violations =	251
Routed	186/196 Partitions, Violations =	245
Routed	187/196 Partitions, Violations =	225
Routed	188/196 Partitions, Violations =	209
Routed	189/196 Partitions, Violations =	201
Routed	190/196 Partitions, Violations =	187
Routed	191/196 Partitions, Violations =	171
Routed	192/196 Partitions, Violations =	176
Routed	193/196 Partitions, Violations =	165
Routed	194/196 Partitions, Violations =	156
Routed	195/196 Partitions, Violations =	150
Routed	196/196 Partitions, Violations =	150

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	150
	Diff net spacing : 12
	Diff net via-cut spacing : 2
	Less than minimum area : 6
	Same net spacing : 14
	Short : 114
	Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:39 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:39
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Iter 0] Total (MB): Used   57  Alloctr   58  Proc 1340 

End DR iteration 0 with 196 parts

Start DR iteration 1: non-uniform partition
Routed	1/62 Partitions, Violations =	145
Routed	2/62 Partitions, Violations =	141
Routed	3/62 Partitions, Violations =	137
Routed	4/62 Partitions, Violations =	135
Routed	5/62 Partitions, Violations =	133
Routed	6/62 Partitions, Violations =	124
Routed	7/62 Partitions, Violations =	122
Routed	8/62 Partitions, Violations =	121
Routed	9/62 Partitions, Violations =	119
Routed	10/62 Partitions, Violations =	119
Routed	11/62 Partitions, Violations =	115
Routed	12/62 Partitions, Violations =	108
Routed	13/62 Partitions, Violations =	103
Routed	14/62 Partitions, Violations =	98
Routed	15/62 Partitions, Violations =	92
Routed	16/62 Partitions, Violations =	88
Routed	17/62 Partitions, Violations =	80
Routed	18/62 Partitions, Violations =	77
Routed	19/62 Partitions, Violations =	74
Routed	20/62 Partitions, Violations =	71
Routed	21/62 Partitions, Violations =	68
Routed	22/62 Partitions, Violations =	65
Routed	23/62 Partitions, Violations =	62
Routed	24/62 Partitions, Violations =	59
Routed	25/62 Partitions, Violations =	57
Routed	26/62 Partitions, Violations =	55
Routed	27/62 Partitions, Violations =	53
Routed	28/62 Partitions, Violations =	51
Routed	29/62 Partitions, Violations =	49
Routed	30/62 Partitions, Violations =	47
Routed	31/62 Partitions, Violations =	45
Routed	32/62 Partitions, Violations =	43
Routed	33/62 Partitions, Violations =	41
Routed	34/62 Partitions, Violations =	39
Routed	35/62 Partitions, Violations =	37
Routed	36/62 Partitions, Violations =	35
Routed	37/62 Partitions, Violations =	33
Routed	38/62 Partitions, Violations =	32
Routed	39/62 Partitions, Violations =	30
Routed	40/62 Partitions, Violations =	28
Routed	41/62 Partitions, Violations =	29
Routed	42/62 Partitions, Violations =	27
Routed	43/62 Partitions, Violations =	25
Routed	44/62 Partitions, Violations =	24
Routed	45/62 Partitions, Violations =	23
Routed	46/62 Partitions, Violations =	22
Routed	47/62 Partitions, Violations =	21
Routed	48/62 Partitions, Violations =	20
Routed	49/62 Partitions, Violations =	19
Routed	50/62 Partitions, Violations =	18
Routed	51/62 Partitions, Violations =	16
Routed	52/62 Partitions, Violations =	15
Routed	53/62 Partitions, Violations =	14
Routed	54/62 Partitions, Violations =	13
Routed	55/62 Partitions, Violations =	12
Routed	56/62 Partitions, Violations =	11
Routed	57/62 Partitions, Violations =	10
Routed	58/62 Partitions, Violations =	9
Routed	59/62 Partitions, Violations =	14
Routed	60/62 Partitions, Violations =	13
Routed	61/62 Partitions, Violations =	12
Routed	62/62 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	Diff net spacing : 1
	Less than minimum area : 1
	Short : 3
	Internal-only types : 6

[Iter 1] Elapsed real time: 0:00:40 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Iter 1] Total (MB): Used   57  Alloctr   58  Proc 1340 

End DR iteration 1 with 62 parts

Start DR iteration 2: non-uniform partition
Routed	1/4 Partitions, Violations =	10
Routed	2/4 Partitions, Violations =	4
Routed	3/4 Partitions, Violations =	1
Routed	4/4 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:41 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:41
[Iter 2] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Iter 2] Total (MB): Used   57  Alloctr   58  Proc 1340 

End DR iteration 2 with 4 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356163 micron
Total Number of Contacts =             130937
Total Number of Wires =                145738
Total Number of PtConns =              15738
Total Number of Routed Wires =       145738
Total Routed Wire Length =           354471 micron
Total Number of Routed Contacts =       130937
	Layer              M1 :       6470 micron
	Layer              M2 :     106648 micron
	Layer              M3 :      92447 micron
	Layer              M4 :      65288 micron
	Layer              M5 :      43787 micron
	Layer              M6 :      22769 micron
	Layer              M7 :      18279 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1222
	Via         VIA56SQ_C :       1920
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5790
	Via         VIA34SQ_C :      12819
	Via    VIA34SQ_C(rot) :        122
	Via         VIA23SQ_C :        734
	Via    VIA23SQ_C(rot) :      53810
	Via         VIA12SQ_C :      48460
	Via    VIA12SQ_C(rot) :       4893
	Via        VIA12BAR_C :        484
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          4
	Via     VIA12BAR(rot) :         50
	Via     VIA12SQ_C_2x1 :        463
	Via       VIA12SQ_2x1 :        124

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (589 / 130937 vias)
 
    Layer VIA1       =  1.08% (587    / 54494   vias)
        Weight 1     =  1.08% (587     vias)
        Un-optimized = 98.92% (53907   vias)
    Layer VIA2       =  0.00% (0      / 54544   vias)
        Un-optimized = 100.00% (54544   vias)
    Layer VIA3       =  0.00% (0      / 12941   vias)
        Un-optimized = 100.00% (12941   vias)
    Layer VIA4       =  0.00% (0      / 5793    vias)
        Un-optimized = 100.00% (5793    vias)
    Layer VIA5       =  0.00% (0      / 1920    vias)
        Un-optimized = 100.00% (1920    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (589 / 130937 vias)
 
    Layer VIA1       =  1.08% (587    / 54494   vias)
    Layer VIA2       =  0.00% (0      / 54544   vias)
    Layer VIA3       =  0.00% (0      / 12941   vias)
    Layer VIA4       =  0.00% (0      / 5793    vias)
    Layer VIA5       =  0.00% (0      / 1920    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (589 / 130937 vias)
 
    Layer VIA1       =  1.08% (587    / 54494   vias)
        Weight 1     =  1.08% (587     vias)
        Un-optimized = 98.92% (53907   vias)
    Layer VIA2       =  0.00% (0      / 54544   vias)
        Un-optimized = 100.00% (54544   vias)
    Layer VIA3       =  0.00% (0      / 12941   vias)
        Un-optimized = 100.00% (12941   vias)
    Layer VIA4       =  0.00% (0      / 5793    vias)
        Un-optimized = 100.00% (5793    vias)
    Layer VIA5       =  0.00% (0      / 1920    vias)
        Un-optimized = 100.00% (1920    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:41 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:41
[Dr init] Stage (MB): Used    4  Alloctr    3  Proc    7 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1340 

Begin timing soft drc check ...

Created 623 soft drcs

Information: Merged away 93 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	530
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1340 
Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/25 Partitions, Violations =	3
Routed	2/25 Partitions, Violations =	3
Routed	3/25 Partitions, Violations =	3
Routed	4/25 Partitions, Violations =	3
Routed	5/25 Partitions, Violations =	3
Routed	6/25 Partitions, Violations =	3
Routed	7/25 Partitions, Violations =	3
Routed	8/25 Partitions, Violations =	3
Routed	9/25 Partitions, Violations =	3
Routed	10/25 Partitions, Violations =	3
Routed	11/25 Partitions, Violations =	3
Routed	12/25 Partitions, Violations =	3
Routed	13/25 Partitions, Violations =	3
Routed	14/25 Partitions, Violations =	3
Routed	15/25 Partitions, Violations =	3
Routed	16/25 Partitions, Violations =	5
Routed	17/25 Partitions, Violations =	5
Routed	18/25 Partitions, Violations =	5
Routed	19/25 Partitions, Violations =	5
Routed	20/25 Partitions, Violations =	6
Routed	21/25 Partitions, Violations =	6
Routed	22/25 Partitions, Violations =	6
Routed	23/25 Partitions, Violations =	6
Routed	24/25 Partitions, Violations =	8
Routed	25/25 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	61
	Less than minimum area : 1
	Same net spacing : 1
	Short : 3
	Internal Soft Spacing types : 56

[Iter 0] Elapsed real time: 0:00:43 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Iter 0] Stage (MB): Used    6  Alloctr    5  Proc    9 
[Iter 0] Total (MB): Used   57  Alloctr   58  Proc 1342 

End DR iteration 0 with 25 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	61
	Less than minimum area : 1
	Same net spacing : 1
	Short : 3
	Internal Soft Spacing types : 56

[Iter 1] Elapsed real time: 0:00:43 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Iter 1] Stage (MB): Used    6  Alloctr    5  Proc    9 
[Iter 1] Total (MB): Used   57  Alloctr   58  Proc 1342 

End DR iteration 1 with 0 parts

Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)
Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:43 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[DR] Stage (MB): Used    1  Alloctr    1  Proc    9 
[DR] Total (MB): Used   52  Alloctr   54  Proc 1342 
[DR: Done] Elapsed real time: 0:00:43 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    9 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 1342 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:43 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Dr init] Stage (MB): Used    4  Alloctr    3  Proc    9 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1342 
Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:43 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    9 
[Iter 0] Total (MB): Used   57  Alloctr   58  Proc 1342 

End DR iteration 0 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:43 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[DR] Stage (MB): Used    1  Alloctr    1  Proc    9 
[DR] Total (MB): Used   52  Alloctr   54  Proc 1342 
[DR: Done] Elapsed real time: 0:00:43 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    9 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 1342 

Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1766
Net 2 = u_cortexm0ds/u_logic/n1767
Net 3 = u_cortexm0ds/u_logic/n1768
Net 4 = u_cortexm0ds/u_logic/n1769
Net 5 = u_cortexm0ds/u_logic/n1770
Net 6 = u_cortexm0ds/u_logic/n1771
Net 7 = u_cortexm0ds/u_logic/n1772
Net 8 = u_cortexm0ds/u_logic/n1773
Net 9 = u_cortexm0ds/u_logic/n1774
Net 10 = u_cortexm0ds/u_logic/n1775
Net 11 = u_cortexm0ds/u_logic/n1776
Net 12 = memctl_v4/U_miu/n948
Net 13 = u_cortexm0ds/u_logic/n1722
Net 14 = u_cortexm0ds/u_logic/n1723
Net 15 = u_cortexm0ds/u_logic/n1724
Net 16 = u_cortexm0ds/u_logic/n1725
Net 17 = u_cortexm0ds/u_logic/n1726
Net 18 = u_cortexm0ds/u_logic/n1727
Net 19 = u_cortexm0ds/u_logic/n1728
Net 20 = u_cortexm0ds/u_logic/n1729
Net 21 = u_cortexm0ds/u_logic/n1730
Net 22 = u_cortexm0ds/u_logic/n1731
Net 23 = u_cortexm0ds/u_logic/n1732
Net 24 = u_cortexm0ds/u_logic/n1733
Net 25 = u_cortexm0ds/u_logic/n1734
Net 26 = u_cortexm0ds/u_logic/n1735
Net 27 = u_cortexm0ds/u_logic/n1736
Net 28 = u_cortexm0ds/u_logic/n1737
Net 29 = u_cortexm0ds/u_logic/n1738
Net 30 = u_cortexm0ds/u_logic/n1739
Net 31 = u_cortexm0ds/u_logic/n1740
Net 32 = u_cortexm0ds/u_logic/n1741
Net 33 = u_cortexm0ds/u_logic/n1742
Net 34 = u_cortexm0ds/u_logic/n1743
Net 35 = u_cortexm0ds/u_logic/n1744
Net 36 = u_cortexm0ds/u_logic/n1745
Net 37 = u_cortexm0ds/u_logic/n1746
Net 38 = u_cortexm0ds/u_logic/n1747
Net 39 = u_cortexm0ds/u_logic/n1748
Net 40 = u_cortexm0ds/u_logic/n1749
Net 41 = u_cortexm0ds/u_logic/n1750
Net 42 = u_cortexm0ds/u_logic/n1751
Net 43 = u_cortexm0ds/u_logic/n1752
Net 44 = u_cortexm0ds/u_logic/n1753
Net 45 = u_cortexm0ds/u_logic/n1754
Net 46 = u_cortexm0ds/u_logic/n1755
Net 47 = u_cortexm0ds/u_logic/n1757
Net 48 = u_cortexm0ds/u_logic/n1758
Net 49 = u_cortexm0ds/u_logic/n1759
Net 50 = u_cortexm0ds/u_logic/n1760
Net 51 = u_cortexm0ds/u_logic/n1762
Net 52 = u_cortexm0ds/u_logic/n1677
Net 53 = u_cortexm0ds/u_logic/n1678
Net 54 = u_cortexm0ds/u_logic/n1679
Net 55 = u_cortexm0ds/u_logic/n1681
Net 56 = u_cortexm0ds/u_logic/n1682
Net 57 = u_cortexm0ds/u_logic/n1683
Net 58 = u_cortexm0ds/u_logic/n1684
Net 59 = u_cortexm0ds/u_logic/n1686
Net 60 = u_cortexm0ds/u_logic/n1687
Net 61 = u_cortexm0ds/u_logic/n1688
Net 62 = u_cortexm0ds/u_logic/n1689
Net 63 = u_cortexm0ds/u_logic/n1690
Net 64 = u_cortexm0ds/u_logic/n1691
Net 65 = u_cortexm0ds/u_logic/n1692
Net 66 = u_cortexm0ds/u_logic/n1693
Net 67 = u_cortexm0ds/u_logic/n1694
Net 68 = u_cortexm0ds/u_logic/n1695
Net 69 = u_cortexm0ds/u_logic/n1696
Net 70 = u_cortexm0ds/u_logic/n1697
Net 71 = u_cortexm0ds/u_logic/n1698
Net 72 = u_cortexm0ds/u_logic/n1699
Net 73 = u_cortexm0ds/u_logic/n1702
Net 74 = u_cortexm0ds/u_logic/n1703
Net 75 = u_cortexm0ds/u_logic/n1704
Net 76 = u_cortexm0ds/u_logic/n1705
Net 77 = u_cortexm0ds/u_logic/n1706
Net 78 = u_cortexm0ds/u_logic/n1707
Net 79 = u_cortexm0ds/u_logic/n1708
Net 80 = u_cortexm0ds/u_logic/n1709
Net 81 = u_cortexm0ds/u_logic/n1710
Net 82 = u_cortexm0ds/u_logic/n1712
Net 83 = u_cortexm0ds/u_logic/n1713
Net 84 = u_cortexm0ds/u_logic/n1714
Net 85 = u_cortexm0ds/u_logic/n1719
Net 86 = u_cortexm0ds/u_logic/n1720
Net 87 = u_cortexm0ds/u_logic/n1721
Net 88 = u_cortexm0ds/u_logic/n1637
Net 89 = u_cortexm0ds/u_logic/n1640
Net 90 = u_cortexm0ds/u_logic/n1641
Net 91 = u_cortexm0ds/u_logic/n1642
Net 92 = u_cortexm0ds/u_logic/n1643
Net 93 = u_cortexm0ds/u_logic/n1644
Net 94 = u_cortexm0ds/u_logic/n1645
Net 95 = u_cortexm0ds/u_logic/n1647
Net 96 = u_cortexm0ds/u_logic/n1648
Net 97 = u_cortexm0ds/u_logic/n1649
Net 98 = u_cortexm0ds/u_logic/n1650
Net 99 = u_cortexm0ds/u_logic/n1651
Net 100 = u_cortexm0ds/u_logic/n1652
.... and 14559 other nets
Total number of changed nets = 14659 (out of 14678)

[DR: Done] Elapsed real time: 0:00:43 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    9 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 1342 
[ECO: DR] Elapsed real time: 0:01:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:01
[ECO: DR] Stage (MB): Used   50  Alloctr   51  Proc   56 
[ECO: DR] Total (MB): Used   52  Alloctr   54  Proc 1342 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356213 micron
Total Number of Contacts =             130995
Total Number of Wires =                146168
Total Number of PtConns =              15762
Total Number of Routed Wires =       146168
Total Routed Wire Length =           354521 micron
Total Number of Routed Contacts =       130995
	Layer              M1 :       6537 micron
	Layer              M2 :     106188 micron
	Layer              M3 :      92463 micron
	Layer              M4 :      65690 micron
	Layer              M5 :      43787 micron
	Layer              M6 :      22797 micron
	Layer              M7 :      18275 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1222
	Via         VIA56SQ_C :       1926
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5791
	Via         VIA34SQ_C :      12954
	Via    VIA34SQ_C(rot) :        123
	Via         VIA23SQ_C :        719
	Via    VIA23SQ_C(rot) :      53724
	Via         VIA12SQ_C :      48492
	Via    VIA12SQ_C(rot) :       4877
	Via        VIA12BAR_C :        484
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          4
	Via     VIA12BAR(rot) :         51
	Via     VIA12SQ_C_2x1 :        462
	Via       VIA12SQ_2x1 :        124

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
        Weight 1     =  1.08% (586     vias)
        Un-optimized = 98.92% (53924   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
        Weight 1     =  1.08% (586     vias)
        Un-optimized = 98.92% (53924   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14678
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356213 micron
Total Number of Contacts =             130995
Total Number of Wires =                146168
Total Number of PtConns =              15762
Total Number of Routed Wires =       146168
Total Routed Wire Length =           354521 micron
Total Number of Routed Contacts =       130995
	Layer              M1 :       6537 micron
	Layer              M2 :     106188 micron
	Layer              M3 :      92463 micron
	Layer              M4 :      65690 micron
	Layer              M5 :      43787 micron
	Layer              M6 :      22797 micron
	Layer              M7 :      18275 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1222
	Via         VIA56SQ_C :       1926
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5791
	Via         VIA34SQ_C :      12954
	Via    VIA34SQ_C(rot) :        123
	Via         VIA23SQ_C :        719
	Via    VIA23SQ_C(rot) :      53724
	Via         VIA12SQ_C :      48492
	Via    VIA12SQ_C(rot) :       4877
	Via        VIA12BAR_C :        484
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          4
	Via     VIA12BAR(rot) :         51
	Via     VIA12SQ_C_2x1 :        462
	Via       VIA12SQ_2x1 :        124

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
        Weight 1     =  1.08% (586     vias)
        Un-optimized = 98.92% (53924   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 130995 vias)
 
    Layer VIA1       =  1.08% (586    / 54510   vias)
        Weight 1     =  1.08% (586     vias)
        Un-optimized = 98.92% (53924   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 14659 nets
[ECO: End] Elapsed real time: 0:01:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   56 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1342 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec  8 22:56:48 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 9 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15632 nets in the design, 15433 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3708 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:57:04 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        3.1135
  Critical Path Slack:        -0.1998
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -65.9498
  No. of Violating Paths:    632.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27422.9003
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3131.3083
  Total Buffer Area:         664.8407
  Total Inverter Area:      2466.4675
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    163629.9531
  Net YLength        :    195675.0625
  -----------------------------------
  Cell Area:               42009.7496
  Design Area:             60656.4227
  Net Length        :     359305.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            251.4014
  -----------------------------------------
  Overall Compile Time:            251.9789
  Overall Compile Wall Clock Time: 252.3445

  --------------------------------------------------------------------

  Design  WNS: 0.1998  TNS: 65.9498  Number of Violating Paths: 632  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1998 TNS: 65.9498  Number of Violating Path: 632
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec  8 22:57:04 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.20  TNS: 65.95  Number of Violating Paths: 632  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41808.0
  Total fixed cell area: 202.8
  Total physical cell area: 42010.8
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   42010.0      0.18      65.8       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:08   42010.5      0.18      65.3       0.0 HTRANS[1]                
    0:00:08   42011.3      0.18      64.8       0.0 u_cortexm0ds/u_logic/Joi3z4_reg/D


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42012.3      0.18      64.6       0.0 u_cortexm0ds/u_logic/Gci2z4_reg/D
    0:00:09   42013.3      0.18      64.6       0.0 u_cortexm0ds/u_logic/Fcj2z4_reg/D
    0:00:09   42013.8      0.18      63.2       0.0 u_cortexm0ds/u_logic/Gci2z4_reg/D
    0:00:09   42014.1      0.18      63.2       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:09   42014.3      0.18      63.2       0.0 u_cortexm0ds/u_logic/F483z4_reg/D
    0:00:09   42014.6      0.18      63.2       0.0 u_cortexm0ds/u_logic/Mvm2z4_reg/D
    0:00:09   42014.8      0.18      63.2       0.0 u_cortexm0ds/u_logic/Nbx2z4_reg/D
    0:00:09   42016.1      0.18      63.0       0.0 u_cortexm0ds/u_logic/Eif3z4_reg/D
    0:00:09   42016.6      0.18      62.9       0.0 u_cortexm0ds/u_logic/Txj2z4_reg/D
    0:00:09   42017.1      0.18      62.8       0.0 u_cortexm0ds/u_logic/Yg13z4_reg/D
    0:00:10   42017.4      0.18      62.8       0.0 u_cortexm0ds/u_logic/Mvm2z4_reg/D
    0:00:10   42017.9      0.18      62.0       0.0 u_cortexm0ds/u_logic/Cgu2z4_reg/D
    0:00:10   42018.4      0.18      62.0       0.0 u_cortexm0ds/u_logic/Ug63z4_reg/D
    0:00:10   42018.9      0.18      61.9       0.0 u_cortexm0ds/u_logic/Hnr2z4_reg/D
    0:00:10   42020.7      0.18      61.7       0.0 u_cortexm0ds/u_logic/Sz23z4_reg/D
    0:00:10   42021.4      0.18      61.5       0.0 u_cortexm0ds/u_logic/Mi23z4_reg/D
    0:00:10   42021.9      0.18      61.4       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:10   42022.2      0.18      61.4       0.0 u_cortexm0ds/u_logic/Yg13z4_reg/D
    0:00:10   42022.5      0.18      61.4       0.0 u_cortexm0ds/u_logic/Imt2z4_reg/D
    0:00:10   42023.2      0.18      61.3       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:10   42025.0      0.18      61.2       0.0 u_cortexm0ds/u_logic/R6v2z4_reg/D
    0:00:11   42026.0      0.18      61.1       0.0 u_cortexm0ds/u_logic/G4r2z4_reg/D
    0:00:11   42026.8      0.18      61.1       0.0 u_cortexm0ds/u_logic/Rr93z4_reg/D
    0:00:11   42028.6      0.18      61.1       0.0 u_cortexm0ds/u_logic/Jex2z4_reg/D
    0:00:11   42029.3      0.18      60.6       0.0 u_cortexm0ds/u_logic/Jl93z4_reg/D
    0:00:11   42030.6      0.18      60.4       0.0 u_cortexm0ds/u_logic/X553z4_reg/D
    0:00:11   42030.8      0.18      60.4       0.0 u_cortexm0ds/u_logic/Sd43z4_reg/D
    0:00:11   42031.6      0.18      59.9       0.0 u_cortexm0ds/u_logic/Ql13z4_reg/D
    0:00:11   42032.1      0.18      59.9       0.0 u_cortexm0ds/u_logic/Ibe3z4_reg/D
    0:00:11   42032.6      0.18      59.7       0.0 u_cortexm0ds/u_logic/Fre3z4_reg/D
    0:00:12   42033.6      0.18      59.7       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:12   42033.9      0.18      59.7       0.0 u_cortexm0ds/u_logic/Y873z4_reg/D
    0:00:12   42035.2      0.18      59.7       0.0 u_cortexm0ds/u_logic/Ecp2z4_reg/D
    0:00:12   42035.7      0.18      59.5       0.0 u_cortexm0ds/u_logic/Qz33z4_reg/D
    0:00:12   42036.7      0.18      59.4       0.0 u_cortexm0ds/u_logic/Y873z4_reg/D
    0:00:12   42037.2      0.18      59.4       0.0 u_cortexm0ds/u_logic/Dcs2z4_reg/D
    0:00:12   42038.7      0.18      58.9       0.0 u_cortexm0ds/u_logic/E143z4_reg/D
    0:00:13   42039.2      0.18      58.6       0.0 u_cortexm0ds/u_logic/Z203z4_reg/D
    0:00:13   42040.0      0.18      58.4       0.0 u_cortexm0ds/u_logic/Vg53z4_reg/D
    0:00:13   42040.5      0.18      58.4       0.0 u_cortexm0ds/u_logic/E153z4_reg/D
    0:00:13   42041.0      0.18      58.3       0.0 u_cortexm0ds/u_logic/Arv2z4_reg/D
    0:00:13   42042.0      0.18      58.1       0.0 u_cortexm0ds/u_logic/Dq53z4_reg/D
    0:00:13   42042.3      0.18      58.0       0.0 u_cortexm0ds/u_logic/X553z4_reg/D
    0:00:13   42043.3      0.18      58.0       0.0 u_cortexm0ds/u_logic/Gmm2z4_reg/D
    0:00:13   42043.6      0.18      57.7       0.0 u_cortexm0ds/u_logic/Ltg3z4_reg/D
    0:00:14   42043.8      0.18      57.7       0.0 u_cortexm0ds/u_logic/Uaj2z4_reg/D
    0:00:14   42044.1      0.18      57.7       0.0 u_cortexm0ds/u_logic/Sz23z4_reg/D
    0:00:14   42045.3      0.18      54.9       0.0 u_cortexm0ds/u_logic/J0l2z4_reg/D
    0:00:14   42045.6      0.18      54.8       0.0 u_cortexm0ds/u_logic/Ug43z4_reg/D
    0:00:14   42046.9      0.18      54.6       0.0 u_cortexm0ds/u_logic/Xti2z4_reg/D
    0:00:14   42047.4      0.18      54.0       0.0 u_cortexm0ds/u_logic/Ql23z4_reg/D
    0:00:15   42048.6      0.18      54.0       0.0 u_cortexm0ds/u_logic/Z7i2z4_reg/D
    0:00:15   42050.2      0.18      53.7       0.0 u_cortexm0ds/u_logic/Rro2z4_reg/D
    0:00:15   42050.4      0.18      53.7       0.0 u_cortexm0ds/u_logic/Xg33z4_reg/D
    0:00:15   42050.7      0.18      53.7       0.0 u_cortexm0ds/u_logic/Ycu2z4_reg/D
    0:00:15   42050.9      0.18      53.7       0.0 u_cortexm0ds/u_logic/F4q2z4_reg/D
    0:00:15   42051.2      0.18      53.6       0.0 u_cortexm0ds/u_logic/Qz33z4_reg/D
    0:00:16   42051.4      0.18      53.6       0.0 u_cortexm0ds/u_logic/Ymo2z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:57:20 2016
****************************************
Std cell utilization: 84.75%  (165467/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.69%  (164669/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165467   sites, (non-fixed:164669 fixed:798)
                      13428    cells, (non-fixed:13407  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:57:20 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13407) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:57:20 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec  8 22:57:24 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec  8 22:57:25 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1342 
Num of eco nets = 14678
Num of open eco nets = 105
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1342 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1342 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   58  Proc 1342 
Net statistics:
Total number of nets     = 14678
Number of nets to route  = 105
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14570
105 nets are partially connected,
 of which 105 are detail routed and 0 are global routed.
14563 nets are fully connected,
 of which 14563 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   62  Alloctr   63  Proc 1342 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1342 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 1342 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   63  Alloctr   64  Proc 1342 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   63  Alloctr   64  Proc 1342 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2141 Max = 8 GRCs =  1969 (5.36%)
Initial. H routing: Overflow =  1809 Max = 4 (GRCs =  1) GRCs =  1720 (9.37%)
Initial. V routing: Overflow =   331 Max = 8 (GRCs =  1) GRCs =   249 (1.36%)
Initial. M1         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
Initial. M2         Overflow =   176 Max = 8 (GRCs =  1) GRCs =    81 (0.44%)
Initial. M3         Overflow =  1683 Max = 4 (GRCs =  1) GRCs =  1573 (8.57%)
Initial. M4         Overflow =   146 Max = 2 (GRCs =  4) GRCs =   157 (0.86%)
Initial. M5         Overflow =   119 Max = 1 (GRCs = 99) GRCs =   141 (0.77%)
Initial. M6         Overflow =     9 Max = 1 (GRCs =  7) GRCs =    11 (0.06%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.23 0.04 0.53 0.01 0.41 0.20 0.01 0.22 0.00 0.28 0.01 0.01 0.02
M2       5.42 9.77 13.4 19.1 17.0 15.0 10.5 5.86 2.33 0.59 0.47 0.17 0.07 0.09
M3       1.45 2.41 0.24 6.85 0.04 4.67 20.3 0.12 30.8 0.00 25.5 1.50 5.10 0.95
M4       8.45 14.2 3.23 19.8 0.00 12.8 19.2 3.29 12.2 0.00 5.85 0.17 0.48 0.02
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.55
M6       42.5 0.00 0.00 24.7 0.00 11.7 12.9 0.00 0.00 0.00 7.94 0.00 0.00 0.04
M7       46.1 0.00 0.00 0.00 0.00 13.0 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.89 9.57 1.88 7.84 9.60 1.04 5.05 0.07 12.6 0.20 0.63 0.19


Initial. Total Wire Length = 1.50
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 1.50
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 21
Initial. Via VIA12SQ_C count = 11
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   63  Alloctr   64  Proc 1342 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2130 Max = 8 GRCs =  1959 (5.33%)
phase1. H routing: Overflow =  1798 Max = 4 (GRCs =  1) GRCs =  1710 (9.31%)
phase1. V routing: Overflow =   331 Max = 8 (GRCs =  1) GRCs =   249 (1.36%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
phase1. M2         Overflow =   176 Max = 8 (GRCs =  1) GRCs =    81 (0.44%)
phase1. M3         Overflow =  1673 Max = 4 (GRCs =  1) GRCs =  1564 (8.52%)
phase1. M4         Overflow =   146 Max = 2 (GRCs =  4) GRCs =   157 (0.86%)
phase1. M5         Overflow =   118 Max = 1 (GRCs = 98) GRCs =   140 (0.76%)
phase1. M6         Overflow =     9 Max = 1 (GRCs =  7) GRCs =    11 (0.06%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.23 0.04 0.53 0.01 0.41 0.20 0.01 0.22 0.00 0.28 0.01 0.01 0.02
M2       5.44 9.78 13.4 19.1 16.9 15.0 10.5 5.85 2.31 0.59 0.47 0.17 0.07 0.09
M3       1.46 2.40 0.24 6.90 0.04 4.69 20.3 0.12 30.8 0.00 25.5 1.49 5.05 0.95
M4       8.45 14.2 3.23 19.8 0.00 12.8 19.2 3.28 12.2 0.00 5.85 0.17 0.48 0.02
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.54
M6       42.5 0.00 0.00 24.7 0.00 11.7 12.9 0.00 0.00 0.00 7.94 0.00 0.00 0.04
M7       46.1 0.00 0.00 0.00 0.00 13.0 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.57 1.88 7.84 9.60 1.04 5.04 0.07 12.6 0.20 0.62 0.18


phase1. Total Wire Length = 1.50
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1.50
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 21
phase1. Via VIA12SQ_C count = 11
phase1. Via VIA23SQ_C count = 10
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   63  Alloctr   64  Proc 1342 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2129 Max = 8 GRCs =  1958 (5.33%)
phase2. H routing: Overflow =  1797 Max = 4 (GRCs =  1) GRCs =  1709 (9.31%)
phase2. V routing: Overflow =   331 Max = 8 (GRCs =  1) GRCs =   249 (1.36%)
phase2. M1         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.03%)
phase2. M2         Overflow =   176 Max = 8 (GRCs =  1) GRCs =    81 (0.44%)
phase2. M3         Overflow =  1673 Max = 4 (GRCs =  1) GRCs =  1563 (8.51%)
phase2. M4         Overflow =   146 Max = 2 (GRCs =  4) GRCs =   157 (0.86%)
phase2. M5         Overflow =   118 Max = 1 (GRCs = 98) GRCs =   140 (0.76%)
phase2. M6         Overflow =     9 Max = 1 (GRCs =  7) GRCs =    11 (0.06%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.23 0.04 0.53 0.01 0.41 0.20 0.01 0.22 0.00 0.28 0.01 0.01 0.02
M2       5.44 9.79 13.5 19.1 16.9 15.0 10.5 5.85 2.31 0.59 0.47 0.17 0.07 0.09
M3       1.46 2.40 0.24 6.90 0.04 4.69 20.3 0.12 30.8 0.00 25.5 1.49 5.05 0.95
M4       8.45 14.2 3.23 19.8 0.00 12.8 19.2 3.28 12.2 0.00 5.85 0.17 0.48 0.02
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.54
M6       42.5 0.00 0.00 24.7 0.00 11.7 12.9 0.00 0.00 0.00 7.94 0.00 0.00 0.04
M7       46.1 0.00 0.00 0.00 0.00 13.0 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.57 1.88 7.84 9.60 1.04 5.04 0.07 12.6 0.20 0.62 0.18


phase2. Total Wire Length = 1.50
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1.50
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 21
phase2. Via VIA12SQ_C count = 11
phase2. Via VIA23SQ_C count = 10
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   63  Alloctr   64  Proc 1342 

Congestion utilization per direction:
Average vertical track utilization   = 39.31 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.38 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1342 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1342 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1342 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1342 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1342 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 200 of 348


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    3 
[Track Assign: Iteration 0] Total (MB): Used   54  Alloctr   55  Proc 1346 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    3 
[Track Assign: Iteration 1] Total (MB): Used   54  Alloctr   55  Proc 1346 

Number of wires with overlap after iteration 1 = 135 of 238


Wire length and via report:
---------------------------
Number of M1 wires: 154 		  : 0
Number of M2 wires: 46 		 VIA12SQ_C: 81
Number of M3 wires: 38 		 VIA23SQ_C: 68
Number of M4 wires: 0 		 VIA34SQ_C: 0
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 238 		 vias: 149

Total M1 wire length: 24.9
Total M2 wire length: 15.7
Total M3 wire length: 16.1
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 56.8

Longest M1 wire length: 0.8
Longest M2 wire length: 1.2
Longest M3 wire length: 0.9
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    3 
[Track Assign: Done] Total (MB): Used   51  Alloctr   53  Proc 1346 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    3 
[ECO: CDR] Total (MB): Used   51  Alloctr   53  Proc 1346 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	179
Checked	6/16 Partitions, Violations =	424
Checked	7/16 Partitions, Violations =	424
Checked	8/16 Partitions, Violations =	424
Checked	9/16 Partitions, Violations =	499
Checked	10/16 Partitions, Violations =	689
Checked	11/16 Partitions, Violations =	695
Checked	12/16 Partitions, Violations =	695
Checked	13/16 Partitions, Violations =	736
Checked	14/16 Partitions, Violations =	782
Checked	15/16 Partitions, Violations =	782
Checked	16/16 Partitions, Violations =	782

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	782

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1389 

Total Wire Length =                    356259 micron
Total Number of Contacts =             131049
Total Number of Wires =                146319
Total Number of PtConns =              15782
Total Number of Routed Wires =       146319
Total Routed Wire Length =           354563 micron
Total Number of Routed Contacts =       131049
	Layer              M1 :       6555 micron
	Layer              M2 :     106203 micron
	Layer              M3 :      92476 micron
	Layer              M4 :      65690 micron
	Layer              M5 :      43787 micron
	Layer              M6 :      22797 micron
	Layer              M7 :      18275 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1222
	Via         VIA56SQ_C :       1926
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5791
	Via         VIA34SQ_C :      12954
	Via    VIA34SQ_C(rot) :        123
	Via         VIA23SQ_C :        719
	Via    VIA23SQ_C(rot) :      53759
	Via         VIA12SQ_C :      48516
	Via    VIA12SQ_C(rot) :       4873
	Via        VIA12BAR_C :        483
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          4
	Via     VIA12BAR(rot) :         51
	Via     VIA12SQ_C_2x1 :        462
	Via       VIA12SQ_2x1 :        124

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 131049 vias)
 
    Layer VIA1       =  1.07% (586    / 54529   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53943   vias)
    Layer VIA2       =  0.00% (0      / 54478   vias)
        Un-optimized = 100.00% (54478   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 131049 vias)
 
    Layer VIA1       =  1.07% (586    / 54529   vias)
    Layer VIA2       =  0.00% (0      / 54478   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 131049 vias)
 
    Layer VIA1       =  1.07% (586    / 54529   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53943   vias)
    Layer VIA2       =  0.00% (0      / 54478   vias)
        Un-optimized = 100.00% (54478   vias)
    Layer VIA3       =  0.00% (0      / 13077   vias)
        Un-optimized = 100.00% (13077   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/45 Partitions, Violations =	724
Routed	2/45 Partitions, Violations =	633
Routed	3/45 Partitions, Violations =	606
Routed	4/45 Partitions, Violations =	582
Routed	5/45 Partitions, Violations =	560
Routed	6/45 Partitions, Violations =	537
Routed	7/45 Partitions, Violations =	514
Routed	8/45 Partitions, Violations =	489
Routed	9/45 Partitions, Violations =	437
Routed	10/45 Partitions, Violations =	422
Routed	11/45 Partitions, Violations =	374
Routed	12/45 Partitions, Violations =	356
Routed	13/45 Partitions, Violations =	306
Routed	14/45 Partitions, Violations =	290
Routed	15/45 Partitions, Violations =	271
Routed	16/45 Partitions, Violations =	252
Routed	17/45 Partitions, Violations =	226
Routed	18/45 Partitions, Violations =	206
Routed	19/45 Partitions, Violations =	196
Routed	20/45 Partitions, Violations =	172
Routed	21/45 Partitions, Violations =	151
Routed	22/45 Partitions, Violations =	141
Routed	23/45 Partitions, Violations =	129
Routed	24/45 Partitions, Violations =	117
Routed	25/45 Partitions, Violations =	108
Routed	26/45 Partitions, Violations =	103
Routed	27/45 Partitions, Violations =	96
Routed	28/45 Partitions, Violations =	89
Routed	29/45 Partitions, Violations =	82
Routed	30/45 Partitions, Violations =	68
Routed	31/45 Partitions, Violations =	59
Routed	32/45 Partitions, Violations =	54
Routed	33/45 Partitions, Violations =	49
Routed	34/45 Partitions, Violations =	45
Routed	35/45 Partitions, Violations =	40
Routed	36/45 Partitions, Violations =	36
Routed	37/45 Partitions, Violations =	33
Routed	38/45 Partitions, Violations =	30
Routed	39/45 Partitions, Violations =	27
Routed	40/45 Partitions, Violations =	19
Routed	41/45 Partitions, Violations =	7
Routed	42/45 Partitions, Violations =	3
Routed	43/45 Partitions, Violations =	2
Routed	44/45 Partitions, Violations =	1
Routed	45/45 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc   43 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1389 

End DR iteration 0 with 45 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356243 micron
Total Number of Contacts =             131024
Total Number of Wires =                146301
Total Number of PtConns =              15765
Total Number of Routed Wires =       146301
Total Routed Wire Length =           354552 micron
Total Number of Routed Contacts =       131024
	Layer              M1 :       6539 micron
	Layer              M2 :     106211 micron
	Layer              M3 :      92468 micron
	Layer              M4 :      65700 micron
	Layer              M5 :      43781 micron
	Layer              M6 :      22794 micron
	Layer              M7 :      18275 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1222
	Via         VIA56SQ_C :       1926
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5791
	Via         VIA34SQ_C :      12956
	Via    VIA34SQ_C(rot) :        123
	Via         VIA23SQ_C :        718
	Via    VIA23SQ_C(rot) :      53745
	Via         VIA12SQ_C :      48486
	Via    VIA12SQ_C(rot) :       4893
	Via        VIA12BAR_C :        482
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          3
	Via     VIA12BAR(rot) :         51
	Via     VIA12SQ_C_2x1 :        463
	Via       VIA12SQ_2x1 :        123

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 131024 vias)
 
    Layer VIA1       =  1.07% (586    / 54517   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53931   vias)
    Layer VIA2       =  0.00% (0      / 54463   vias)
        Un-optimized = 100.00% (54463   vias)
    Layer VIA3       =  0.00% (0      / 13079   vias)
        Un-optimized = 100.00% (13079   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 131024 vias)
 
    Layer VIA1       =  1.07% (586    / 54517   vias)
    Layer VIA2       =  0.00% (0      / 54463   vias)
    Layer VIA3       =  0.00% (0      / 13079   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 131024 vias)
 
    Layer VIA1       =  1.07% (586    / 54517   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53931   vias)
    Layer VIA2       =  0.00% (0      / 54463   vias)
        Un-optimized = 100.00% (54463   vias)
    Layer VIA3       =  0.00% (0      / 13079   vias)
        Un-optimized = 100.00% (13079   vias)
    Layer VIA4       =  0.00% (0      / 5794    vias)
        Un-optimized = 100.00% (5794    vias)
    Layer VIA5       =  0.00% (0      / 1926    vias)
        Un-optimized = 100.00% (1926    vias)
    Layer VIA6       =  0.00% (0      / 1229    vias)
        Un-optimized = 100.00% (1229    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc   43 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1389 

Begin timing soft drc check ...

Created 644 soft drcs

Information: Merged away 83 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	561
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1389 
Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/32 Partitions, Violations =	0
Routed	2/32 Partitions, Violations =	0
Routed	3/32 Partitions, Violations =	0
Routed	4/32 Partitions, Violations =	0
Routed	5/32 Partitions, Violations =	0
Routed	6/32 Partitions, Violations =	0
Routed	7/32 Partitions, Violations =	0
Routed	8/32 Partitions, Violations =	0
Routed	9/32 Partitions, Violations =	0
Routed	10/32 Partitions, Violations =	0
Routed	11/32 Partitions, Violations =	0
Routed	12/32 Partitions, Violations =	0
Routed	13/32 Partitions, Violations =	1
Routed	14/32 Partitions, Violations =	1
Routed	15/32 Partitions, Violations =	1
Routed	16/32 Partitions, Violations =	1
Routed	17/32 Partitions, Violations =	1
Routed	18/32 Partitions, Violations =	1
Routed	19/32 Partitions, Violations =	1
Routed	20/32 Partitions, Violations =	3
Routed	21/32 Partitions, Violations =	3
Routed	22/32 Partitions, Violations =	3
Routed	23/32 Partitions, Violations =	3
Routed	24/32 Partitions, Violations =	1
Routed	25/32 Partitions, Violations =	4
Routed	26/32 Partitions, Violations =	8
Routed	27/32 Partitions, Violations =	7
Routed	28/32 Partitions, Violations =	7
Routed	29/32 Partitions, Violations =	7
Routed	30/32 Partitions, Violations =	3
Routed	31/32 Partitions, Violations =	3
Routed	32/32 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	149
	Short : 5
	Internal Soft Spacing types : 144

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc   43 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1389 

End DR iteration 0 with 32 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	149
	Short : 5
	Internal Soft Spacing types : 144

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc   43 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1389 

End DR iteration 1 with 0 parts

Information: Merged away 3 aligned/redundant DRCs. (ZRT-305)
Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1389 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1389 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    2  Alloctr    3  Proc   43 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1389 
Total number of nets = 14678, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc   43 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1389 

End DR iteration 0 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1389 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1389 

Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1723
Net 2 = u_cortexm0ds/u_logic/n1727
Net 3 = u_cortexm0ds/u_logic/n1728
Net 4 = u_cortexm0ds/u_logic/n1743
Net 5 = u_cortexm0ds/u_logic/n1745
Net 6 = u_cortexm0ds/u_logic/n1749
Net 7 = u_cortexm0ds/u_logic/n1750
Net 8 = u_cortexm0ds/u_logic/n1760
Net 9 = u_cortexm0ds/u_logic/n1678
Net 10 = u_cortexm0ds/u_logic/n1679
Net 11 = u_cortexm0ds/u_logic/n1686
Net 12 = u_cortexm0ds/u_logic/n1687
Net 13 = u_cortexm0ds/u_logic/n1689
Net 14 = u_cortexm0ds/u_logic/n1694
Net 15 = u_cortexm0ds/u_logic/n1696
Net 16 = u_cortexm0ds/u_logic/n1708
Net 17 = u_cortexm0ds/u_logic/n1710
Net 18 = u_cortexm0ds/u_logic/n1721
Net 19 = u_cortexm0ds/u_logic/n1643
Net 20 = u_cortexm0ds/u_logic/n1644
Net 21 = u_cortexm0ds/u_logic/n1647
Net 22 = u_cortexm0ds/u_logic/n1657
Net 23 = u_cortexm0ds/u_logic/n1666
Net 24 = u_cortexm0ds/u_logic/n1672
Net 25 = u_cortexm0ds/u_logic/n1676
Net 26 = u_cortexm0ds/u_logic/n1604
Net 27 = u_cortexm0ds/u_logic/n1607
Net 28 = u_cortexm0ds/u_logic/n1608
Net 29 = u_cortexm0ds/u_logic/n1626
Net 30 = u_cortexm0ds/u_logic/n1564
Net 31 = u_cortexm0ds/u_logic/n1568
Net 32 = u_cortexm0ds/u_logic/n1570
Net 33 = u_cortexm0ds/u_logic/n1571
Net 34 = u_cortexm0ds/u_logic/n1572
Net 35 = u_cortexm0ds/u_logic/n1578
Net 36 = u_cortexm0ds/u_logic/n1580
Net 37 = u_cortexm0ds/u_logic/n1583
Net 38 = u_cortexm0ds/u_logic/n1584
Net 39 = u_cortexm0ds/u_logic/n1514
Net 40 = u_cortexm0ds/u_logic/n1515
Net 41 = u_cortexm0ds/u_logic/n1516
Net 42 = u_cortexm0ds/u_logic/n1521
Net 43 = u_cortexm0ds/u_logic/n1526
Net 44 = u_cortexm0ds/u_logic/n1531
Net 45 = u_cortexm0ds/u_logic/n1533
Net 46 = u_cortexm0ds/u_logic/n1535
Net 47 = u_cortexm0ds/u_logic/n1536
Net 48 = u_cortexm0ds/u_logic/n1543
Net 49 = u_cortexm0ds/u_logic/n1544
Net 50 = u_cortexm0ds/u_logic/n1475
Net 51 = u_cortexm0ds/u_logic/n1476
Net 52 = u_cortexm0ds/u_logic/n1483
Net 53 = u_cortexm0ds/u_logic/n1485
Net 54 = u_cortexm0ds/u_logic/n1487
Net 55 = u_cortexm0ds/u_logic/n1490
Net 56 = u_cortexm0ds/u_logic/n1493
Net 57 = u_cortexm0ds/u_logic/n1496
Net 58 = u_cortexm0ds/u_logic/n1498
Net 59 = u_cortexm0ds/u_logic/n1499
Net 60 = u_cortexm0ds/u_logic/n1500
Net 61 = u_cortexm0ds/u_logic/n1507
Net 62 = u_cortexm0ds/u_logic/n1434
Net 63 = u_cortexm0ds/u_logic/n1437
Net 64 = u_cortexm0ds/u_logic/n1462
Net 65 = u_cortexm0ds/u_logic/n1465
Net 66 = u_cortexm0ds/u_logic/n1466
Net 67 = u_cortexm0ds/u_logic/n1469
Net 68 = u_cortexm0ds/u_logic/n1415
Net 69 = u_cortexm0ds/u_logic/n1306
Net 70 = u_cortexm0ds/u_logic/n1310
Net 71 = u_cortexm0ds/u_logic/n1314
Net 72 = u_cortexm0ds/u_logic/n1317
Net 73 = u_cortexm0ds/u_logic/n1330
Net 74 = u_cortexm0ds/u_logic/n1339
Net 75 = u_cortexm0ds/u_logic/n1357
Net 76 = u_cortexm0ds/u_logic/n1372
Net 77 = u_cortexm0ds/u_logic/n1181
Net 78 = u_cortexm0ds/u_logic/n1201
Net 79 = u_cortexm0ds/u_logic/n1216
Net 80 = u_cortexm0ds/u_logic/n1221
Net 81 = u_cortexm0ds/u_logic/n1226
Net 82 = u_cortexm0ds/u_logic/n1234
Net 83 = u_cortexm0ds/u_logic/n1243
Net 84 = u_cortexm0ds/u_logic/n1245
Net 85 = u_cortexm0ds/u_logic/n1246
Net 86 = u_cortexm0ds/u_logic/n1100
Net 87 = u_cortexm0ds/u_logic/n1134
Net 88 = u_cortexm0ds/u_logic/n1152
Net 89 = u_cortexm0ds/u_logic/n1156
Net 90 = u_cortexm0ds/u_logic/n1161
Net 91 = u_cortexm0ds/u_logic/n1162
Net 92 = u_cortexm0ds/u_logic/n1035
Net 93 = u_cortexm0ds/u_logic/n1045
Net 94 = u_cortexm0ds/u_logic/n1046
Net 95 = u_cortexm0ds/u_logic/n1055
Net 96 = u_cortexm0ds/u_logic/n1063
Net 97 = u_cortexm0ds/u_logic/n1083
Net 98 = u_cortexm0ds/u_logic/n1087
Net 99 = u_cortexm0ds/u_logic/n1090
Net 100 = u_cortexm0ds/u_logic/n979
.... and 541 other nets
Total number of changed nets = 641 (out of 14678)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   43 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1389 
[ECO: DR] Elapsed real time: 0:00:16 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc   46 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1389 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356275 micron
Total Number of Contacts =             131129
Total Number of Wires =                146662
Total Number of PtConns =              15792
Total Number of Routed Wires =       146662
Total Routed Wire Length =           354581 micron
Total Number of Routed Contacts =       131129
	Layer              M1 :       6595 micron
	Layer              M2 :     105774 micron
	Layer              M3 :      92467 micron
	Layer              M4 :      66078 micron
	Layer              M5 :      43789 micron
	Layer              M6 :      22823 micron
	Layer              M7 :      18276 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1224
	Via         VIA56SQ_C :       1938
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5810
	Via         VIA34SQ_C :      13057
	Via    VIA34SQ_C(rot) :        121
	Via         VIA23SQ_C :        715
	Via    VIA23SQ_C(rot) :      53700
	Via         VIA12SQ_C :      48527
	Via    VIA12SQ_C(rot) :       4875
	Via        VIA12BAR_C :        481
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          3
	Via     VIA12BAR(rot) :         50
	Via     VIA12SQ_C_2x1 :        463
	Via       VIA12SQ_2x1 :        123

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53952   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
        Un-optimized = 100.00% (54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
        Un-optimized = 100.00% (13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
        Un-optimized = 100.00% (5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
        Un-optimized = 100.00% (1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53952   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
        Un-optimized = 100.00% (54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
        Un-optimized = 100.00% (13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
        Un-optimized = 100.00% (5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
        Un-optimized = 100.00% (1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14678
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356275 micron
Total Number of Contacts =             131129
Total Number of Wires =                146662
Total Number of PtConns =              15792
Total Number of Routed Wires =       146662
Total Routed Wire Length =           354581 micron
Total Number of Routed Contacts =       131129
	Layer              M1 :       6595 micron
	Layer              M2 :     105774 micron
	Layer              M3 :      92467 micron
	Layer              M4 :      66078 micron
	Layer              M5 :      43789 micron
	Layer              M6 :      22823 micron
	Layer              M7 :      18276 micron
	Layer              M8 :        147 micron
	Layer              M9 :        328 micron
	Layer            MRDL :          0 micron
	Via      VIA89_C(rot) :          8
	Via         VIA78SQ_C :          6
	Via     VIA78SQ_C_2x1 :          2
	Via         VIA67SQ_C :          7
	Via    VIA67SQ_C(rot) :       1224
	Via         VIA56SQ_C :       1938
	Via         VIA45SQ_C :          3
	Via    VIA45SQ_C(rot) :       5810
	Via         VIA34SQ_C :      13057
	Via    VIA34SQ_C(rot) :        121
	Via         VIA23SQ_C :        715
	Via    VIA23SQ_C(rot) :      53700
	Via         VIA12SQ_C :      48527
	Via    VIA12SQ_C(rot) :       4875
	Via        VIA12BAR_C :        481
	Via   VIA12BAR_C(rot) :         16
	Via          VIA12BAR :          3
	Via     VIA12BAR(rot) :         50
	Via     VIA12SQ_C_2x1 :        463
	Via       VIA12SQ_2x1 :        123

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53952   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
        Un-optimized = 100.00% (54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
        Un-optimized = 100.00% (13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
        Un-optimized = 100.00% (5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
        Un-optimized = 100.00% (1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (588 / 131129 vias)
 
    Layer VIA1       =  1.07% (586    / 54538   vias)
        Weight 1     =  1.07% (586     vias)
        Un-optimized = 98.93% (53952   vias)
    Layer VIA2       =  0.00% (0      / 54415   vias)
        Un-optimized = 100.00% (54415   vias)
    Layer VIA3       =  0.00% (0      / 13178   vias)
        Un-optimized = 100.00% (13178   vias)
    Layer VIA4       =  0.00% (0      / 5813    vias)
        Un-optimized = 100.00% (5813    vias)
    Layer VIA5       =  0.00% (0      / 1938    vias)
        Un-optimized = 100.00% (1938    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 641 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   46 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1389 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec  8 22:57:42 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15632 nets in the design, 15433 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3692 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:57:58 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4325
  Critical Path Slack:        -0.1701
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -50.3818
  No. of Violating Paths:    627.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27464.5799
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3138.6784
  Total Buffer Area:         666.1114
  Total Inverter Area:      2472.5670
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    163707.9688
  Net YLength        :    195658.7656
  -----------------------------------
  Cell Area:               42051.4292
  Design Area:             60698.1023
  Net Length        :     359366.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            264.1989
  -----------------------------------------
  Overall Compile Time:            264.9117
  Overall Compile Wall Clock Time: 265.2906

  --------------------------------------------------------------------

  Design  WNS: 0.1701  TNS: 50.3818  Number of Violating Paths: 627  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1701 TNS: 50.3818  Number of Violating Path: 627
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:58:00 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4325
  Critical Path Slack:        -0.1701
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -50.3818
  No. of Violating Paths:    627.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27464.5799
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3138.6784
  Total Buffer Area:         666.1114
  Total Inverter Area:      2472.5670
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    163707.9688
  Net YLength        :    195658.7656
  -----------------------------------
  Cell Area:               42051.4292
  Design Area:             60698.1023
  Net Length        :     359366.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            264.1989
  -----------------------------------------
  Overall Compile Time:            264.9117
  Overall Compile Wall Clock Time: 265.2906

  --------------------------------------------------------------------

  Design  WNS: 0.1701  TNS: 50.3818  Number of Violating Paths: 627  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1701 TNS: 50.3818  Number of Violating Path: 627
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 22:58:00 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 22:58:00 2016
Too few nets violating (5) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 22:58:02 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:58:02 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4325
  Critical Path Slack:        -0.1701
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -50.3818
  No. of Violating Paths:    627.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13428
  Buf/Inv Cell Count:            1849
  Buf Cell Count:                 207
  Inv Cell Count:                1642
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11379
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27464.5799
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3138.6784
  Total Buffer Area:         666.1114
  Total Inverter Area:      2472.5670
  Macro/Black Box Area:        0.0000
  Net Area:                18646.6731
  Net XLength        :    163707.9688
  Net YLength        :    195658.7656
  -----------------------------------
  Cell Area:               42051.4292
  Design Area:             60698.1023
  Net Length        :     359366.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            264.1989
  -----------------------------------------
  Overall Compile Time:            264.9117
  Overall Compile Wall Clock Time: 265.2906

  --------------------------------------------------------------------

  Design  WNS: 0.1701  TNS: 50.3818  Number of Violating Paths: 627  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1701 TNS: 50.3818  Number of Violating Path: 627
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 22:58:02 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.17  TNS: 50.38  Number of Violating Paths: 627  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41849.6
  Total fixed cell area: 202.8
  Total physical cell area: 42052.4
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   42052.4      0.17      50.4       0.0                          
    0:00:07   42052.4      0.17      50.4       0.0                          
    0:00:07   42053.5      0.17      50.4       0.0                          
    0:00:07   42053.5      0.17      50.4       0.0                          
    0:00:07   42053.5      0.17      50.4       0.0                          
    0:00:07   42053.7      0.17      50.3       0.0                          
    0:00:07   42054.0      0.17      50.3       0.0                          
    0:00:07   42054.7      0.17      48.3       0.0                          
    0:00:07   42054.7      0.17      48.3       0.0                          
    0:00:07   42055.2      0.17      48.3       0.0                          
    0:00:08   42056.5      0.17      48.3       0.0                          
    0:00:08   42055.7      0.17      48.3       0.0                          
    0:00:08   42054.7      0.17      48.3       0.0                          
    0:00:08   42055.0      0.17      48.3       0.0                          
    0:00:08   42057.0      0.17      47.5       0.0                          
    0:00:08   42057.0      0.17      47.5       0.0                          
    0:00:08   42057.0      0.17      47.5       0.0                          
    0:00:08   42057.0      0.17      47.5       0.0                          
    0:00:08   42058.5      0.17      47.4       0.0                          
    0:00:08   42059.1      0.17      47.4       0.0                          
    0:00:08   42059.1      0.17      47.4       0.0                          
    0:00:08   42059.3      0.17      47.4       0.0                          
    0:00:08   42059.1      0.17      47.4       0.0                          
    0:00:08   42059.3      0.17      47.4       0.0                          
    0:00:08   42059.6      0.17      47.4       0.0                          
    0:00:08   42058.5      0.17      47.4       0.0                          
    0:00:08   42058.8      0.17      47.3       0.0                          
    0:00:08   42058.8      0.17      47.3       0.0                          
    0:00:08   42059.1      0.17      48.2       0.0                          
    0:00:08   42059.3      0.17      48.2       0.0                          
    0:00:08   42058.5      0.17      48.2       0.0                          
    0:00:08   42058.8      0.17      48.2       0.0                          
    0:00:09   42058.0      0.17      48.2       0.0                          
    0:00:09   42058.0      0.17      48.2       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42058.5      0.17      47.5       0.0 HTRANS[1]                
    0:00:09   42059.1      0.17      46.5       0.0 HTRANS[1]                
    0:00:09   42059.1      0.17      46.5       0.0 HTRANS[1]                
    0:00:09   42059.1      0.16      45.1       0.0 HTRANS[1]                
    0:00:09   42059.1      0.16      45.1       0.0 HTRANS[1]                
    0:00:09   42059.1      0.16      45.2       0.0 HTRANS[1]                
    0:00:09   42059.1      0.15      41.1       0.0 HTRANS[1]                
    0:00:09   42059.1      0.15      41.1       0.0 HTRANS[1]                
    0:00:09   42059.1      0.15      40.9       0.0 HTRANS[1]                
    0:00:09   42048.6      0.15      40.7       0.0 HTRANS[1]                
    0:00:09   42049.4      0.15      40.4       0.0 HTRANS[1]                
    0:00:09   42049.4      0.15      40.4       0.0 HTRANS[1]                
    0:00:10   42049.7      0.15      40.3       0.0 HTRANS[1]                
    0:00:10   42049.7      0.15      40.3       0.0 HTRANS[1]                
    0:00:10   42049.7      0.15      40.1       0.0 HTRANS[1]                
    0:00:10   42050.7      0.15      39.2       0.0 HTRANS[1]                
    0:00:10   42050.7      0.15      38.7       0.0 HTRANS[1]                
    0:00:10   42050.7      0.15      38.7       0.0 HTRANS[1]                
    0:00:10   42052.2      0.15      38.6       0.0 HTRANS[1]                
    0:00:10   42052.2      0.15      37.7       0.0 HTRANS[1]                
    0:00:10   42051.9      0.14      37.1       0.0 HTRANS[1]                
    0:00:10   42051.9      0.14      36.4       0.0 HTRANS[1]                
    0:00:10   42051.9      0.14      36.4       0.0 HTRANS[1]                
    0:00:10   42048.4      0.14      36.4       0.0 HTRANS[1]                


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   42045.8      0.14      36.4       0.0                          
    0:00:11   42044.1      0.14      36.4       0.0                          
    0:00:13   42041.5      0.14      36.4       0.0                          
    0:00:13   42041.5      0.14      36.4       0.0                          
    0:00:13   42038.7      0.14      36.4       0.0                          
    0:00:13   42038.7      0.14      36.4       0.0                          
    0:00:13   42038.5      0.14      36.4       0.0                          
    0:00:13   42037.7      0.14      36.4       0.0                          
    0:00:13   42036.7      0.14      36.4       0.0                          
    0:00:13   42035.9      0.14      36.4       0.0                          
    0:00:13   42035.4      0.14      36.4       0.0                          
    0:00:13   42034.7      0.14      36.4       0.0                          
    0:00:13   42034.4      0.14      36.4       0.0                          
    0:00:13   42033.6      0.14      36.4       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------
    0:00:14   42036.2      0.14      35.6       0.0 u_cortexm0ds/u_logic/Rr83z4_reg/D
    0:00:14   42038.2      0.14      35.6       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:14   42038.2      0.14      35.6       0.0 u_cortexm0ds/u_logic/Pdi2z4_reg/D
    0:00:14   42040.8      0.14      34.8       0.0 u_cortexm0ds/u_logic/Eif3z4_reg/D
    0:00:14   42043.6      0.14      34.6       0.0 u_cortexm0ds/u_logic/Unm2z4_reg/D
    0:00:14   42045.6      0.14      33.6       0.0 u_cortexm0ds/u_logic/Ec43z4_reg/D
    0:00:14   42045.6      0.14      33.6       0.0 u_cortexm0ds/u_logic/Ec43z4_reg/D
    0:00:14   42047.6      0.14      33.2       0.0 u_cortexm0ds/u_logic/Rr83z4_reg/D
    0:00:14   42050.2      0.14      32.9       0.0 u_cortexm0ds/u_logic/Fvz2z4_reg/D
    0:00:14   42054.0      0.14      32.8       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   42060.6      0.14      32.8       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   42060.6      0.14      32.8       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   42061.6      0.14      32.8       0.0 u_cortexm0ds/u_logic/H133z4_reg/D
    0:00:14   42065.9      0.14      32.7       0.0 u_cortexm0ds/u_logic/Xyk2z4_reg/D
    0:00:14   42066.4      0.14      32.7       0.0 u_cortexm0ds/u_logic/Skm2z4_reg/D
    0:00:14   42068.5      0.14      32.2       0.0 u_cortexm0ds/u_logic/Owq2z4_reg/D
    0:00:14   42068.5      0.14      32.2       0.0 memctl_v4/U_hiu/U_afifo_f_core_ready_reg/D
    0:00:14   42068.5      0.14      32.2       0.0 memctl_v4/U_hiu/U_afifo_f_core_ready_reg/D
    0:00:14   42070.5      0.14      31.7       0.0 u_cortexm0ds/u_logic/Ibe3z4_reg/D
    0:00:14   42070.5      0.14      31.7       0.0 u_cortexm0ds/u_logic/Ecp2z4_reg/D
    0:00:14   42070.7      0.14      31.7       0.0 u_cortexm0ds/u_logic/Kf13z4_reg/D
    0:00:15   42073.3      0.14      31.6       0.0 u_cortexm0ds/u_logic/Ecp2z4_reg/D
    0:00:15   42072.5      0.14      31.4       0.0 memctl_v4/U_hiu/U_afifo_f_core_ready_reg/D
    0:00:15   42072.5      0.14      31.4       0.0 u_cortexm0ds/u_logic/Mi33z4_reg/D
    0:00:15   42075.1      0.14      31.0       0.0 u_cortexm0ds/u_logic/Mi33z4_reg/D
    0:00:15   42074.8      0.14      30.7       0.0 u_cortexm0ds/u_logic/Txj2z4_reg/D
    0:00:15   42074.8      0.14      30.7       0.0 u_cortexm0ds/u_logic/Txj2z4_reg/D
    0:00:15   42075.8      0.14      30.1       0.0 u_cortexm0ds/u_logic/Txj2z4_reg/D
    0:00:15   42076.1      0.14      30.1       0.0 u_cortexm0ds/u_logic/Fcj2z4_reg/D
    0:00:15   42076.1      0.14      30.1       0.0 u_cortexm0ds/u_logic/N8o2z4_reg/D
    0:00:15   42076.1      0.14      30.1       0.0 u_cortexm0ds/u_logic/Zr03z4_reg/D
    0:00:15   42079.9      0.14      29.9       0.0 u_cortexm0ds/u_logic/Zr03z4_reg/D
    0:00:15   42079.6      0.14      29.6       0.0 u_cortexm0ds/u_logic/J4x2z4_reg/D
    0:00:15   42081.7      0.14      29.6       0.0 u_cortexm0ds/u_logic/Cc73z4_reg/D
    0:00:15   42081.7      0.14      29.6       0.0 hsel_s2                  
    0:00:15   42081.7      0.14      29.6       0.0 hsel_s2                  
    0:00:16   42084.2      0.14      29.1       0.0 u_cortexm0ds/u_logic/Dq73z4_reg/D
    0:00:16   42086.0      0.14      28.7       0.0 u_cortexm0ds/u_logic/Ukt2z4_reg/D
    0:00:16   42087.3      0.14      28.6       0.0 u_cortexm0ds/u_logic/Sg83z4_reg/D
    0:00:16   42089.3      0.14      28.1       0.0 u_cortexm0ds/u_logic/Cgu2z4_reg/D
    0:00:16   42090.6      0.14      27.7       0.0 u_cortexm0ds/u_logic/Ii63z4_reg/D
    0:00:16   42090.6      0.14      27.7       0.0 u_cortexm0ds/u_logic/Ii63z4_reg/D
    0:00:16   42090.6      0.14      27.6       0.0 u_cortexm0ds/u_logic/Ujp2z4_reg/D
    0:00:16   42090.6      0.14      27.6       0.0 u_cortexm0ds/u_logic/Ujp2z4_reg/D
    0:00:16   42090.6      0.14      27.4       0.0 u_cortexm0ds/u_logic/Vu93z4_reg/D
    0:00:16   42090.6      0.14      27.4       0.0 u_cortexm0ds/u_logic/Vu93z4_reg/D
    0:00:16   42091.6      0.14      27.4       0.0 u_cortexm0ds/u_logic/Fre3z4_reg/D
    0:00:16   42095.1      0.14      27.1       0.0 u_cortexm0ds/u_logic/Ohv2z4_reg/D
    0:00:16   42095.7      0.14      27.0       0.0 u_cortexm0ds/u_logic/Y873z4_reg/D
    0:00:16   42098.4      0.14      26.8       0.0 u_cortexm0ds/u_logic/Gci2z4_reg/D
    0:00:16   42098.4      0.14      26.8       0.0 u_cortexm0ds/u_logic/Yr13z4_reg/D
    0:00:16   42098.4      0.14      26.8       0.0 u_cortexm0ds/u_logic/Yr13z4_reg/D
    0:00:16   42098.4      0.14      26.7       0.0 hsel_s1                  
    0:00:16   42098.4      0.14      26.7       0.0 hsel_s1                  
    0:00:16   42098.4      0.14      26.7       0.0 hsel_s1                  
    0:00:16   42099.0      0.14      26.6       0.0 u_cortexm0ds/u_logic/Sd43z4_reg/D
    0:00:16   42101.5      0.14      26.6       0.0 u_cortexm0ds/u_logic/Ikz2z4_reg/D
    0:00:16   42101.5      0.14      26.5       0.0 HTRANS[1]                


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:58:19 2016
****************************************
Std cell utilization: 84.85%  (165664/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.79%  (164866/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165664   sites, (non-fixed:164866 fixed:798)
                      13445    cells, (non-fixed:13424  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:58:19 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 231 (out of 13424) illegal cells need to be legalized.
Legalizing 231 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:58:20 2016
****************************************

avg cell displacement:    0.380 um ( 0.23 row height)
max cell displacement:    3.044 um ( 1.82 row height)
std deviation:            0.361 um ( 0.22 row height)
number of cell moved:       446 cells (out of 13424 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Successfully merge 5 nets of total 5 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Split 25 nets of total 25 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Dec  8 22:58:25 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec  8 22:58:26 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1397 
Num of eco nets = 14695
Num of open eco nets = 810
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1397 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1397 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1397 
Net statistics:
Total number of nets     = 14695
Number of nets to route  = 810
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14587
797 nets are partially connected,
 of which 797 are detail routed and 0 are global routed.
13875 nets are fully connected,
 of which 13875 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1397 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1397 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   64  Proc 1397 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   64  Proc 1397 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   65  Proc 1397 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2229 Max = 8 GRCs =  2046 (5.57%)
Initial. H routing: Overflow =  1870 Max = 4 (GRCs =   2) GRCs =  1750 (9.53%)
Initial. V routing: Overflow =   359 Max = 8 (GRCs =   1) GRCs =   296 (1.61%)
Initial. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.03%)
Initial. M2         Overflow =   183 Max = 8 (GRCs =   1) GRCs =   108 (0.59%)
Initial. M3         Overflow =  1735 Max = 4 (GRCs =   2) GRCs =  1592 (8.67%)
Initial. M4         Overflow =   166 Max = 2 (GRCs =   6) GRCs =   177 (0.96%)
Initial. M5         Overflow =   128 Max = 1 (GRCs = 106) GRCs =   152 (0.83%)
Initial. M6         Overflow =     9 Max = 1 (GRCs =   7) GRCs =    11 (0.06%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.23 0.04 0.54 0.01 0.42 0.20 0.01 0.23 0.00 0.24 0.00 0.00 0.03
M2       5.44 9.82 13.5 19.2 17.0 15.1 10.4 5.63 2.31 0.53 0.49 0.17 0.08 0.09
M3       1.48 2.40 0.24 6.83 0.04 4.72 20.3 0.12 30.6 0.00 25.5 1.46 5.12 1.07
M4       8.41 14.2 3.22 19.6 0.00 12.7 19.0 3.21 12.3 0.00 6.36 0.19 0.54 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.6 0.11 0.00 0.00 32.2 0.00 0.00 0.59
M6       42.6 0.00 0.00 24.7 0.00 11.6 12.9 0.00 0.00 0.00 8.00 0.00 0.00 0.04
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.54 1.89 7.82 9.59 1.00 5.03 0.06 12.7 0.20 0.64 0.21


Initial. Total Wire Length = 555.16
Initial. Layer M1 wire length = 9.16
Initial. Layer M2 wire length = 242.78
Initial. Layer M3 wire length = 200.74
Initial. Layer M4 wire length = 58.20
Initial. Layer M5 wire length = 44.28
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 454
Initial. Via VIA12SQ_C count = 245
Initial. Via VIA23SQ_C count = 195
Initial. Via VIA34SQ_C count = 10
Initial. Via VIA45SQ_C count = 4
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   65  Proc 1397 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2087 Max = 8 GRCs =  1936 (5.27%)
phase1. H routing: Overflow =  1741 Max = 4 (GRCs =   1) GRCs =  1656 (9.02%)
phase1. V routing: Overflow =   346 Max = 8 (GRCs =   1) GRCs =   280 (1.53%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     6 (0.03%)
phase1. M2         Overflow =   176 Max = 8 (GRCs =   1) GRCs =    98 (0.53%)
phase1. M3         Overflow =  1608 Max = 4 (GRCs =   1) GRCs =  1499 (8.16%)
phase1. M4         Overflow =   160 Max = 2 (GRCs =   6) GRCs =   171 (0.93%)
phase1. M5         Overflow =   126 Max = 1 (GRCs = 104) GRCs =   150 (0.82%)
phase1. M6         Overflow =     9 Max = 1 (GRCs =   7) GRCs =    11 (0.06%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.23 0.05 0.54 0.02 0.42 0.22 0.01 0.22 0.00 0.26 0.00 0.01 0.02
M2       5.51 9.89 13.8 19.4 17.1 15.0 10.2 5.46 2.18 0.49 0.46 0.15 0.08 0.09
M3       1.49 2.43 0.24 7.11 0.04 4.87 20.8 0.12 30.8 0.00 24.8 1.37 4.91 0.90
M4       8.42 14.2 3.24 19.8 0.00 12.8 19.0 3.15 12.2 0.00 6.20 0.19 0.51 0.03
M5       15.0 0.00 0.13 15.4 0.00 13.0 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.57
M6       42.6 0.00 0.00 24.6 0.00 11.6 13.0 0.00 0.00 0.00 7.99 0.00 0.00 0.04
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.18 1.94 9.62 1.90 7.84 9.60 0.98 5.03 0.05 12.5 0.19 0.61 0.18


phase1. Total Wire Length = 610.27
phase1. Layer M1 wire length = 42.34
phase1. Layer M2 wire length = 294.97
phase1. Layer M3 wire length = 137.92
phase1. Layer M4 wire length = 64.91
phase1. Layer M5 wire length = 61.76
phase1. Layer M6 wire length = 8.36
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 458
phase1. Via VIA12SQ_C count = 255
phase1. Via VIA23SQ_C count = 177
phase1. Via VIA34SQ_C count = 15
phase1. Via VIA45SQ_C count = 7
phase1. Via VIA56SQ_C count = 4
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   65  Proc 1397 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2068 Max = 8 GRCs =  1916 (5.22%)
phase2. H routing: Overflow =  1723 Max = 4 (GRCs =   1) GRCs =  1638 (8.92%)
phase2. V routing: Overflow =   345 Max = 8 (GRCs =   1) GRCs =   278 (1.51%)
phase2. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     6 (0.03%)
phase2. M2         Overflow =   175 Max = 8 (GRCs =   1) GRCs =    96 (0.52%)
phase2. M3         Overflow =  1593 Max = 4 (GRCs =   1) GRCs =  1485 (8.09%)
phase2. M4         Overflow =   160 Max = 2 (GRCs =   6) GRCs =   171 (0.93%)
phase2. M5         Overflow =   123 Max = 1 (GRCs = 101) GRCs =   146 (0.80%)
phase2. M6         Overflow =     9 Max = 1 (GRCs =   7) GRCs =    11 (0.06%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.24 0.05 0.54 0.02 0.42 0.22 0.01 0.22 0.00 0.26 0.00 0.01 0.02
M2       5.52 9.94 13.8 19.4 17.1 14.9 10.1 5.46 2.20 0.49 0.45 0.15 0.08 0.09
M3       1.49 2.44 0.24 7.20 0.04 4.85 20.7 0.12 30.8 0.00 24.8 1.36 4.86 0.90
M4       8.41 14.2 3.25 19.8 0.00 12.8 19.0 3.13 12.2 0.00 6.24 0.19 0.51 0.03
M5       15.0 0.00 0.13 15.4 0.00 13.0 23.5 0.11 0.00 0.00 32.1 0.00 0.00 0.56
M6       42.6 0.00 0.00 24.6 0.00 11.6 13.0 0.00 0.00 0.00 8.03 0.00 0.00 0.04
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.58 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.4 3.18 1.93 9.59 1.90 7.80 9.56 0.97 5.01 0.05 12.5 0.19 0.60 0.18


phase2. Total Wire Length = 660.57
phase2. Layer M1 wire length = 44.20
phase2. Layer M2 wire length = 315.43
phase2. Layer M3 wire length = 157.46
phase2. Layer M4 wire length = 75.56
phase2. Layer M5 wire length = 41.17
phase2. Layer M6 wire length = 26.75
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 481
phase2. Via VIA12SQ_C count = 257
phase2. Via VIA23SQ_C count = 177
phase2. Via VIA34SQ_C count = 32
phase2. Via VIA45SQ_C count = 9
phase2. Via VIA56SQ_C count = 6
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   65  Proc 1397 

Congestion utilization per direction:
Average vertical track utilization   = 39.12 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.07 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   64  Proc 1397 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   64  Proc 1397 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1397 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1397 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1397 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2449 of 3568


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   55  Alloctr   56  Proc 1397 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   55  Alloctr   56  Proc 1397 

Number of wires with overlap after iteration 1 = 1687 of 2549


Wire length and via report:
---------------------------
Number of M1 wires: 1407 		  : 0
Number of M2 wires: 613 		 VIA12SQ_C: 909
Number of M3 wires: 487 		 VIA23SQ_C: 843
Number of M4 wires: 34 		 VIA34SQ_C: 55
Number of M5 wires: 6 		 VIA45SQ_C: 9
Number of M6 wires: 2 		 VIA56SQ_C: 4
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 2549 		 vias: 1820

Total M1 wire length: 302.2
Total M2 wire length: 458.3
Total M3 wire length: 352.7
Total M4 wire length: 80.9
Total M5 wire length: 27.2
Total M6 wire length: 23.1
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1244.3

Longest M1 wire length: 14.0
Longest M2 wire length: 34.7
Longest M3 wire length: 5.9
Longest M4 wire length: 31.9
Longest M5 wire length: 9.1
Longest M6 wire length: 18.5
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1397 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1397 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/196 Partitions, Violations =	0
Routed	2/196 Partitions, Violations =	0
Routed	3/196 Partitions, Violations =	0
Routed	4/196 Partitions, Violations =	0
Routed	5/196 Partitions, Violations =	0
Routed	6/196 Partitions, Violations =	0
Routed	7/196 Partitions, Violations =	0
Routed	8/196 Partitions, Violations =	0
Routed	9/196 Partitions, Violations =	0
Routed	10/196 Partitions, Violations =	0
Routed	11/196 Partitions, Violations =	0
Routed	12/196 Partitions, Violations =	0
Routed	13/196 Partitions, Violations =	0
Routed	14/196 Partitions, Violations =	0
Routed	15/196 Partitions, Violations =	0
Routed	16/196 Partitions, Violations =	0
Routed	17/196 Partitions, Violations =	0
Routed	18/196 Partitions, Violations =	0
Routed	19/196 Partitions, Violations =	0
Routed	20/196 Partitions, Violations =	11
Routed	21/196 Partitions, Violations =	26
Routed	22/196 Partitions, Violations =	26
Routed	23/196 Partitions, Violations =	26
Routed	24/196 Partitions, Violations =	26
Routed	25/196 Partitions, Violations =	26
Routed	26/196 Partitions, Violations =	26
Routed	27/196 Partitions, Violations =	17
Routed	28/196 Partitions, Violations =	17
Routed	29/196 Partitions, Violations =	17
Routed	30/196 Partitions, Violations =	17
Routed	31/196 Partitions, Violations =	17
Routed	32/196 Partitions, Violations =	17
Routed	33/196 Partitions, Violations =	17
Routed	34/196 Partitions, Violations =	0
Routed	35/196 Partitions, Violations =	0
Routed	36/196 Partitions, Violations =	0
Routed	37/196 Partitions, Violations =	0
Routed	38/196 Partitions, Violations =	0
Routed	39/196 Partitions, Violations =	0
Routed	40/196 Partitions, Violations =	0
Routed	41/196 Partitions, Violations =	19
Routed	42/196 Partitions, Violations =	22
Routed	43/196 Partitions, Violations =	23
Routed	44/196 Partitions, Violations =	41
Routed	45/196 Partitions, Violations =	41
Routed	46/196 Partitions, Violations =	41
Routed	47/196 Partitions, Violations =	41
Routed	48/196 Partitions, Violations =	41
Routed	49/196 Partitions, Violations =	41
Routed	50/196 Partitions, Violations =	22
Routed	51/196 Partitions, Violations =	36
Routed	52/196 Partitions, Violations =	45
Routed	53/196 Partitions, Violations =	27
Routed	54/196 Partitions, Violations =	27
Routed	55/196 Partitions, Violations =	27
Routed	56/196 Partitions, Violations =	27
Routed	57/196 Partitions, Violations =	27
Routed	58/196 Partitions, Violations =	27
Routed	59/196 Partitions, Violations =	27
Routed	60/196 Partitions, Violations =	27
Routed	61/196 Partitions, Violations =	27
Routed	62/196 Partitions, Violations =	4
Routed	63/196 Partitions, Violations =	4
Routed	64/196 Partitions, Violations =	14
Routed	65/196 Partitions, Violations =	26
Routed	66/196 Partitions, Violations =	26
Routed	67/196 Partitions, Violations =	26
Routed	68/196 Partitions, Violations =	26
Routed	69/196 Partitions, Violations =	26
Routed	70/196 Partitions, Violations =	26
Routed	71/196 Partitions, Violations =	26
Routed	72/196 Partitions, Violations =	56
Routed	73/196 Partitions, Violations =	73
Routed	74/196 Partitions, Violations =	73
Routed	75/196 Partitions, Violations =	75
Routed	76/196 Partitions, Violations =	63
Routed	77/196 Partitions, Violations =	63
Routed	78/196 Partitions, Violations =	63
Routed	79/196 Partitions, Violations =	63
Routed	80/196 Partitions, Violations =	63
Routed	81/196 Partitions, Violations =	63
Routed	82/196 Partitions, Violations =	63
Routed	83/196 Partitions, Violations =	63
Routed	84/196 Partitions, Violations =	56
Routed	85/196 Partitions, Violations =	22
Routed	86/196 Partitions, Violations =	17
Routed	87/196 Partitions, Violations =	5
Routed	88/196 Partitions, Violations =	5
Routed	89/196 Partitions, Violations =	5
Routed	90/196 Partitions, Violations =	5
Routed	91/196 Partitions, Violations =	5
Routed	92/196 Partitions, Violations =	5
Routed	93/196 Partitions, Violations =	5
Routed	94/196 Partitions, Violations =	5
Routed	95/196 Partitions, Violations =	5
Routed	96/196 Partitions, Violations =	5
Routed	97/196 Partitions, Violations =	5
Routed	98/196 Partitions, Violations =	5
Routed	99/196 Partitions, Violations =	5
Routed	100/196 Partitions, Violations =	4
Routed	101/196 Partitions, Violations =	4
Routed	102/196 Partitions, Violations =	12
Routed	103/196 Partitions, Violations =	12
Routed	104/196 Partitions, Violations =	12
Routed	105/196 Partitions, Violations =	12
Routed	106/196 Partitions, Violations =	12
Routed	107/196 Partitions, Violations =	12
Routed	108/196 Partitions, Violations =	12
Routed	109/196 Partitions, Violations =	12
Routed	110/196 Partitions, Violations =	12
Routed	111/196 Partitions, Violations =	12
Routed	112/196 Partitions, Violations =	12
Routed	113/196 Partitions, Violations =	22
Routed	114/196 Partitions, Violations =	25
Routed	115/196 Partitions, Violations =	17
Routed	116/196 Partitions, Violations =	17
Routed	117/196 Partitions, Violations =	17
Routed	118/196 Partitions, Violations =	17
Routed	119/196 Partitions, Violations =	17
Routed	120/196 Partitions, Violations =	17
Routed	121/196 Partitions, Violations =	17
Routed	122/196 Partitions, Violations =	17
Routed	123/196 Partitions, Violations =	17
Routed	124/196 Partitions, Violations =	17
Routed	125/196 Partitions, Violations =	7
Routed	126/196 Partitions, Violations =	7
Routed	127/196 Partitions, Violations =	4
Routed	128/196 Partitions, Violations =	4
Routed	129/196 Partitions, Violations =	5
Routed	130/196 Partitions, Violations =	5
Routed	131/196 Partitions, Violations =	5
Routed	132/196 Partitions, Violations =	5
Routed	133/196 Partitions, Violations =	5
Routed	134/196 Partitions, Violations =	5
Routed	135/196 Partitions, Violations =	42
Routed	136/196 Partitions, Violations =	42
Routed	137/196 Partitions, Violations =	42
Routed	138/196 Partitions, Violations =	42
Routed	139/196 Partitions, Violations =	49
Routed	140/196 Partitions, Violations =	67
Routed	141/196 Partitions, Violations =	67
Routed	142/196 Partitions, Violations =	67
Routed	143/196 Partitions, Violations =	67
Routed	144/196 Partitions, Violations =	67
Routed	145/196 Partitions, Violations =	85
Routed	146/196 Partitions, Violations =	52
Routed	147/196 Partitions, Violations =	52
Routed	148/196 Partitions, Violations =	52
Routed	149/196 Partitions, Violations =	45
Routed	150/196 Partitions, Violations =	38
Routed	151/196 Partitions, Violations =	38
Routed	152/196 Partitions, Violations =	38
Routed	153/196 Partitions, Violations =	38
Routed	154/196 Partitions, Violations =	33
Routed	155/196 Partitions, Violations =	22
Routed	156/196 Partitions, Violations =	22
Routed	157/196 Partitions, Violations =	22
Routed	158/196 Partitions, Violations =	25
Routed	159/196 Partitions, Violations =	20
Routed	160/196 Partitions, Violations =	20
Routed	161/196 Partitions, Violations =	20
Routed	162/196 Partitions, Violations =	20
Routed	163/196 Partitions, Violations =	15
Routed	164/196 Partitions, Violations =	15
Routed	165/196 Partitions, Violations =	15
Routed	166/196 Partitions, Violations =	15
Routed	167/196 Partitions, Violations =	76
Routed	168/196 Partitions, Violations =	76
Routed	169/196 Partitions, Violations =	76
Routed	170/196 Partitions, Violations =	76
Routed	171/196 Partitions, Violations =	76
Routed	172/196 Partitions, Violations =	76
Routed	173/196 Partitions, Violations =	76
Routed	174/196 Partitions, Violations =	17
Routed	175/196 Partitions, Violations =	20
Routed	176/196 Partitions, Violations =	20
Routed	177/196 Partitions, Violations =	20
Routed	178/196 Partitions, Violations =	20
Routed	179/196 Partitions, Violations =	20
Routed	180/196 Partitions, Violations =	70
Routed	181/196 Partitions, Violations =	56
Routed	182/196 Partitions, Violations =	56
Routed	183/196 Partitions, Violations =	56
Routed	184/196 Partitions, Violations =	56
Routed	185/196 Partitions, Violations =	9
Routed	186/196 Partitions, Violations =	50
Routed	187/196 Partitions, Violations =	50
Routed	188/196 Partitions, Violations =	50
Routed	189/196 Partitions, Violations =	50
Routed	190/196 Partitions, Violations =	8
Routed	191/196 Partitions, Violations =	8
Routed	192/196 Partitions, Violations =	8
Routed	193/196 Partitions, Violations =	8
Routed	194/196 Partitions, Violations =	8
Routed	195/196 Partitions, Violations =	8
Routed	196/196 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	Same net spacing : 2
	Short : 5
	Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1397 

End DR iteration 0 with 196 parts

Start DR iteration 1: non-uniform partition
Routed	1/6 Partitions, Violations =	6
Routed	2/6 Partitions, Violations =	7
Routed	3/6 Partitions, Violations =	5
Routed	4/6 Partitions, Violations =	4
Routed	5/6 Partitions, Violations =	3
Routed	6/6 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Diff net spacing : 1
	Short : 1

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1397 

End DR iteration 1 with 6 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 2] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 2] Total (MB): Used   56  Alloctr   58  Proc 1397 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 3] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 3] Total (MB): Used   56  Alloctr   58  Proc 1397 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 4] Elapsed real time: 0:00:17 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 4] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 4] Total (MB): Used   56  Alloctr   58  Proc 1397 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356519 micron
Total Number of Contacts =             131377
Total Number of Wires =                147802
Total Number of PtConns =              15835
Total Number of Routed Wires =       147802
Total Routed Wire Length =           354818 micron
Total Number of Routed Contacts =       131377
	Layer               M1 :       6708 micron
	Layer               M2 :     105945 micron
	Layer               M3 :      92489 micron
	Layer               M4 :      66049 micron
	Layer               M5 :      43806 micron
	Layer               M6 :      22810 micron
	Layer               M7 :      18237 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1944
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5813
	Via          VIA34SQ_C :      13090
	Via     VIA34SQ_C(rot) :        121
	Via          VIA23SQ_C :        729
	Via     VIA23SQ_C(rot) :      53827
	Via          VIA12SQ_C :      48485
	Via     VIA12SQ_C(rot) :       4986
	Via         VIA12BAR_C :        478
	Via    VIA12BAR_C(rot) :         18
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131377 vias)
 
    Layer VIA1       =  1.07% (584    / 54603   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54019   vias)
    Layer VIA2       =  0.00% (0      / 54556   vias)
        Un-optimized = 100.00% (54556   vias)
    Layer VIA3       =  0.00% (0      / 13211   vias)
        Un-optimized = 100.00% (13211   vias)
    Layer VIA4       =  0.00% (0      / 5816    vias)
        Un-optimized = 100.00% (5816    vias)
    Layer VIA5       =  0.00% (0      / 1944    vias)
        Un-optimized = 100.00% (1944    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131377 vias)
 
    Layer VIA1       =  1.07% (584    / 54603   vias)
    Layer VIA2       =  0.00% (0      / 54556   vias)
    Layer VIA3       =  0.00% (0      / 13211   vias)
    Layer VIA4       =  0.00% (0      / 5816    vias)
    Layer VIA5       =  0.00% (0      / 1944    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131377 vias)
 
    Layer VIA1       =  1.07% (584    / 54603   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54019   vias)
    Layer VIA2       =  0.00% (0      / 54556   vias)
        Un-optimized = 100.00% (54556   vias)
    Layer VIA3       =  0.00% (0      / 13211   vias)
        Un-optimized = 100.00% (13211   vias)
    Layer VIA4       =  0.00% (0      / 5816    vias)
        Un-optimized = 100.00% (5816    vias)
    Layer VIA5       =  0.00% (0      / 1944    vias)
        Un-optimized = 100.00% (1944    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:17 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Dr init] Stage (MB): Used    3  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1397 

Begin timing soft drc check ...

Created 255 soft drcs

Information: Merged away 27 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	228
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1397 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/15 Partitions, Violations =	2
Routed	2/15 Partitions, Violations =	2
Routed	3/15 Partitions, Violations =	2
Routed	4/15 Partitions, Violations =	2
Routed	5/15 Partitions, Violations =	2
Routed	6/15 Partitions, Violations =	2
Routed	7/15 Partitions, Violations =	2
Routed	8/15 Partitions, Violations =	2
Routed	9/15 Partitions, Violations =	2
Routed	10/15 Partitions, Violations =	2
Routed	11/15 Partitions, Violations =	0
Routed	12/15 Partitions, Violations =	0
Routed	13/15 Partitions, Violations =	0
Routed	14/15 Partitions, Violations =	0
Routed	15/15 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Internal Soft Spacing types : 15

[Iter 0] Elapsed real time: 0:00:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   57  Alloctr   58  Proc 1397 

End DR iteration 0 with 15 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
	Internal Soft Spacing types : 15

[Iter 1] Elapsed real time: 0:00:18 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   57  Alloctr   58  Proc 1397 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:18 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1397 
[DR: Done] Elapsed real time: 0:00:18 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1397 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1769
Net 2 = u_cortexm0ds/u_logic/n1723
Net 3 = u_cortexm0ds/u_logic/n1724
Net 4 = u_cortexm0ds/u_logic/n1727
Net 5 = u_cortexm0ds/u_logic/n1728
Net 6 = u_cortexm0ds/u_logic/n1729
Net 7 = u_cortexm0ds/u_logic/n1730
Net 8 = u_cortexm0ds/u_logic/n1731
Net 9 = u_cortexm0ds/u_logic/n1743
Net 10 = u_cortexm0ds/u_logic/n1747
Net 11 = u_cortexm0ds/u_logic/n1749
Net 12 = u_cortexm0ds/u_logic/n1750
Net 13 = u_cortexm0ds/u_logic/n1753
Net 14 = u_cortexm0ds/u_logic/n1754
Net 15 = u_cortexm0ds/u_logic/n1755
Net 16 = u_cortexm0ds/u_logic/n1760
Net 17 = u_cortexm0ds/u_logic/n1762
Net 18 = u_cortexm0ds/u_logic/n1677
Net 19 = u_cortexm0ds/u_logic/n1686
Net 20 = u_cortexm0ds/u_logic/n1687
Net 21 = u_cortexm0ds/u_logic/n1688
Net 22 = u_cortexm0ds/u_logic/n1693
Net 23 = u_cortexm0ds/u_logic/n1694
Net 24 = u_cortexm0ds/u_logic/n1696
Net 25 = u_cortexm0ds/u_logic/n1698
Net 26 = u_cortexm0ds/u_logic/n1706
Net 27 = u_cortexm0ds/u_logic/n1708
Net 28 = u_cortexm0ds/u_logic/n1710
Net 29 = u_cortexm0ds/u_logic/n1720
Net 30 = u_cortexm0ds/u_logic/n1637
Net 31 = u_cortexm0ds/u_logic/n1655
Net 32 = u_cortexm0ds/u_logic/n1656
Net 33 = u_cortexm0ds/u_logic/n1657
Net 34 = u_cortexm0ds/u_logic/n1658
Net 35 = u_cortexm0ds/u_logic/n1662
Net 36 = u_cortexm0ds/u_logic/n1663
Net 37 = u_cortexm0ds/u_logic/n1665
Net 38 = u_cortexm0ds/u_logic/n1666
Net 39 = u_cortexm0ds/u_logic/n1673
Net 40 = u_cortexm0ds/u_logic/n1675
Net 41 = u_cortexm0ds/u_logic/n1676
Net 42 = u_cortexm0ds/u_logic/n1595
Net 43 = u_cortexm0ds/u_logic/n1598
Net 44 = u_cortexm0ds/u_logic/n1600
Net 45 = u_cortexm0ds/u_logic/n1601
Net 46 = u_cortexm0ds/u_logic/n1602
Net 47 = u_cortexm0ds/u_logic/n1604
Net 48 = u_cortexm0ds/u_logic/n1608
Net 49 = u_cortexm0ds/u_logic/n1609
Net 50 = u_cortexm0ds/u_logic/n1612
Net 51 = u_cortexm0ds/u_logic/n1617
Net 52 = u_cortexm0ds/u_logic/n1622
Net 53 = u_cortexm0ds/u_logic/n1628
Net 54 = u_cortexm0ds/u_logic/n1630
Net 55 = u_cortexm0ds/u_logic/n1631
Net 56 = u_cortexm0ds/u_logic/n1633
Net 57 = u_cortexm0ds/u_logic/n1557
Net 58 = u_cortexm0ds/u_logic/n1558
Net 59 = u_cortexm0ds/u_logic/n1563
Net 60 = u_cortexm0ds/u_logic/n1564
Net 61 = u_cortexm0ds/u_logic/n1568
Net 62 = u_cortexm0ds/u_logic/n1570
Net 63 = u_cortexm0ds/u_logic/n1571
Net 64 = u_cortexm0ds/u_logic/n1574
Net 65 = u_cortexm0ds/u_logic/n1575
Net 66 = u_cortexm0ds/u_logic/n1576
Net 67 = u_cortexm0ds/u_logic/n1578
Net 68 = u_cortexm0ds/u_logic/n1584
Net 69 = u_cortexm0ds/u_logic/n1588
Net 70 = u_cortexm0ds/u_logic/n1515
Net 71 = u_cortexm0ds/u_logic/n1519
Net 72 = u_cortexm0ds/u_logic/n1520
Net 73 = u_cortexm0ds/u_logic/n1529
Net 74 = u_cortexm0ds/u_logic/n1533
Net 75 = u_cortexm0ds/u_logic/n1538
Net 76 = u_cortexm0ds/u_logic/n1546
Net 77 = u_cortexm0ds/u_logic/n1547
Net 78 = u_cortexm0ds/u_logic/n1473
Net 79 = u_cortexm0ds/u_logic/n1476
Net 80 = u_cortexm0ds/u_logic/n1477
Net 81 = u_cortexm0ds/u_logic/n1483
Net 82 = u_cortexm0ds/u_logic/n1494
Net 83 = u_cortexm0ds/u_logic/n1495
Net 84 = u_cortexm0ds/u_logic/n1496
Net 85 = u_cortexm0ds/u_logic/n1499
Net 86 = u_cortexm0ds/u_logic/n1500
Net 87 = u_cortexm0ds/u_logic/n1505
Net 88 = u_cortexm0ds/u_logic/n1507
Net 89 = u_cortexm0ds/u_logic/n1512
Net 90 = u_cortexm0ds/u_logic/n1433
Net 91 = u_cortexm0ds/u_logic/n1436
Net 92 = u_cortexm0ds/u_logic/n1437
Net 93 = u_cortexm0ds/u_logic/n1438
Net 94 = u_cortexm0ds/u_logic/n1439
Net 95 = u_cortexm0ds/u_logic/n1441
Net 96 = u_cortexm0ds/u_logic/n1468
Net 97 = u_cortexm0ds/u_logic/n1472
Net 98 = u_cortexm0ds/u_logic/n1387
Net 99 = u_cortexm0ds/u_logic/n1404
Net 100 = u_cortexm0ds/u_logic/n1408
.... and 1199 other nets
Total number of changed nets = 1299 (out of 14695)

[DR: Done] Elapsed real time: 0:00:18 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1397 
[ECO: DR] Elapsed real time: 0:00:23 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[ECO: DR] Stage (MB): Used   50  Alloctr   50  Proc    0 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1397 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356525 micron
Total Number of Contacts =             131386
Total Number of Wires =                147921
Total Number of PtConns =              15848
Total Number of Routed Wires =       147921
Total Routed Wire Length =           354823 micron
Total Number of Routed Contacts =       131386
	Layer               M1 :       6722 micron
	Layer               M2 :     105837 micron
	Layer               M3 :      92494 micron
	Layer               M4 :      66148 micron
	Layer               M5 :      43800 micron
	Layer               M6 :      22813 micron
	Layer               M7 :      18237 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1946
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5815
	Via          VIA34SQ_C :      13124
	Via     VIA34SQ_C(rot) :        121
	Via          VIA23SQ_C :        726
	Via     VIA23SQ_C(rot) :      53792
	Via          VIA12SQ_C :      48509
	Via     VIA12SQ_C(rot) :       4971
	Via         VIA12BAR_C :        478
	Via    VIA12BAR_C(rot) :         18
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356525 micron
Total Number of Contacts =             131386
Total Number of Wires =                147921
Total Number of PtConns =              15848
Total Number of Routed Wires =       147921
Total Routed Wire Length =           354823 micron
Total Number of Routed Contacts =       131386
	Layer               M1 :       6722 micron
	Layer               M2 :     105837 micron
	Layer               M3 :      92494 micron
	Layer               M4 :      66148 micron
	Layer               M5 :      43800 micron
	Layer               M6 :      22813 micron
	Layer               M7 :      18237 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1946
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5815
	Via          VIA34SQ_C :      13124
	Via     VIA34SQ_C(rot) :        121
	Via          VIA23SQ_C :        726
	Via     VIA23SQ_C(rot) :      53792
	Via          VIA12SQ_C :      48509
	Via     VIA12SQ_C(rot) :       4971
	Via         VIA12BAR_C :        478
	Via    VIA12BAR_C(rot) :         18
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1299 nets
[ECO: End] Elapsed real time: 0:00:23 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1397 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec  8 22:58:49 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160884 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15649 nets in the design, 15450 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3704 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:59:05 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.4108
  Critical Path Slack:        -0.1484
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -30.8557
  No. of Violating Paths:    601.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 215
  Inv Cell Count:                1651
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27514.6463
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3185.9492
  Total Buffer Area:         687.4595
  Total Inverter Area:      2498.4897
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    163906.2969
  Net YLength        :    195803.4062
  -----------------------------------
  Cell Area:               42101.4956
  Design Area:             60751.3555
  Net Length        :     359709.6875


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            277.9144
  -----------------------------------------
  Overall Compile Time:            278.7588
  Overall Compile Wall Clock Time: 279.1674

  --------------------------------------------------------------------

  Design  WNS: 0.1484  TNS: 30.8557  Number of Violating Paths: 601  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1484 TNS: 30.8557  Number of Violating Path: 601
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec  8 22:59:05 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.15  TNS: 30.86  Number of Violating Paths: 601  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41899.7
  Total fixed cell area: 202.8
  Total physical cell area: 42102.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   42102.8      0.15      30.8       0.0 u_cortexm0ds/u_logic/Fvz2z4_reg/D
    0:00:09   42103.8      0.15      30.8       0.0 u_cortexm0ds/u_logic/F483z4_reg/D
    0:00:09   42104.0      0.15      30.6       0.0 u_cortexm0ds/u_logic/Jex2z4_reg/D
    0:00:09   42103.8      0.15      30.5       0.0 memctl_v4/U_hiu/U_afifo_f_core_ready_reg/D
    0:00:09   42103.5      0.15      30.5       0.0 u_cortexm0ds/u_logic/Jex2z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:59:15 2016
****************************************
Std cell utilization: 84.85%  (165672/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.79%  (164874/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165672   sites, (non-fixed:164874 fixed:798)
                      13445    cells, (non-fixed:13424  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:59:15 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13424) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 22:59:15 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec  8 22:59:19 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec  8 22:59:20 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1397 
Num of eco nets = 14695
Num of open eco nets = 10
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1397 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1397 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   58  Proc 1397 
Net statistics:
Total number of nets     = 14695
Number of nets to route  = 10
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14587
10 nets are partially connected,
 of which 10 are detail routed and 0 are global routed.
14675 nets are fully connected,
 of which 14675 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1397 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1397 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 1397 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   63  Alloctr   64  Proc 1397 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   63  Alloctr   64  Proc 1397 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2225 Max = 8 GRCs =  2031 (5.53%)
Initial. H routing: Overflow =  1855 Max = 4 (GRCs =   1) GRCs =  1746 (9.51%)
Initial. V routing: Overflow =   369 Max = 8 (GRCs =   1) GRCs =   285 (1.55%)
Initial. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.03%)
Initial. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    83 (0.45%)
Initial. M3         Overflow =  1725 Max = 4 (GRCs =   1) GRCs =  1592 (8.67%)
Initial. M4         Overflow =   175 Max = 2 (GRCs =   5) GRCs =   188 (1.02%)
Initial. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
Initial. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.05 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.26 0.00 0.01 0.02
M2       5.42 9.77 13.5 19.1 17.1 15.2 10.3 5.74 2.28 0.54 0.49 0.17 0.08 0.10
M3       1.46 2.40 0.24 6.78 0.04 4.70 20.3 0.12 30.9 0.00 25.3 1.53 5.13 1.02
M4       8.43 14.2 3.22 19.5 0.00 12.7 19.1 3.16 12.2 0.00 6.43 0.20 0.58 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.6 0.00 0.00 24.5 0.00 11.6 13.0 0.00 0.00 0.00 8.04 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.83 9.57 1.01 5.05 0.06 12.6 0.21 0.64 0.20


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   63  Alloctr   64  Proc 1397 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2224 Max = 8 GRCs =  2030 (5.53%)
phase1. H routing: Overflow =  1854 Max = 4 (GRCs =   1) GRCs =  1745 (9.50%)
phase1. V routing: Overflow =   369 Max = 8 (GRCs =   1) GRCs =   285 (1.55%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.03%)
phase1. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    83 (0.45%)
phase1. M3         Overflow =  1724 Max = 4 (GRCs =   1) GRCs =  1591 (8.67%)
phase1. M4         Overflow =   175 Max = 2 (GRCs =   5) GRCs =   188 (1.02%)
phase1. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
phase1. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.05 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.26 0.00 0.01 0.02
M2       5.42 9.77 13.5 19.1 17.1 15.2 10.3 5.74 2.28 0.54 0.49 0.17 0.08 0.10
M3       1.46 2.40 0.24 6.78 0.04 4.70 20.3 0.12 30.9 0.00 25.3 1.53 5.12 1.02
M4       8.43 14.2 3.22 19.5 0.00 12.7 19.1 3.16 12.2 0.00 6.43 0.20 0.58 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.6 0.00 0.00 24.5 0.00 11.6 13.0 0.00 0.00 0.00 8.04 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.83 9.57 1.01 5.05 0.06 12.6 0.21 0.64 0.20


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   63  Alloctr   64  Proc 1397 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2224 Max = 8 GRCs =  2030 (5.53%)
phase2. H routing: Overflow =  1854 Max = 4 (GRCs =   1) GRCs =  1745 (9.50%)
phase2. V routing: Overflow =   369 Max = 8 (GRCs =   1) GRCs =   285 (1.55%)
phase2. M1         Overflow =     5 Max = 1 (GRCs =   5) GRCs =     5 (0.03%)
phase2. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    83 (0.45%)
phase2. M3         Overflow =  1724 Max = 4 (GRCs =   1) GRCs =  1591 (8.67%)
phase2. M4         Overflow =   175 Max = 2 (GRCs =   5) GRCs =   188 (1.02%)
phase2. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
phase2. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.05 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.26 0.00 0.01 0.02
M2       5.42 9.77 13.5 19.1 17.1 15.2 10.3 5.74 2.28 0.54 0.49 0.17 0.08 0.10
M3       1.46 2.40 0.24 6.78 0.04 4.70 20.3 0.12 30.9 0.00 25.3 1.53 5.12 1.02
M4       8.43 14.2 3.22 19.5 0.00 12.7 19.1 3.16 12.2 0.00 6.43 0.20 0.58 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.6 0.00 0.00 24.5 0.00 11.6 13.0 0.00 0.00 0.00 8.04 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.83 9.57 1.01 5.05 0.06 12.6 0.21 0.64 0.20


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   63  Alloctr   64  Proc 1397 

Congestion utilization per direction:
Average vertical track utilization   = 39.39 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.44 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1397 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1397 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1397 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1397 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1397 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 19 of 31


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   54  Alloctr   55  Proc 1397 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   54  Alloctr   55  Proc 1397 

Number of wires with overlap after iteration 1 = 12 of 21


Wire length and via report:
---------------------------
Number of M1 wires: 14 		  : 0
Number of M2 wires: 5 		 VIA12SQ_C: 8
Number of M3 wires: 2 		 VIA23SQ_C: 4
Number of M4 wires: 0 		 VIA34SQ_C: 0
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 21 		 vias: 12

Total M1 wire length: 2.4
Total M2 wire length: 0.8
Total M3 wire length: 1.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 4.4

Longest M1 wire length: 0.4
Longest M2 wire length: 0.2
Longest M3 wire length: 0.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1397 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1397 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	0
Checked	6/16 Partitions, Violations =	14
Checked	7/16 Partitions, Violations =	14
Checked	8/16 Partitions, Violations =	14
Checked	9/16 Partitions, Violations =	16
Checked	10/16 Partitions, Violations =	21
Checked	11/16 Partitions, Violations =	21
Checked	12/16 Partitions, Violations =	21
Checked	13/16 Partitions, Violations =	21
Checked	14/16 Partitions, Violations =	28
Checked	15/16 Partitions, Violations =	28
Checked	16/16 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    3 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1400 

Total Wire Length =                    356528 micron
Total Number of Contacts =             131386
Total Number of Wires =                147933
Total Number of PtConns =              15847
Total Number of Routed Wires =       147933
Total Routed Wire Length =           354826 micron
Total Number of Routed Contacts =       131386
	Layer               M1 :       6724 micron
	Layer               M2 :     105837 micron
	Layer               M3 :      92494 micron
	Layer               M4 :      66148 micron
	Layer               M5 :      43800 micron
	Layer               M6 :      22813 micron
	Layer               M7 :      18237 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1946
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5815
	Via          VIA34SQ_C :      13124
	Via     VIA34SQ_C(rot) :        121
	Via          VIA23SQ_C :        726
	Via     VIA23SQ_C(rot) :      53792
	Via          VIA12SQ_C :      48510
	Via     VIA12SQ_C(rot) :       4970
	Via         VIA12BAR_C :        478
	Via    VIA12BAR_C(rot) :         18
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131386 vias)
 
    Layer VIA1       =  1.07% (584    / 54612   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54028   vias)
    Layer VIA2       =  0.00% (0      / 54518   vias)
        Un-optimized = 100.00% (54518   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/5 Partitions, Violations =	19
Routed	2/5 Partitions, Violations =	12
Routed	3/5 Partitions, Violations =	7
Routed	4/5 Partitions, Violations =	2
Routed	5/5 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    3 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1400 

End DR iteration 0 with 5 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356527 micron
Total Number of Contacts =             131385
Total Number of Wires =                147933
Total Number of PtConns =              15849
Total Number of Routed Wires =       147933
Total Routed Wire Length =           354824 micron
Total Number of Routed Contacts =       131385
	Layer               M1 :       6722 micron
	Layer               M2 :     105837 micron
	Layer               M3 :      92496 micron
	Layer               M4 :      66148 micron
	Layer               M5 :      43800 micron
	Layer               M6 :      22813 micron
	Layer               M7 :      18237 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1946
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5815
	Via          VIA34SQ_C :      13124
	Via     VIA34SQ_C(rot) :        121
	Via          VIA23SQ_C :        726
	Via     VIA23SQ_C(rot) :      53793
	Via          VIA12SQ_C :      48510
	Via     VIA12SQ_C(rot) :       4969
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         18
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131385 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54026   vias)
    Layer VIA2       =  0.00% (0      / 54519   vias)
        Un-optimized = 100.00% (54519   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131385 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
    Layer VIA2       =  0.00% (0      / 54519   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131385 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54026   vias)
    Layer VIA2       =  0.00% (0      / 54519   vias)
        Un-optimized = 100.00% (54519   vias)
    Layer VIA3       =  0.00% (0      / 13245   vias)
        Un-optimized = 100.00% (13245   vias)
    Layer VIA4       =  0.00% (0      / 5818    vias)
        Un-optimized = 100.00% (5818    vias)
    Layer VIA5       =  0.00% (0      / 1946    vias)
        Un-optimized = 100.00% (1946    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    3 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1400 

Begin timing soft drc check ...

Created 234 soft drcs

Information: Merged away 22 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	212
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1400 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/13 Partitions, Violations =	0
Routed	2/13 Partitions, Violations =	0
Routed	3/13 Partitions, Violations =	0
Routed	4/13 Partitions, Violations =	2
Routed	5/13 Partitions, Violations =	2
Routed	6/13 Partitions, Violations =	2
Routed	7/13 Partitions, Violations =	2
Routed	8/13 Partitions, Violations =	2
Routed	9/13 Partitions, Violations =	2
Routed	10/13 Partitions, Violations =	2
Routed	11/13 Partitions, Violations =	2
Routed	12/13 Partitions, Violations =	2
Routed	13/13 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Internal Soft Spacing types : 31

[Iter 0] Elapsed real time: 0:00:11 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    3 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1400 

End DR iteration 0 with 13 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	Internal Soft Spacing types : 28

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    3 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1400 

End DR iteration 1 with 2 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    0  Alloctr    0  Proc    3 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1400 
[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    3 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1400 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1722
Net 2 = u_cortexm0ds/u_logic/n1724
Net 3 = u_cortexm0ds/u_logic/n1755
Net 4 = u_cortexm0ds/u_logic/n1760
Net 5 = u_cortexm0ds/u_logic/n1688
Net 6 = u_cortexm0ds/u_logic/n1641
Net 7 = u_cortexm0ds/u_logic/n1672
Net 8 = u_cortexm0ds/u_logic/n1676
Net 9 = u_cortexm0ds/u_logic/n1608
Net 10 = u_cortexm0ds/u_logic/n1628
Net 11 = u_cortexm0ds/u_logic/n1568
Net 12 = u_cortexm0ds/u_logic/n1571
Net 13 = u_cortexm0ds/u_logic/n1573
Net 14 = u_cortexm0ds/u_logic/n1579
Net 15 = u_cortexm0ds/u_logic/n1516
Net 16 = u_cortexm0ds/u_logic/n1527
Net 17 = u_cortexm0ds/u_logic/n1536
Net 18 = u_cortexm0ds/u_logic/n1538
Net 19 = u_cortexm0ds/u_logic/n1548
Net 20 = u_cortexm0ds/u_logic/n1493
Net 21 = u_cortexm0ds/u_logic/n1497
Net 22 = u_cortexm0ds/u_logic/n1505
Net 23 = u_cortexm0ds/u_logic/n1509
Net 24 = u_cortexm0ds/u_logic/n1434
Net 25 = u_cortexm0ds/u_logic/n1415
Net 26 = u_cortexm0ds/u_logic/n1310
Net 27 = u_cortexm0ds/u_logic/n1314
Net 28 = u_cortexm0ds/u_logic/n1334
Net 29 = u_cortexm0ds/u_logic/n1353
Net 30 = u_cortexm0ds/u_logic/n1243
Net 31 = u_cortexm0ds/u_logic/n1100
Net 32 = u_cortexm0ds/u_logic/n1013
Net 33 = u_cortexm0ds/u_logic/n1017
Net 34 = u_cortexm0ds/u_logic/n967
Net 35 = u_cortexm0ds/u_logic/n887
Net 36 = u_cortexm0ds/u_logic/n823
Net 37 = u_cortexm0ds/u_logic/n834
Net 38 = u_cortexm0ds/u_logic/n849
Net 39 = u_cortexm0ds/u_logic/n807
Net 40 = u_cortexm0ds/u_logic/n723
Net 41 = u_cortexm0ds/u_logic/n747
Net 42 = u_cortexm0ds/u_logic/n663
Net 43 = u_cortexm0ds/u_logic/n676
Net 44 = u_cortexm0ds/u_logic/n685
Net 45 = u_cortexm0ds/u_logic/n589
Net 46 = u_cortexm0ds/u_logic/n590
Net 47 = u_cortexm0ds/u_logic/n591
Net 48 = u_cortexm0ds/u_logic/n594
Net 49 = u_cortexm0ds/u_logic/n608
Net 50 = u_cortexm0ds/u_logic/n536
Net 51 = u_cortexm0ds/u_logic/n446
Net 52 = u_cortexm0ds/u_logic/n453
Net 53 = u_cortexm0ds/u_logic/n486
Net 54 = u_cortexm0ds/u_logic/n437
Net 55 = u_cortexm0ds/u_logic/n322
Net 56 = u_cortexm0ds/u_logic/n343
Net 57 = u_cortexm0ds/u_logic/n281
Net 58 = u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I9
Net 59 = u_cortexm0ds/u_logic/n245
Net 60 = u_cortexm0ds/u_logic/n103
Net 61 = u_cortexm0ds/u_logic/n111
Net 62 = u_cortexm0ds/u_logic/n112
Net 63 = u_cortexm0ds/u_logic/n156
Net 64 = u_cortexm0ds/u_logic/n43
Net 65 = u_cortexm0ds/u_logic/n64
Net 66 = u_cortexm0ds/u_logic/n65
Net 67 = u_cortexm0ds/u_logic/n169
Net 68 = u_cortexm0ds/u_logic/n171
Net 69 = u_cortexm0ds/u_logic/n172
Net 70 = u_cortexm0ds/u_logic/n174
Net 71 = u_cortexm0ds/u_logic/n187
Net 72 = u_cortexm0ds/u_logic/n265
Net 73 = u_cortexm0ds/u_logic/n278
Net 74 = u_cortexm0ds/u_logic/n362
Net 75 = u_cortexm0ds/u_logic/n438
Net 76 = u_cortexm0ds/u_logic/n480
Net 77 = u_cortexm0ds/u_logic/n507
Net 78 = u_cortexm0ds/u_logic/n6
Net 79 = u_cortexm0ds/u_logic/n30
Net 80 = u_cortexm0ds/u_logic/n32
Net 81 = u_cortexm0ds/u_logic/n33
Net 82 = u_cortexm0ds/u_logic/n49
Net 83 = u_cortexm0ds/u_logic/n60
Net 84 = u_cortexm0ds/u_logic/n84
Net 85 = u_cortexm0ds/u_logic/n106
Net 86 = u_cortexm0ds/u_logic/n109
Net 87 = u_cortexm0ds/u_logic/n151
Net 88 = u_cortexm0ds/u_logic/n231
Net 89 = u_cortexm0ds/u_logic/n448
Net 90 = u_cortexm0ds/u_logic/n665
Net 91 = u_cortexm0ds/u_logic/n673
Net 92 = u_cortexm0ds/u_logic/n718
Net 93 = u_cortexm0ds/u_logic/n741
Net 94 = u_cortexm0ds/u_logic/n764
Net 95 = u_cortexm0ds/u_logic/n765
Net 96 = u_cortexm0ds/u_logic/n813
Net 97 = u_cortexm0ds/u_logic/n871
Net 98 = u_cortexm0ds/u_logic/n900
Net 99 = u_cortexm0ds/u_logic/n726
Net 100 = u_cortexm0ds/u_logic/n1095
.... and 151 other nets
Total number of changed nets = 251 (out of 14695)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    3 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1400 
[ECO: DR] Elapsed real time: 0:00:14 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    3 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1400 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356557 micron
Total Number of Contacts =             131440
Total Number of Wires =                148104
Total Number of PtConns =              15857
Total Number of Routed Wires =       148104
Total Routed Wire Length =           354855 micron
Total Number of Routed Contacts =       131440
	Layer               M1 :       6742 micron
	Layer               M2 :     105643 micron
	Layer               M3 :      92504 micron
	Layer               M4 :      66314 micron
	Layer               M5 :      43809 micron
	Layer               M6 :      22832 micron
	Layer               M7 :      18238 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1948
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5829
	Via          VIA34SQ_C :      13166
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        720
	Via     VIA23SQ_C(rot) :      53792
	Via          VIA12SQ_C :      48519
	Via     VIA12SQ_C(rot) :       4963
	Via         VIA12BAR_C :        479
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54029   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
        Un-optimized = 100.00% (54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54029   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
        Un-optimized = 100.00% (54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356557 micron
Total Number of Contacts =             131440
Total Number of Wires =                148104
Total Number of PtConns =              15857
Total Number of Routed Wires =       148104
Total Routed Wire Length =           354855 micron
Total Number of Routed Contacts =       131440
	Layer               M1 :       6742 micron
	Layer               M2 :     105643 micron
	Layer               M3 :      92504 micron
	Layer               M4 :      66314 micron
	Layer               M5 :      43809 micron
	Layer               M6 :      22832 micron
	Layer               M7 :      18238 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1948
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5829
	Via          VIA34SQ_C :      13166
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        720
	Via     VIA23SQ_C(rot) :      53792
	Via          VIA12SQ_C :      48519
	Via     VIA12SQ_C(rot) :       4963
	Via         VIA12BAR_C :        479
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54029   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
        Un-optimized = 100.00% (54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131440 vias)
 
    Layer VIA1       =  1.07% (584    / 54613   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54029   vias)
    Layer VIA2       =  0.00% (0      / 54512   vias)
        Un-optimized = 100.00% (54512   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 251 nets
[ECO: End] Elapsed real time: 0:00:14 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    3 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1400 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec  8 22:59:34 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15649 nets in the design, 15450 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3706 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:59:50 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.4060
  Critical Path Slack:        -0.1436
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -27.7402
  No. of Violating Paths:    591.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 215
  Inv Cell Count:                1651
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27516.6794
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3185.9492
  Total Buffer Area:         687.4595
  Total Inverter Area:      2498.4897
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    163958.7188
  Net YLength        :    195785.8125
  -----------------------------------
  Cell Area:               42103.5287
  Design Area:             60753.3887
  Net Length        :     359744.5312


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            283.8058
  -----------------------------------------
  Overall Compile Time:            284.7865
  Overall Compile Wall Clock Time: 285.2046

  --------------------------------------------------------------------

  Design  WNS: 0.1436  TNS: 27.7402  Number of Violating Paths: 591  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1436 TNS: 27.7402  Number of Violating Path: 591
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:59:52 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.4060
  Critical Path Slack:        -0.1436
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -27.7402
  No. of Violating Paths:    591.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 215
  Inv Cell Count:                1651
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27516.6794
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3185.9492
  Total Buffer Area:         687.4595
  Total Inverter Area:      2498.4897
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    163958.7188
  Net YLength        :    195785.8125
  -----------------------------------
  Cell Area:               42103.5287
  Design Area:             60753.3887
  Net Length        :     359744.5312


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            283.8058
  -----------------------------------------
  Overall Compile Time:            284.7865
  Overall Compile Wall Clock Time: 285.2046

  --------------------------------------------------------------------

  Design  WNS: 0.1436  TNS: 27.7402  Number of Violating Paths: 591  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1436 TNS: 27.7402  Number of Violating Path: 591
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 22:59:52 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 22:59:52 2016
Too few nets violating (4) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 22:59:54 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 22:59:54 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.4060
  Critical Path Slack:        -0.1436
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -27.7402
  No. of Violating Paths:    591.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 215
  Inv Cell Count:                1651
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27516.6794
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3185.9492
  Total Buffer Area:         687.4595
  Total Inverter Area:      2498.4897
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    163958.7188
  Net YLength        :    195785.8125
  -----------------------------------
  Cell Area:               42103.5287
  Design Area:             60753.3887
  Net Length        :     359744.5312


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            283.8058
  -----------------------------------------
  Overall Compile Time:            284.7865
  Overall Compile Wall Clock Time: 285.2046

  --------------------------------------------------------------------

  Design  WNS: 0.1436  TNS: 27.7402  Number of Violating Paths: 591  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1436 TNS: 27.7402  Number of Violating Path: 591
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 22:59:54 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.14  TNS: 27.74  Number of Violating Paths: 591  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41901.7
  Total fixed cell area: 202.8
  Total physical cell area: 42104.5
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   42105.1      0.14      27.7       0.0                          
    0:00:08   42107.1      0.14      27.6       0.0                          
    0:00:08   42107.1      0.14      27.6       0.0                          
    0:00:08   42106.6      0.14      27.6       0.0                          
    0:00:08   42106.6      0.14      27.6       0.0                          
    0:00:08   42106.6      0.14      27.6       0.0                          
    0:00:08   42106.6      0.14      27.6       0.0                          
    0:00:08   42107.1      0.14      27.6       0.0                          
    0:00:08   42107.3      0.14      27.6       0.0                          
    0:00:08   42106.8      0.14      27.6       0.0                          
    0:00:08   42106.8      0.14      27.6       0.0                          
    0:00:08   42106.8      0.14      27.6       0.0                          
    0:00:09   42105.6      0.14      27.6       0.0                          
    0:00:09   42104.5      0.14      27.6       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42104.5      0.14      26.7       0.0 HTRANS[1]                
    0:00:09   42104.5      0.14      26.7       0.0 HTRANS[1]                
    0:00:09   42104.5      0.14      26.1       0.0 HTRANS[1]                
    0:00:09   42104.3      0.14      26.5       0.0 HTRANS[1]                
    0:00:09   42104.3      0.14      25.9       0.0 HTRANS[1]                
    0:00:09   42106.3      0.14      25.7       0.0 HTRANS[1]                
    0:00:09   42106.3      0.14      25.7       0.0 HTRANS[1]                
    0:00:09   42106.3      0.14      24.9       0.0 HTRANS[1]                
    0:00:09   42106.3      0.14      24.9       0.0 HTRANS[1]                
    0:00:10   42106.8      0.14      24.6       0.0 HTRANS[1]                
    0:00:10   42106.8      0.14      24.5       0.0 HTRANS[1]                
    0:00:10   42106.8      0.14      24.5       0.0 HTRANS[1]                
    0:00:10   42106.8      0.14      24.3       0.0 HTRANS[1]                
    0:00:10   42106.8      0.14      24.3       0.0 HTRANS[1]                


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   42104.8      0.14      24.3       0.0                          
    0:00:14   42104.5      0.14      24.3       0.0                          
    0:00:14   42104.3      0.14      24.3       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------
    0:00:14   42104.3      0.14      24.2       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   42104.3      0.14      24.0       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:14   42104.3      0.14      23.9       0.0 u_cortexm0ds/u_logic/Yr13z4_reg/D
    0:00:14   42106.3      0.14      23.9       0.0 hsel_s2                  
    0:00:14   42106.3      0.14      23.9       0.0 hsel_s2                  
    0:00:14   42106.3      0.14      23.9       0.0 hsel_s2                  
    0:00:15   42106.3      0.14      23.8       0.0 u_cortexm0ds/u_logic/Ec43z4_reg/D
    0:00:15   42106.3      0.14      23.8       0.0 u_cortexm0ds/u_logic/Ec43z4_reg/D
    0:00:15   42106.3      0.14      23.8       0.0 u_cortexm0ds/u_logic/Rtz2z4_reg/D
    0:00:15   42106.3      0.14      23.8       0.0 u_cortexm0ds/u_logic/Rtz2z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:10 2016
****************************************
Std cell utilization: 84.86%  (165683/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.80%  (164885/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165683   sites, (non-fixed:164885 fixed:798)
                      13445    cells, (non-fixed:13424  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:10 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 44 (out of 13424) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:10 2016
****************************************

avg cell displacement:    0.350 um ( 0.21 row height)
max cell displacement:    0.626 um ( 0.37 row height)
std deviation:            0.226 um ( 0.14 row height)
number of cell moved:         9 cells (out of 13424 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Legalizing 29 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:10 2016
****************************************

avg cell displacement:    1.620 um ( 0.97 row height)
max cell displacement:    5.241 um ( 3.13 row height)
std deviation:            1.500 um ( 0.90 row height)
number of cell moved:        22 cells (out of 13424 cells)

Largest displacement cells:
  Cell: u_cortexm0ds/u_logic/U2382 (NAND3X0_LVT)
    Input location: (140.992 210.000)
    Legal location: (142.512 204.984)
    Displacement: 5.241 um, e.g. 3.13 row height.

Total 1 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Successfully merge 1 nets of total 1 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Split 1 nets of total 1 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Dec  8 23:00:15 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec  8 23:00:16 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1400 
Num of eco nets = 14695
Num of open eco nets = 62
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1400 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1400 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1400 
Net statistics:
Total number of nets     = 14695
Number of nets to route  = 62
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14586
62 nets are partially connected,
 of which 62 are detail routed and 0 are global routed.
14623 nets are fully connected,
 of which 14623 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1400 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1400 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   64  Proc 1400 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   64  Proc 1400 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   64  Proc 1400 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2259 Max = 8 GRCs =  2056 (5.60%)
Initial. H routing: Overflow =  1875 Max = 4 (GRCs =   1) GRCs =  1755 (9.56%)
Initial. V routing: Overflow =   383 Max = 8 (GRCs =   1) GRCs =   301 (1.64%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.02%)
Initial. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    85 (0.46%)
Initial. M3         Overflow =  1747 Max = 4 (GRCs =   1) GRCs =  1603 (8.73%)
Initial. M4         Overflow =   189 Max = 2 (GRCs =   6) GRCs =   202 (1.10%)
Initial. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
Initial. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.04 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.27 0.00 0.01 0.01
M2       5.42 9.78 13.5 19.2 17.1 15.1 10.3 5.67 2.29 0.54 0.49 0.16 0.08 0.10
M3       1.46 2.40 0.24 6.77 0.04 4.70 20.3 0.12 30.9 0.00 25.3 1.53 5.14 1.07
M4       8.43 14.1 3.21 19.5 0.00 12.7 19.0 3.13 12.2 0.00 6.59 0.21 0.63 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.7 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.10 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.50 1.91 7.82 9.56 1.00 5.05 0.06 12.7 0.21 0.65 0.20


Initial. Total Wire Length = 89.65
Initial. Layer M1 wire length = 1.16
Initial. Layer M2 wire length = 56.13
Initial. Layer M3 wire length = 32.36
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 70
Initial. Via VIA12SQ_C count = 41
Initial. Via VIA23SQ_C count = 29
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   64  Proc 1400 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2246 Max = 8 GRCs =  2050 (5.58%)
phase1. H routing: Overflow =  1863 Max = 4 (GRCs =   1) GRCs =  1750 (9.53%)
phase1. V routing: Overflow =   382 Max = 8 (GRCs =   1) GRCs =   300 (1.63%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.02%)
phase1. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    85 (0.46%)
phase1. M3         Overflow =  1735 Max = 4 (GRCs =   1) GRCs =  1598 (8.70%)
phase1. M4         Overflow =   188 Max = 2 (GRCs =   6) GRCs =   201 (1.09%)
phase1. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
phase1. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.04 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.27 0.00 0.01 0.01
M2       5.42 9.80 13.5 19.2 17.1 15.1 10.3 5.66 2.29 0.53 0.49 0.16 0.08 0.10
M3       1.46 2.40 0.24 6.78 0.04 4.71 20.3 0.12 30.9 0.00 25.2 1.51 5.16 1.03
M4       8.43 14.1 3.21 19.5 0.00 12.7 19.0 3.13 12.2 0.00 6.58 0.21 0.62 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.7 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.10 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.82 9.55 1.00 5.05 0.06 12.7 0.21 0.65 0.20


phase1. Total Wire Length = 90.13
phase1. Layer M1 wire length = 1.56
phase1. Layer M2 wire length = 59.90
phase1. Layer M3 wire length = 28.67
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 69
phase1. Via VIA12SQ_C count = 41
phase1. Via VIA23SQ_C count = 28
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   64  Proc 1400 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2241 Max = 8 GRCs =  2047 (5.57%)
phase2. H routing: Overflow =  1858 Max = 4 (GRCs =   1) GRCs =  1747 (9.52%)
phase2. V routing: Overflow =   382 Max = 8 (GRCs =   1) GRCs =   300 (1.63%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.02%)
phase2. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    85 (0.46%)
phase2. M3         Overflow =  1730 Max = 4 (GRCs =   1) GRCs =  1595 (8.69%)
phase2. M4         Overflow =   188 Max = 2 (GRCs =   6) GRCs =   201 (1.09%)
phase2. M5         Overflow =   124 Max = 1 (GRCs = 102) GRCs =   148 (0.81%)
phase2. M6         Overflow =    12 Max = 1 (GRCs =  10) GRCs =    14 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.28 0.04 0.56 0.01 0.41 0.20 0.01 0.23 0.00 0.27 0.00 0.01 0.01
M2       5.43 9.81 13.5 19.2 17.1 15.1 10.3 5.66 2.29 0.53 0.49 0.16 0.08 0.10
M3       1.46 2.41 0.24 6.80 0.04 4.70 20.3 0.12 30.9 0.00 25.2 1.52 5.15 1.02
M4       8.43 14.1 3.21 19.5 0.00 12.7 19.1 3.13 12.2 0.00 6.58 0.21 0.62 0.03
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.56
M6       42.7 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.10 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.8 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.82 9.56 1.00 5.05 0.06 12.7 0.21 0.65 0.20


phase2. Total Wire Length = 96.36
phase2. Layer M1 wire length = 1.56
phase2. Layer M2 wire length = 64.42
phase2. Layer M3 wire length = 30.38
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 70
phase2. Via VIA12SQ_C count = 41
phase2. Via VIA23SQ_C count = 29
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   64  Proc 1400 

Congestion utilization per direction:
Average vertical track utilization   = 39.39 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.42 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1400 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1400 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1400 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1400 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1400 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 155 of 222


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   54  Alloctr   55  Proc 1400 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   54  Alloctr   55  Proc 1400 

Number of wires with overlap after iteration 1 = 101 of 170


Wire length and via report:
---------------------------
Number of M1 wires: 59 		  : 0
Number of M2 wires: 74 		 VIA12SQ_C: 74
Number of M3 wires: 37 		 VIA23SQ_C: 62
Number of M4 wires: 0 		 VIA34SQ_C: 0
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 170 		 vias: 136

Total M1 wire length: 17.1
Total M2 wire length: 78.9
Total M3 wire length: 40.8
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 136.7

Longest M1 wire length: 1.0
Longest M2 wire length: 7.8
Longest M3 wire length: 4.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1400 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1400 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	4
Checked	2/16 Partitions, Violations =	4
Checked	3/16 Partitions, Violations =	4
Checked	4/16 Partitions, Violations =	4
Checked	5/16 Partitions, Violations =	4
Checked	6/16 Partitions, Violations =	203
Checked	7/16 Partitions, Violations =	206
Checked	8/16 Partitions, Violations =	206
Checked	9/16 Partitions, Violations =	247
Checked	10/16 Partitions, Violations =	281
Checked	11/16 Partitions, Violations =	281
Checked	12/16 Partitions, Violations =	281
Checked	13/16 Partitions, Violations =	285
Checked	14/16 Partitions, Violations =	330
Checked	15/16 Partitions, Violations =	504
Checked	16/16 Partitions, Violations =	504

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	504

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1404 

Total Wire Length =                    356625 micron
Total Number of Contacts =             131476
Total Number of Wires =                148144
Total Number of PtConns =              15856
Total Number of Routed Wires =       148144
Total Routed Wire Length =           354923 micron
Total Number of Routed Contacts =       131476
	Layer               M1 :       6744 micron
	Layer               M2 :     105687 micron
	Layer               M3 :      92526 micron
	Layer               M4 :      66314 micron
	Layer               M5 :      43809 micron
	Layer               M6 :      22832 micron
	Layer               M7 :      18238 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1948
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5829
	Via          VIA34SQ_C :      13166
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        718
	Via     VIA23SQ_C(rot) :      53823
	Via          VIA12SQ_C :      48527
	Via     VIA12SQ_C(rot) :       4962
	Via         VIA12BAR_C :        479
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131476 vias)
 
    Layer VIA1       =  1.07% (584    / 54620   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54036   vias)
    Layer VIA2       =  0.00% (0      / 54541   vias)
        Un-optimized = 100.00% (54541   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131476 vias)
 
    Layer VIA1       =  1.07% (584    / 54620   vias)
    Layer VIA2       =  0.00% (0      / 54541   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131476 vias)
 
    Layer VIA1       =  1.07% (584    / 54620   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54036   vias)
    Layer VIA2       =  0.00% (0      / 54541   vias)
        Un-optimized = 100.00% (54541   vias)
    Layer VIA3       =  0.00% (0      / 13288   vias)
        Un-optimized = 100.00% (13288   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/19 Partitions, Violations =	365
Routed	2/19 Partitions, Violations =	313
Routed	3/19 Partitions, Violations =	268
Routed	4/19 Partitions, Violations =	220
Routed	5/19 Partitions, Violations =	168
Routed	6/19 Partitions, Violations =	145
Routed	7/19 Partitions, Violations =	111
Routed	8/19 Partitions, Violations =	95
Routed	9/19 Partitions, Violations =	85
Routed	10/19 Partitions, Violations =	52
Routed	11/19 Partitions, Violations =	42
Routed	12/19 Partitions, Violations =	37
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	20
Routed	15/19 Partitions, Violations =	16
Routed	16/19 Partitions, Violations =	13
Routed	17/19 Partitions, Violations =	11
Routed	18/19 Partitions, Violations =	5
Routed	19/19 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    4 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1404 

End DR iteration 0 with 19 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    4 
[Iter 1] Total (MB): Used   56  Alloctr   57  Proc 1404 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356612 micron
Total Number of Contacts =             131462
Total Number of Wires =                148172
Total Number of PtConns =              15849
Total Number of Routed Wires =       148172
Total Routed Wire Length =           354911 micron
Total Number of Routed Contacts =       131462
	Layer               M1 :       6737 micron
	Layer               M2 :     105701 micron
	Layer               M3 :      92532 micron
	Layer               M4 :      66294 micron
	Layer               M5 :      43803 micron
	Layer               M6 :      22832 micron
	Layer               M7 :      18238 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1948
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5829
	Via          VIA34SQ_C :      13168
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        720
	Via     VIA23SQ_C(rot) :      53815
	Via          VIA12SQ_C :      48507
	Via     VIA12SQ_C(rot) :       4972
	Via         VIA12BAR_C :        479
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131462 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54026   vias)
    Layer VIA2       =  0.00% (0      / 54535   vias)
        Un-optimized = 100.00% (54535   vias)
    Layer VIA3       =  0.00% (0      / 13290   vias)
        Un-optimized = 100.00% (13290   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131462 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
    Layer VIA2       =  0.00% (0      / 54535   vias)
    Layer VIA3       =  0.00% (0      / 13290   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131462 vias)
 
    Layer VIA1       =  1.07% (584    / 54610   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54026   vias)
    Layer VIA2       =  0.00% (0      / 54535   vias)
        Un-optimized = 100.00% (54535   vias)
    Layer VIA3       =  0.00% (0      / 13290   vias)
        Un-optimized = 100.00% (13290   vias)
    Layer VIA4       =  0.00% (0      / 5832    vias)
        Un-optimized = 100.00% (5832    vias)
    Layer VIA5       =  0.00% (0      / 1948    vias)
        Un-optimized = 100.00% (1948    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    4 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1404 

Begin timing soft drc check ...

Created 400 soft drcs

Information: Merged away 42 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	358
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1404 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/26 Partitions, Violations =	0
Routed	2/26 Partitions, Violations =	0
Routed	3/26 Partitions, Violations =	0
Routed	4/26 Partitions, Violations =	0
Routed	5/26 Partitions, Violations =	0
Routed	6/26 Partitions, Violations =	0
Routed	7/26 Partitions, Violations =	0
Routed	8/26 Partitions, Violations =	0
Routed	9/26 Partitions, Violations =	1
Routed	10/26 Partitions, Violations =	1
Routed	11/26 Partitions, Violations =	1
Routed	12/26 Partitions, Violations =	1
Routed	13/26 Partitions, Violations =	1
Routed	14/26 Partitions, Violations =	1
Routed	15/26 Partitions, Violations =	1
Routed	16/26 Partitions, Violations =	1
Routed	17/26 Partitions, Violations =	1
Routed	18/26 Partitions, Violations =	1
Routed	19/26 Partitions, Violations =	1
Routed	20/26 Partitions, Violations =	1
Routed	21/26 Partitions, Violations =	4
Routed	22/26 Partitions, Violations =	4
Routed	23/26 Partitions, Violations =	4
Routed	24/26 Partitions, Violations =	1
Routed	25/26 Partitions, Violations =	1
Routed	26/26 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	101
	Internal Soft Spacing types : 100

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    4 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1404 

End DR iteration 0 with 26 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	101
	Internal Soft Spacing types : 100

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    4 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1404 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   56  Alloctr   58  Proc 1404 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1404 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    4 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1404 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    4 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1404 

End DR iteration 0 with 0 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1404 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 

Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1725
Net 2 = u_cortexm0ds/u_logic/n1726
Net 3 = u_cortexm0ds/u_logic/n1747
Net 4 = u_cortexm0ds/u_logic/n1749
Net 5 = u_cortexm0ds/u_logic/n1760
Net 6 = u_cortexm0ds/u_logic/n1687
Net 7 = u_cortexm0ds/u_logic/n1694
Net 8 = u_cortexm0ds/u_logic/n1667
Net 9 = u_cortexm0ds/u_logic/n1676
Net 10 = u_cortexm0ds/u_logic/n1621
Net 11 = u_cortexm0ds/u_logic/n1628
Net 12 = u_cortexm0ds/u_logic/n1556
Net 13 = u_cortexm0ds/u_logic/n1558
Net 14 = u_cortexm0ds/u_logic/n1570
Net 15 = u_cortexm0ds/u_logic/n1571
Net 16 = u_cortexm0ds/u_logic/n1574
Net 17 = u_cortexm0ds/u_logic/n1575
Net 18 = u_cortexm0ds/u_logic/n1576
Net 19 = u_cortexm0ds/u_logic/n1578
Net 20 = u_cortexm0ds/u_logic/n1580
Net 21 = u_cortexm0ds/u_logic/n1581
Net 22 = u_cortexm0ds/u_logic/n1588
Net 23 = u_cortexm0ds/u_logic/n1524
Net 24 = u_cortexm0ds/u_logic/n1529
Net 25 = u_cortexm0ds/u_logic/n1533
Net 26 = u_cortexm0ds/u_logic/n1536
Net 27 = u_cortexm0ds/u_logic/n1473
Net 28 = u_cortexm0ds/u_logic/n1487
Net 29 = u_cortexm0ds/u_logic/n1504
Net 30 = u_cortexm0ds/u_logic/n1437
Net 31 = u_cortexm0ds/u_logic/n1439
Net 32 = u_cortexm0ds/u_logic/n1424
Net 33 = u_cortexm0ds/u_logic/n1310
Net 34 = u_cortexm0ds/u_logic/n1314
Net 35 = u_cortexm0ds/u_logic/n1318
Net 36 = u_cortexm0ds/u_logic/n1180
Net 37 = u_cortexm0ds/u_logic/n1243
Net 38 = u_cortexm0ds/u_logic/n1245
Net 39 = u_cortexm0ds/u_logic/n1247
Net 40 = u_cortexm0ds/u_logic/n1279
Net 41 = u_cortexm0ds/u_logic/n1286
Net 42 = u_cortexm0ds/u_logic/n1100
Net 43 = u_cortexm0ds/u_logic/n1104
Net 44 = u_cortexm0ds/u_logic/n1161
Net 45 = u_cortexm0ds/u_logic/n1035
Net 46 = u_cortexm0ds/u_logic/n907
Net 47 = u_cortexm0ds/u_logic/n913
Net 48 = u_cortexm0ds/u_logic/n918
Net 49 = u_cortexm0ds/u_logic/n924
Net 50 = u_cortexm0ds/u_logic/n846
Net 51 = u_cortexm0ds/u_logic/n847
Net 52 = u_cortexm0ds/u_logic/n850
Net 53 = u_cortexm0ds/u_logic/n723
Net 54 = u_cortexm0ds/u_logic/n641
Net 55 = u_cortexm0ds/u_logic/n650
Net 56 = u_cortexm0ds/u_logic/n664
Net 57 = u_cortexm0ds/u_logic/n589
Net 58 = u_cortexm0ds/u_logic/n590
Net 59 = u_cortexm0ds/u_logic/n594
Net 60 = u_cortexm0ds/u_logic/n536
Net 61 = u_cortexm0ds/u_logic/n453
Net 62 = u_cortexm0ds/u_logic/n465
Net 63 = u_cortexm0ds/u_logic/n486
Net 64 = u_cortexm0ds/u_logic/n489
Net 65 = u_cortexm0ds/u_logic/n500
Net 66 = u_cortexm0ds/u_logic/n432
Net 67 = u_cortexm0ds/u_logic/n434
Net 68 = u_cortexm0ds/u_logic/n439
Net 69 = u_cortexm0ds/u_logic/n366
Net 70 = u_cortexm0ds/u_logic/n322
Net 71 = u_cortexm0ds/u_logic/n282
Net 72 = u_cortexm0ds/u_logic/n288
Net 73 = u_cortexm0ds/u_logic/n242
Net 74 = u_cortexm0ds/u_logic/n246
Net 75 = u_cortexm0ds/u_logic/n95
Net 76 = u_cortexm0ds/u_logic/n110
Net 77 = u_cortexm0ds/u_logic/n111
Net 78 = u_cortexm0ds/u_logic/n120
Net 79 = u_cortexm0ds/u_logic/n122
Net 80 = u_cortexm0ds/u_logic/n126
Net 81 = u_cortexm0ds/u_logic/n129
Net 82 = u_cortexm0ds/u_logic/n135
Net 83 = u_cortexm0ds/u_logic/n156
Net 84 = ahb/n5
Net 85 = u_cortexm0ds/u_logic/n43
Net 86 = u_cortexm0ds/u_logic/n80
Net 87 = n121
Net 88 = ahb/n1
Net 89 = u_cortexm0ds/u_logic/n64
Net 90 = u_cortexm0ds/u_logic/n65
Net 91 = u_cortexm0ds/u_logic/n152
Net 92 = u_cortexm0ds/u_logic/n157
Net 93 = u_cortexm0ds/u_logic/n162
Net 94 = u_cortexm0ds/u_logic/n169
Net 95 = u_cortexm0ds/u_logic/n171
Net 96 = u_cortexm0ds/u_logic/n173
Net 97 = u_cortexm0ds/u_logic/n175
Net 98 = n271
Net 99 = u_cortexm0ds/u_logic/n212
Net 100 = u_cortexm0ds/u_logic/n261
.... and 292 other nets
Total number of changed nets = 392 (out of 14695)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    4 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 
[ECO: DR] Elapsed real time: 0:00:15 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    4 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1404 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356627 micron
Total Number of Contacts =             131499
Total Number of Wires =                148305
Total Number of PtConns =              15854
Total Number of Routed Wires =       148305
Total Routed Wire Length =           354927 micron
Total Number of Routed Contacts =       131499
	Layer               M1 :       6766 micron
	Layer               M2 :     105547 micron
	Layer               M3 :      92550 micron
	Layer               M4 :      66408 micron
	Layer               M5 :      43806 micron
	Layer               M6 :      22844 micron
	Layer               M7 :      18230 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1951
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5835
	Via          VIA34SQ_C :      13219
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        714
	Via     VIA23SQ_C(rot) :      53772
	Via          VIA12SQ_C :      48548
	Via     VIA12SQ_C(rot) :       4957
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356627 micron
Total Number of Contacts =             131499
Total Number of Wires =                148305
Total Number of PtConns =              15854
Total Number of Routed Wires =       148305
Total Routed Wire Length =           354927 micron
Total Number of Routed Contacts =       131499
	Layer               M1 :       6766 micron
	Layer               M2 :     105547 micron
	Layer               M3 :      92550 micron
	Layer               M4 :      66408 micron
	Layer               M5 :      43806 micron
	Layer               M6 :      22844 micron
	Layer               M7 :      18230 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1951
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5835
	Via          VIA34SQ_C :      13219
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        714
	Via     VIA23SQ_C(rot) :      53772
	Via          VIA12SQ_C :      48548
	Via     VIA12SQ_C(rot) :       4957
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 392 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    4 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1404 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec  8 23:00:32 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 9 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15649 nets in the design, 15450 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3704 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:00:48 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:        2.4294
  Critical Path Slack:        -0.1670
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -40.6612
  No. of Violating Paths:    621.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 214
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27519.4750
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3192.0487
  Total Buffer Area:         685.4264
  Total Inverter Area:      2506.6223
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    164030.1406
  Net YLength        :    195793.0156
  -----------------------------------
  Cell Area:               42106.3243
  Design Area:             60756.1842
  Net Length        :     359823.1562


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            295.8571
  -----------------------------------------
  Overall Compile Time:            296.9701
  Overall Compile Wall Clock Time: 297.4116

  --------------------------------------------------------------------

  Design  WNS: 0.1670  TNS: 40.6612  Number of Violating Paths: 621  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1670 TNS: 40.6612  Number of Violating Path: 621
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec  8 23:00:49 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.17  TNS: 40.66  Number of Violating Paths: 621  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41904.5
  Total fixed cell area: 202.8
  Total physical cell area: 42107.3
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42105.8      0.17      40.7       0.0 u_cortexm0ds/u_logic/Cxc3z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:58 2016
****************************************
Std cell utilization: 84.86%  (165681/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.80%  (164883/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165681   sites, (non-fixed:164883 fixed:798)
                      13445    cells, (non-fixed:13424  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:58 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13424) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:00:58 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec  8 23:01:02 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec  8 23:01:03 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1404 
Num of eco nets = 14695
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1404 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1404 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1404 
Net statistics:
Total number of nets     = 14695
Number of nets to route  = 2
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14586
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
14683 nets are fully connected,
 of which 14683 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1404 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1404 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   64  Proc 1404 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   64  Proc 1404 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   64  Proc 1404 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2273 Max = 8 GRCs =  2070 (5.64%)
Initial. H routing: Overflow =  1879 Max = 3 (GRCs =  19) GRCs =  1763 (9.60%)
Initial. V routing: Overflow =   393 Max = 8 (GRCs =   1) GRCs =   307 (1.67%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M2         Overflow =   181 Max = 8 (GRCs =   1) GRCs =    81 (0.44%)
Initial. M3         Overflow =  1747 Max = 3 (GRCs =  19) GRCs =  1608 (8.76%)
Initial. M4         Overflow =   199 Max = 2 (GRCs =   7) GRCs =   211 (1.15%)
Initial. M5         Overflow =   127 Max = 1 (GRCs = 105) GRCs =   150 (0.82%)
Initial. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.21 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.42 9.78 13.5 19.2 17.1 15.2 10.3 5.64 2.24 0.51 0.50 0.15 0.09 0.10
M3       1.46 2.40 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.50 5.22 1.04
M4       8.44 14.1 3.20 19.5 0.00 12.6 18.9 3.13 12.2 0.00 6.72 0.23 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.58
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.82 9.53 0.99 5.04 0.06 12.7 0.21 0.66 0.20


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via VIA12SQ_C count = 1
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   64  Proc 1404 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2273 Max = 8 GRCs =  2070 (5.64%)
phase1. H routing: Overflow =  1879 Max = 3 (GRCs =  19) GRCs =  1763 (9.60%)
phase1. V routing: Overflow =   393 Max = 8 (GRCs =   1) GRCs =   307 (1.67%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M2         Overflow =   181 Max = 8 (GRCs =   1) GRCs =    81 (0.44%)
phase1. M3         Overflow =  1747 Max = 3 (GRCs =  19) GRCs =  1608 (8.76%)
phase1. M4         Overflow =   199 Max = 2 (GRCs =   7) GRCs =   211 (1.15%)
phase1. M5         Overflow =   127 Max = 1 (GRCs = 105) GRCs =   150 (0.82%)
phase1. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.21 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.42 9.78 13.5 19.2 17.1 15.2 10.3 5.64 2.24 0.51 0.50 0.15 0.09 0.10
M3       1.46 2.40 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.50 5.22 1.04
M4       8.44 14.1 3.20 19.5 0.00 12.6 18.9 3.13 12.2 0.00 6.72 0.23 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.58
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.82 9.53 0.99 5.04 0.06 12.7 0.21 0.66 0.20


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1
phase1. Via VIA12SQ_C count = 1
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   64  Proc 1404 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2273 Max = 8 GRCs =  2070 (5.64%)
phase2. H routing: Overflow =  1879 Max = 3 (GRCs =  19) GRCs =  1763 (9.60%)
phase2. V routing: Overflow =   393 Max = 8 (GRCs =   1) GRCs =   307 (1.67%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M2         Overflow =   181 Max = 8 (GRCs =   1) GRCs =    81 (0.44%)
phase2. M3         Overflow =  1747 Max = 3 (GRCs =  19) GRCs =  1608 (8.76%)
phase2. M4         Overflow =   199 Max = 2 (GRCs =   7) GRCs =   211 (1.15%)
phase2. M5         Overflow =   127 Max = 1 (GRCs = 105) GRCs =   150 (0.82%)
phase2. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.21 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.42 9.78 13.5 19.2 17.1 15.2 10.3 5.64 2.24 0.51 0.50 0.15 0.09 0.10
M3       1.46 2.40 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.50 5.22 1.04
M4       8.44 14.1 3.20 19.5 0.00 12.6 18.9 3.13 12.2 0.00 6.72 0.23 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.58
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.51 1.90 7.82 9.53 0.99 5.04 0.06 12.7 0.21 0.66 0.20


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1
phase2. Via VIA12SQ_C count = 1
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   64  Proc 1404 

Congestion utilization per direction:
Average vertical track utilization   = 39.41 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.46 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1404 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1404 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1404 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1404 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1404 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 4 of 7


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   54  Proc 1404 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   54  Proc 1404 

Number of wires with overlap after iteration 1 = 3 of 5


Wire length and via report:
---------------------------
Number of M1 wires: 4 		  : 0
Number of M2 wires: 1 		 VIA12SQ_C: 1
Number of M3 wires: 0 		 VIA23SQ_C: 0
Number of M4 wires: 0 		 VIA34SQ_C: 0
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 5 		 vias: 1

Total M1 wire length: 0.5
Total M2 wire length: 0.3
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 0.9

Longest M1 wire length: 0.2
Longest M2 wire length: 0.3
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1404 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	7
Checked	6/16 Partitions, Violations =	7
Checked	7/16 Partitions, Violations =	7
Checked	8/16 Partitions, Violations =	7
Checked	9/16 Partitions, Violations =	7
Checked	10/16 Partitions, Violations =	7
Checked	11/16 Partitions, Violations =	7
Checked	12/16 Partitions, Violations =	7
Checked	13/16 Partitions, Violations =	7
Checked	14/16 Partitions, Violations =	7
Checked	15/16 Partitions, Violations =	7
Checked	16/16 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1404 

Total Wire Length =                    356628 micron
Total Number of Contacts =             131499
Total Number of Wires =                148307
Total Number of PtConns =              15855
Total Number of Routed Wires =       148307
Total Routed Wire Length =           354928 micron
Total Number of Routed Contacts =       131499
	Layer               M1 :       6767 micron
	Layer               M2 :     105548 micron
	Layer               M3 :      92551 micron
	Layer               M4 :      66408 micron
	Layer               M5 :      43806 micron
	Layer               M6 :      22844 micron
	Layer               M7 :      18230 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1951
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5835
	Via          VIA34SQ_C :      13219
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        714
	Via     VIA23SQ_C(rot) :      53772
	Via          VIA12SQ_C :      48549
	Via     VIA12SQ_C(rot) :       4957
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1404 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356627 micron
Total Number of Contacts =             131499
Total Number of Wires =                148304
Total Number of PtConns =              15855
Total Number of Routed Wires =       148304
Total Routed Wire Length =           354927 micron
Total Number of Routed Contacts =       131499
	Layer               M1 :       6767 micron
	Layer               M2 :     105547 micron
	Layer               M3 :      92550 micron
	Layer               M4 :      66408 micron
	Layer               M5 :      43806 micron
	Layer               M6 :      22844 micron
	Layer               M7 :      18230 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1224
	Via          VIA56SQ_C :       1951
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5835
	Via          VIA34SQ_C :      13219
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        714
	Via     VIA23SQ_C(rot) :      53772
	Via          VIA12SQ_C :      48548
	Via     VIA12SQ_C(rot) :       4958
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131499 vias)
 
    Layer VIA1       =  1.07% (584    / 54636   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54052   vias)
    Layer VIA2       =  0.00% (0      / 54486   vias)
        Un-optimized = 100.00% (54486   vias)
    Layer VIA3       =  0.00% (0      / 13341   vias)
        Un-optimized = 100.00% (13341   vias)
    Layer VIA4       =  0.00% (0      / 5838    vias)
        Un-optimized = 100.00% (5838    vias)
    Layer VIA5       =  0.00% (0      / 1951    vias)
        Un-optimized = 100.00% (1951    vias)
    Layer VIA6       =  0.00% (0      / 1231    vias)
        Un-optimized = 100.00% (1231    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1404 

Begin timing soft drc check ...

Created 169 soft drcs

Information: Merged away 22 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	147
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1404 
Total number of nets = 14695, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/15 Partitions, Violations =	0
Routed	2/15 Partitions, Violations =	0
Routed	3/15 Partitions, Violations =	0
Routed	4/15 Partitions, Violations =	0
Routed	5/15 Partitions, Violations =	0
Routed	6/15 Partitions, Violations =	0
Routed	7/15 Partitions, Violations =	0
Routed	8/15 Partitions, Violations =	0
Routed	9/15 Partitions, Violations =	0
Routed	10/15 Partitions, Violations =	0
Routed	11/15 Partitions, Violations =	0
Routed	12/15 Partitions, Violations =	0
Routed	13/15 Partitions, Violations =	0
Routed	14/15 Partitions, Violations =	0
Routed	15/15 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	Internal Soft Spacing types : 11

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1404 

End DR iteration 0 with 15 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	Internal Soft Spacing types : 11

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1404 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1404 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1747
Net 2 = u_cortexm0ds/u_logic/n1691
Net 3 = u_cortexm0ds/u_logic/n1702
Net 4 = u_cortexm0ds/u_logic/n1648
Net 5 = u_cortexm0ds/u_logic/n1675
Net 6 = u_cortexm0ds/u_logic/n1612
Net 7 = u_cortexm0ds/u_logic/n1557
Net 8 = u_cortexm0ds/u_logic/n1558
Net 9 = u_cortexm0ds/u_logic/n1564
Net 10 = u_cortexm0ds/u_logic/n1576
Net 11 = u_cortexm0ds/u_logic/n1580
Net 12 = u_cortexm0ds/u_logic/n1581
Net 13 = u_cortexm0ds/u_logic/n1529
Net 14 = u_cortexm0ds/u_logic/n1533
Net 15 = u_cortexm0ds/u_logic/n1547
Net 16 = u_cortexm0ds/u_logic/n1548
Net 17 = u_cortexm0ds/u_logic/n1492
Net 18 = u_cortexm0ds/u_logic/n1466
Net 19 = u_cortexm0ds/u_logic/n1373
Net 20 = u_cortexm0ds/u_logic/n1420
Net 21 = u_cortexm0ds/u_logic/n1432
Net 22 = u_cortexm0ds/u_logic/n1310
Net 23 = u_cortexm0ds/u_logic/n1204
Net 24 = u_cortexm0ds/u_logic/n1279
Net 25 = u_cortexm0ds/u_logic/n1104
Net 26 = u_cortexm0ds/u_logic/n1013
Net 27 = u_cortexm0ds/u_logic/n975
Net 28 = u_cortexm0ds/u_logic/n892
Net 29 = u_cortexm0ds/u_logic/n916
Net 30 = u_cortexm0ds/u_logic/n822
Net 31 = u_cortexm0ds/u_logic/n832
Net 32 = u_cortexm0ds/u_logic/n838
Net 33 = u_cortexm0ds/u_logic/n847
Net 34 = u_cortexm0ds/u_logic/n849
Net 35 = u_cortexm0ds/u_logic/n851
Net 36 = u_cortexm0ds/u_logic/n811
Net 37 = u_cortexm0ds/u_logic/n723
Net 38 = u_cortexm0ds/u_logic/n663
Net 39 = u_cortexm0ds/u_logic/n676
Net 40 = u_cortexm0ds/u_logic/n677
Net 41 = u_cortexm0ds/u_logic/n584
Net 42 = u_cortexm0ds/u_logic/n590
Net 43 = u_cortexm0ds/u_logic/n608
Net 44 = u_cortexm0ds/u_logic/n613
Net 45 = u_cortexm0ds/u_logic/n616
Net 46 = u_cortexm0ds/u_logic/n504
Net 47 = u_cortexm0ds/u_logic/n505
Net 48 = u_cortexm0ds/u_logic/n517
Net 49 = u_cortexm0ds/u_logic/n489
Net 50 = u_cortexm0ds/u_logic/n325
Net 51 = u_cortexm0ds/u_logic/n281
Net 52 = u_cortexm0ds/u_logic/HCLK_BC_1_G3B1I3
Net 53 = u_cortexm0ds/u_logic/n159
Net 54 = u_cortexm0ds/u_logic/n247
Net 55 = u_cortexm0ds/u_logic/n98
Net 56 = u_cortexm0ds/u_logic/n65
Net 57 = u_cortexm0ds/u_logic/n174
Net 58 = u_cortexm0ds/u_logic/n176
Net 59 = u_cortexm0ds/u_logic/n186
Net 60 = u_cortexm0ds/u_logic/n261
Net 61 = u_cortexm0ds/u_logic/n264
Net 62 = u_cortexm0ds/u_logic/n469
Net 63 = u_cortexm0ds/u_logic/n493
Net 64 = u_cortexm0ds/u_logic/n507
Net 65 = u_cortexm0ds/u_logic/n530
Net 66 = u_cortexm0ds/u_logic/n550
Net 67 = u_cortexm0ds/u_logic/n571
Net 68 = u_cortexm0ds/u_logic/n596
Net 69 = u_cortexm0ds/u_logic/n6
Net 70 = u_cortexm0ds/u_logic/n30
Net 71 = u_cortexm0ds/u_logic/n32
Net 72 = u_cortexm0ds/u_logic/n60
Net 73 = u_cortexm0ds/u_logic/n78
Net 74 = u_cortexm0ds/u_logic/n151
Net 75 = u_cortexm0ds/u_logic/n612
Net 76 = u_cortexm0ds/u_logic/n231
Net 77 = u_cortexm0ds/u_logic/n233
Net 78 = u_cortexm0ds/u_logic/n600
Net 79 = u_cortexm0ds/u_logic/n696
Net 80 = u_cortexm0ds/u_logic/n888
Net 81 = u_cortexm0ds/u_logic/n900
Net 82 = u_cortexm0ds/u_logic/n1080
Net 83 = u_cortexm0ds/u_logic/n785
Net 84 = u_cortexm0ds/u_logic/n791
Net 85 = u_cortexm0ds/u_logic/n1227
Net 86 = u_cortexm0ds/u_logic/n1250
Net 87 = u_cortexm0ds/u_logic/n1268
Net 88 = u_cortexm0ds/u_logic/n1613
Net 89 = u_cortexm0ds/u_logic/n835
Net 90 = u_cortexm0ds/u_logic/n842
Net 91 = u_cortexm0ds/u_logic/n1089
Net 92 = u_cortexm0ds/u_logic/n1123
Net 93 = u_cortexm0ds/u_logic/n1233
Net 94 = u_cortexm0ds/u_logic/n1244
Net 95 = u_cortexm0ds/u_logic/n1262
Net 96 = u_cortexm0ds/u_logic/n1508
Net 97 = u_cortexm0ds/u_logic/n1
Net 98 = u_cortexm0ds/u_logic/n16653
Net 99 = u_cortexm0ds/u_logic/n16657
Net 100 = u_cortexm0ds/u_logic/n16654
.... and 104 other nets
Total number of changed nets = 204 (out of 14695)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 
[ECO: DR] Elapsed real time: 0:00:13 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1404 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356633 micron
Total Number of Contacts =             131512
Total Number of Wires =                148368
Total Number of PtConns =              15871
Total Number of Routed Wires =       148368
Total Routed Wire Length =           354932 micron
Total Number of Routed Contacts =       131512
	Layer               M1 :       6784 micron
	Layer               M2 :     105440 micron
	Layer               M3 :      92539 micron
	Layer               M4 :      66515 micron
	Layer               M5 :      43810 micron
	Layer               M6 :      22843 micron
	Layer               M7 :      18228 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1952
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5842
	Via          VIA34SQ_C :      13263
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        712
	Via     VIA23SQ_C(rot) :      53731
	Via          VIA12SQ_C :      48558
	Via     VIA12SQ_C(rot) :       4951
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
        Un-optimized = 100.00% (13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
        Un-optimized = 100.00% (5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
        Un-optimized = 100.00% (13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
        Un-optimized = 100.00% (5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14695
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356633 micron
Total Number of Contacts =             131512
Total Number of Wires =                148368
Total Number of PtConns =              15871
Total Number of Routed Wires =       148368
Total Routed Wire Length =           354932 micron
Total Number of Routed Contacts =       131512
	Layer               M1 :       6784 micron
	Layer               M2 :     105440 micron
	Layer               M3 :      92539 micron
	Layer               M4 :      66515 micron
	Layer               M5 :      43810 micron
	Layer               M6 :      22843 micron
	Layer               M7 :      18228 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1952
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5842
	Via          VIA34SQ_C :      13263
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        712
	Via     VIA23SQ_C(rot) :      53731
	Via          VIA12SQ_C :      48558
	Via     VIA12SQ_C(rot) :       4951
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
        Un-optimized = 100.00% (13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
        Un-optimized = 100.00% (5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131512 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13385   vias)
        Un-optimized = 100.00% (13385   vias)
    Layer VIA4       =  0.00% (0      / 5845    vias)
        Un-optimized = 100.00% (5845    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 204 nets
[ECO: End] Elapsed real time: 0:00:13 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1404 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec  8 23:01:17 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 7 sec, ELAPSE: 8 sec, memory: 160896 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15649 nets in the design, 15450 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3710 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:01:33 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:        2.4214
  Critical Path Slack:        -0.1589
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -35.6580
  No. of Violating Paths:    616.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 214
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27518.9667
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3192.0487
  Total Buffer Area:         685.4264
  Total Inverter Area:      2506.6223
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    164042.3438
  Net YLength        :    195789.4219
  -----------------------------------
  Cell Area:               42105.8160
  Design Area:             60755.6759
  Net Length        :     359831.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            302.0798
  -----------------------------------------
  Overall Compile Time:            303.3291
  Overall Compile Wall Clock Time: 303.7809

  --------------------------------------------------------------------

  Design  WNS: 0.1589  TNS: 35.6580  Number of Violating Paths: 616  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1589 TNS: 35.6580  Number of Violating Path: 616
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:01:35 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:        2.4214
  Critical Path Slack:        -0.1589
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -35.6580
  No. of Violating Paths:    616.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 214
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27518.9667
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3192.0487
  Total Buffer Area:         685.4264
  Total Inverter Area:      2506.6223
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    164042.3438
  Net YLength        :    195789.4219
  -----------------------------------
  Cell Area:               42105.8160
  Design Area:             60755.6759
  Net Length        :     359831.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            302.0798
  -----------------------------------------
  Overall Compile Time:            303.3291
  Overall Compile Wall Clock Time: 303.7809

  --------------------------------------------------------------------

  Design  WNS: 0.1589  TNS: 35.6580  Number of Violating Paths: 616  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1589 TNS: 35.6580  Number of Violating Path: 616
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 23:01:35 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 23:01:35 2016
Too few nets violating (3) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 23:01:37 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:01:37 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            44.0000
  Critical Path Length:        2.4214
  Critical Path Slack:        -0.1589
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -35.6580
  No. of Violating Paths:    616.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13445
  Buf/Inv Cell Count:            1866
  Buf Cell Count:                 214
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11396
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27518.9667
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3192.0487
  Total Buffer Area:         685.4264
  Total Inverter Area:      2506.6223
  Macro/Black Box Area:        0.0000
  Net Area:                18649.8599
  Net XLength        :    164042.3438
  Net YLength        :    195789.4219
  -----------------------------------
  Cell Area:               42105.8160
  Design Area:             60755.6759
  Net Length        :     359831.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            302.0798
  -----------------------------------------
  Overall Compile Time:            303.3291
  Overall Compile Wall Clock Time: 303.7809

  --------------------------------------------------------------------

  Design  WNS: 0.1589  TNS: 35.6580  Number of Violating Paths: 616  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1589 TNS: 35.6580  Number of Violating Path: 616
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 23:01:37 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.16  TNS: 35.66  Number of Violating Paths: 616  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41904.0
  Total fixed cell area: 202.8
  Total physical cell area: 42106.8
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   42106.1      0.16      35.7       0.0                          
    0:00:08   42106.3      0.16      35.6       0.0                          
    0:00:08   42105.6      0.16      35.7       0.0                          
    0:00:08   42105.6      0.16      35.7       0.0                          
    0:00:08   42105.1      0.16      35.7       0.0                          
    0:00:09   42105.3      0.16      35.7       0.0                          
    0:00:09   42105.6      0.16      35.6       0.0                          
    0:00:09   42105.6      0.16      35.6       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42105.6      0.16      34.5       0.0 HTRANS[1]                
    0:00:09   42105.6      0.16      34.5       0.0 HTRANS[1]                
    0:00:09   42105.6      0.16      34.5       0.0 HTRANS[1]                
    0:00:09   42105.1      0.16      35.9       0.0 HTRANS[1]                
    0:00:09   42105.1      0.16      35.9       0.0 HTRANS[1]                
    0:00:10   42107.3      0.16      35.6       0.0 HTRANS[1]                
    0:00:10   42106.1      0.16      36.2       0.0 HTRANS[1]                


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   42105.3      0.16      35.3       0.0 u_cortexm0ds/u_logic/Sgp2z4_reg/D
    0:00:15   42105.6      0.16      35.3       0.0 u_cortexm0ds/u_logic/Duu2z4_reg/D
    0:00:15   42105.8      0.16      35.3       0.0 u_cortexm0ds/u_logic/Txj2z4_reg/D
    0:00:15   42106.1      0.16      35.3       0.0 u_cortexm0ds/u_logic/Ug63z4_reg/D
    0:00:15   42106.1      0.16      35.2       0.0 u_cortexm0ds/u_logic/Lq03z4_reg/D
    0:00:15   42106.1      0.16      35.2       0.0 u_cortexm0ds/u_logic/Lq03z4_reg/D
    0:00:15   42107.1      0.16      35.0       0.0 u_cortexm0ds/u_logic/Dq73z4_reg/D
    0:00:16   42107.1      0.16      34.9       0.0 u_cortexm0ds/u_logic/Dq73z4_reg/D
    0:00:16   42107.3      0.16      34.9       0.0 u_cortexm0ds/u_logic/Ixt2z4_reg/D
    0:00:16   42107.6      0.16      34.9       0.0 u_cortexm0ds/u_logic/Hyz2z4_reg/D
    0:00:16   42107.8      0.16      34.9       0.0 u_cortexm0ds/u_logic/X533z4_reg/D
    0:00:16   42108.1      0.16      34.9       0.0 u_cortexm0ds/u_logic/R283z4_reg/D
    0:00:16   42108.1      0.16      34.9       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:16   42108.1      0.16      34.9       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:16   42108.4      0.16      34.9       0.0 u_cortexm0ds/u_logic/Wu63z4_reg/D
    0:00:16   42108.6      0.16      34.9       0.0 u_cortexm0ds/u_logic/Ipm2z4_reg/D
    0:00:16   42108.9      0.16      34.9       0.0 u_cortexm0ds/u_logic/Q713z4_reg/D
    0:00:16   42109.1      0.16      34.8       0.0 u_cortexm0ds/u_logic/Dq73z4_reg/D
    0:00:16   42109.4      0.16      34.8       0.0 u_cortexm0ds/u_logic/Ibe3z4_reg/D
    0:00:16   42109.6      0.16      34.8       0.0 u_cortexm0ds/u_logic/Ukt2z4_reg/D
    0:00:16   42110.4      0.16      34.8       0.0 u_cortexm0ds/u_logic/R6v2z4_reg/D
    0:00:16   42110.6      0.16      34.8       0.0 u_cortexm0ds/u_logic/Gf43z4_reg/D
    0:00:16   42110.9      0.16      34.8       0.0 u_cortexm0ds/u_logic/It63z4_reg/D
    0:00:16   42111.2      0.16      34.8       0.0 u_cortexm0ds/u_logic/Wlz2z4_reg/D
    0:00:16   42111.4      0.16      34.8       0.0 u_cortexm0ds/u_logic/To23z4_reg/D
    0:00:16   42112.2      0.16      34.5       0.0 u_cortexm0ds/u_logic/Dq53z4_reg/D
    0:00:16   42112.4      0.16      34.4       0.0 u_cortexm0ds/u_logic/Jex2z4_reg/D
    0:00:16   42112.7      0.16      34.4       0.0 u_cortexm0ds/u_logic/Wqm2z4_reg/D
    0:00:16   42112.9      0.16      34.4       0.0 u_cortexm0ds/u_logic/Ksm2z4_reg/D
    0:00:17   42113.2      0.16      34.4       0.0 u_cortexm0ds/u_logic/Av13z4_reg/D
    0:00:17   42114.5      0.16      34.1       0.0 u_cortexm0ds/u_logic/Ohv2z4_reg/D
    0:00:17   42114.7      0.16      34.1       0.0 u_cortexm0ds/u_logic/X553z4_reg/D
    0:00:17   42119.0      0.16      34.1       0.0 u_cortexm0ds/u_logic/Idk2z4_reg/D
    0:00:17   42117.8      0.16      34.1       0.0 hsel_s2                  
    0:00:17   42117.8      0.16      34.1       0.0 hsel_s2                  
    0:00:17   42117.8      0.16      34.1       0.0 hsel_s2                  
    0:00:17   42119.3      0.16      34.1       0.0 hsel_s2                  
    0:00:17   42119.3      0.16      34.1       0.0 hsel_s2                  
    0:00:17   42119.3      0.16      34.1       0.0 hsel_s2                  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:01:55 2016
****************************************
Std cell utilization: 84.89%  (165734/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.82%  (164936/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165734   sites, (non-fixed:164936 fixed:798)
                      13446    cells, (non-fixed:13425  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:01:55 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 55 (out of 13425) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:01:55 2016
****************************************

avg cell displacement:    0.323 um ( 0.19 row height)
max cell displacement:    0.626 um ( 0.37 row height)
std deviation:            0.194 um ( 0.12 row height)
number of cell moved:        10 cells (out of 13425 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Legalizing 45 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:01:55 2016
****************************************

avg cell displacement:    1.635 um ( 0.98 row height)
max cell displacement:    8.845 um ( 5.29 row height)
std deviation:            2.247 um ( 1.34 row height)
number of cell moved:        31 cells (out of 13425 cells)

Largest displacement cells:
  Cell: u_cortexm0ds/u_logic/U6039 (MUX21X2_LVT)
    Input location: (67.120 220.032)
    Legal location: (70.008 211.672)
    Displacement: 8.845 um, e.g. 5.29 row height.
  Cell: u_cortexm0ds/u_logic/U5820 (MUX21X2_LVT)
    Input location: (98.128 215.016)
    Legal location: (97.368 208.328)
    Displacement: 6.731 um, e.g. 4.03 row height.

Total 2 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Split 3 nets of total 3 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Dec  8 23:01:59 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec  8 23:02:01 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1404 
Num of eco nets = 14696
Num of open eco nets = 114
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1404 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1404 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1404 
Net statistics:
Total number of nets     = 14696
Number of nets to route  = 114
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14587
112 nets are partially connected,
 of which 112 are detail routed and 0 are global routed.
14572 nets are fully connected,
 of which 14572 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1404 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1404 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   64  Proc 1404 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   64  Proc 1404 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   64  Proc 1404 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2304 Max = 8 GRCs =  2091 (5.69%)
Initial. H routing: Overflow =  1907 Max = 3 (GRCs =  21) GRCs =  1779 (9.69%)
Initial. V routing: Overflow =   397 Max = 8 (GRCs =   1) GRCs =   312 (1.70%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M2         Overflow =   182 Max = 8 (GRCs =   1) GRCs =    83 (0.45%)
Initial. M3         Overflow =  1774 Max = 3 (GRCs =  21) GRCs =  1622 (8.83%)
Initial. M4         Overflow =   201 Max = 2 (GRCs =   7) GRCs =   214 (1.17%)
Initial. M5         Overflow =   128 Max = 1 (GRCs = 106) GRCs =   152 (0.83%)
Initial. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.26 0.05 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.42 9.76 13.6 19.2 17.2 15.1 10.3 5.65 2.22 0.51 0.50 0.15 0.09 0.10
M3       1.46 2.42 0.24 6.81 0.04 4.69 20.2 0.12 30.7 0.00 25.3 1.53 5.21 1.09
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.79 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.3 0.00 0.00 0.59
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.16 1.91 9.50 1.91 7.81 9.53 1.00 5.03 0.06 12.7 0.21 0.66 0.21


Initial. Total Wire Length = 132.97
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 72.13
Initial. Layer M3 wire length = 51.26
Initial. Layer M4 wire length = 9.58
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 103
Initial. Via VIA12SQ_C count = 54
Initial. Via VIA23SQ_C count = 48
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   65  Proc 1404 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2274 Max = 8 GRCs =  2072 (5.64%)
phase1. H routing: Overflow =  1879 Max = 3 (GRCs =  19) GRCs =  1761 (9.59%)
phase1. V routing: Overflow =   395 Max = 8 (GRCs =   1) GRCs =   311 (1.69%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M2         Overflow =   180 Max = 8 (GRCs =   1) GRCs =    82 (0.45%)
phase1. M3         Overflow =  1746 Max = 3 (GRCs =  19) GRCs =  1604 (8.74%)
phase1. M4         Overflow =   201 Max = 2 (GRCs =   7) GRCs =   214 (1.17%)
phase1. M5         Overflow =   128 Max = 1 (GRCs = 106) GRCs =   152 (0.83%)
phase1. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.26 0.05 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.51 9.77 13.8 19.3 17.0 15.1 10.2 5.63 2.19 0.51 0.50 0.15 0.09 0.09
M3       1.48 2.45 0.24 6.91 0.05 4.73 20.3 0.12 30.8 0.00 25.1 1.51 5.17 1.06
M4       8.42 14.1 3.20 19.4 0.00 12.6 19.0 3.15 12.2 0.00 6.75 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.4 0.00 12.9 23.4 0.11 0.00 0.00 32.2 0.00 0.00 0.59
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.93 9.53 1.90 7.81 9.53 1.00 5.03 0.06 12.7 0.21 0.65 0.21


phase1. Total Wire Length = 143.95
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 80.24
phase1. Layer M3 wire length = 55.95
phase1. Layer M4 wire length = 7.76
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 103
phase1. Via VIA12SQ_C count = 54
phase1. Via VIA23SQ_C count = 47
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   65  Proc 1404 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2267 Max = 8 GRCs =  2067 (5.63%)
phase2. H routing: Overflow =  1871 Max = 3 (GRCs =  19) GRCs =  1757 (9.57%)
phase2. V routing: Overflow =   395 Max = 8 (GRCs =   1) GRCs =   310 (1.69%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     5 (0.03%)
phase2. M2         Overflow =   181 Max = 8 (GRCs =   1) GRCs =    81 (0.44%)
phase2. M3         Overflow =  1737 Max = 3 (GRCs =  19) GRCs =  1599 (8.71%)
phase2. M4         Overflow =   201 Max = 2 (GRCs =   7) GRCs =   214 (1.17%)
phase2. M5         Overflow =   128 Max = 1 (GRCs = 106) GRCs =   152 (0.83%)
phase2. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.26 0.05 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.53 9.78 13.8 19.3 17.0 15.1 10.2 5.64 2.18 0.50 0.49 0.15 0.09 0.09
M3       1.49 2.45 0.24 6.96 0.05 4.72 20.3 0.12 30.7 0.00 25.1 1.50 5.17 1.03
M4       8.41 14.1 3.20 19.4 0.00 12.6 19.0 3.14 12.2 0.00 6.75 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.4 0.11 0.00 0.00 32.3 0.00 0.00 0.59
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.14 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.93 9.53 1.89 7.81 9.54 1.00 5.02 0.06 12.7 0.21 0.65 0.20


phase2. Total Wire Length = 157.91
phase2. Layer M1 wire length = 2.10
phase2. Layer M2 wire length = 87.94
phase2. Layer M3 wire length = 52.88
phase2. Layer M4 wire length = 12.27
phase2. Layer M5 wire length = 2.71
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 108
phase2. Via VIA12SQ_C count = 54
phase2. Via VIA23SQ_C count = 44
phase2. Via VIA34SQ_C count = 6
phase2. Via VIA45SQ_C count = 4
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   65  Proc 1404 

Congestion utilization per direction:
Average vertical track utilization   = 39.34 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.35 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1404 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1404 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1404 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1404 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1404 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 271 of 428


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   55  Alloctr   56  Proc 1404 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   55  Alloctr   56  Proc 1404 

Number of wires with overlap after iteration 1 = 164 of 288


Wire length and via report:
---------------------------
Number of M1 wires: 127 		  : 0
Number of M2 wires: 93 		 VIA12SQ_C: 100
Number of M3 wires: 58 		 VIA23SQ_C: 84
Number of M4 wires: 9 		 VIA34SQ_C: 16
Number of M5 wires: 1 		 VIA45SQ_C: 2
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 288 		 vias: 202

Total M1 wire length: 24.1
Total M2 wire length: 95.7
Total M3 wire length: 67.9
Total M4 wire length: 23.4
Total M5 wire length: 1.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 212.5

Longest M1 wire length: 0.9
Longest M2 wire length: 7.0
Longest M3 wire length: 4.3
Longest M4 wire length: 8.8
Longest M5 wire length: 1.5
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1404 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1404 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	49
Checked	6/16 Partitions, Violations =	269
Checked	7/16 Partitions, Violations =	269
Checked	8/16 Partitions, Violations =	269
Checked	9/16 Partitions, Violations =	316
Checked	10/16 Partitions, Violations =	555
Checked	11/16 Partitions, Violations =	600
Checked	12/16 Partitions, Violations =	600
Checked	13/16 Partitions, Violations =	637
Checked	14/16 Partitions, Violations =	768
Checked	15/16 Partitions, Violations =	773
Checked	16/16 Partitions, Violations =	773

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	773

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1407 

Total Wire Length =                    356761 micron
Total Number of Contacts =             131580
Total Number of Wires =                148500
Total Number of PtConns =              15875
Total Number of Routed Wires =       148500
Total Routed Wire Length =           355059 micron
Total Number of Routed Contacts =       131580
	Layer               M1 :       6799 micron
	Layer               M2 :     105479 micron
	Layer               M3 :      92588 micron
	Layer               M4 :      66538 micron
	Layer               M5 :      43811 micron
	Layer               M6 :      22843 micron
	Layer               M7 :      18228 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1952
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5844
	Via          VIA34SQ_C :      13279
	Via     VIA34SQ_C(rot) :        122
	Via          VIA23SQ_C :        712
	Via     VIA23SQ_C(rot) :      53768
	Via          VIA12SQ_C :      48583
	Via     VIA12SQ_C(rot) :       4941
	Via         VIA12BAR_C :        474
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131580 vias)
 
    Layer VIA1       =  1.07% (584    / 54652   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54068   vias)
    Layer VIA2       =  0.00% (0      / 54480   vias)
        Un-optimized = 100.00% (54480   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5847    vias)
        Un-optimized = 100.00% (5847    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131580 vias)
 
    Layer VIA1       =  1.07% (584    / 54652   vias)
    Layer VIA2       =  0.00% (0      / 54480   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
    Layer VIA4       =  0.00% (0      / 5847    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131580 vias)
 
    Layer VIA1       =  1.07% (584    / 54652   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54068   vias)
    Layer VIA2       =  0.00% (0      / 54480   vias)
        Un-optimized = 100.00% (54480   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5847    vias)
        Un-optimized = 100.00% (5847    vias)
    Layer VIA5       =  0.00% (0      / 1952    vias)
        Un-optimized = 100.00% (1952    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/27 Partitions, Violations =	695
Routed	2/27 Partitions, Violations =	632
Routed	3/27 Partitions, Violations =	575
Routed	4/27 Partitions, Violations =	513
Routed	5/27 Partitions, Violations =	488
Routed	6/27 Partitions, Violations =	428
Routed	7/27 Partitions, Violations =	379
Routed	8/27 Partitions, Violations =	349
Routed	9/27 Partitions, Violations =	326
Routed	10/27 Partitions, Violations =	277
Routed	11/27 Partitions, Violations =	266
Routed	12/27 Partitions, Violations =	202
Routed	13/27 Partitions, Violations =	185
Routed	14/27 Partitions, Violations =	176
Routed	15/27 Partitions, Violations =	162
Routed	16/27 Partitions, Violations =	153
Routed	17/27 Partitions, Violations =	132
Routed	18/27 Partitions, Violations =	119
Routed	19/27 Partitions, Violations =	106
Routed	20/27 Partitions, Violations =	97
Routed	21/27 Partitions, Violations =	56
Routed	22/27 Partitions, Violations =	51
Routed	23/27 Partitions, Violations =	25
Routed	24/27 Partitions, Violations =	20
Routed	25/27 Partitions, Violations =	12
Routed	26/27 Partitions, Violations =	8
Routed	27/27 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Short : 4

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    2 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1407 

End DR iteration 0 with 27 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    2 
[Iter 1] Total (MB): Used   56  Alloctr   57  Proc 1407 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356762 micron
Total Number of Contacts =             131532
Total Number of Wires =                148528
Total Number of PtConns =              15865
Total Number of Routed Wires =       148528
Total Routed Wire Length =           355062 micron
Total Number of Routed Contacts =       131532
	Layer               M1 :       6793 micron
	Layer               M2 :     105502 micron
	Layer               M3 :      92572 micron
	Layer               M4 :      66532 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13279
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53734
	Via          VIA12SQ_C :      48554
	Via     VIA12SQ_C(rot) :       4957
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54640   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54056   vias)
    Layer VIA2       =  0.00% (0      / 54442   vias)
        Un-optimized = 100.00% (54442   vias)
    Layer VIA3       =  0.00% (0      / 13399   vias)
        Un-optimized = 100.00% (13399   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54640   vias)
    Layer VIA2       =  0.00% (0      / 54442   vias)
    Layer VIA3       =  0.00% (0      / 13399   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54640   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54056   vias)
    Layer VIA2       =  0.00% (0      / 54442   vias)
        Un-optimized = 100.00% (54442   vias)
    Layer VIA3       =  0.00% (0      / 13399   vias)
        Un-optimized = 100.00% (13399   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    2 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1407 

Begin timing soft drc check ...

Created 29 soft drcs

Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1407 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/6 Partitions, Violations =	0
Routed	2/6 Partitions, Violations =	0
Routed	3/6 Partitions, Violations =	0
Routed	4/6 Partitions, Violations =	0
Routed	5/6 Partitions, Violations =	0
Routed	6/6 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    2 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 0 with 6 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    2 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1407 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1774
Net 2 = u_cortexm0ds/u_logic/n1733
Net 3 = u_cortexm0ds/u_logic/n1747
Net 4 = u_cortexm0ds/u_logic/n1707
Net 5 = u_cortexm0ds/u_logic/n1656
Net 6 = u_cortexm0ds/u_logic/n1657
Net 7 = u_cortexm0ds/u_logic/n1673
Net 8 = u_cortexm0ds/u_logic/n1674
Net 9 = u_cortexm0ds/u_logic/n1675
Net 10 = u_cortexm0ds/u_logic/n1676
Net 11 = u_cortexm0ds/u_logic/n1603
Net 12 = u_cortexm0ds/u_logic/n1558
Net 13 = u_cortexm0ds/u_logic/n1520
Net 14 = u_cortexm0ds/u_logic/n1533
Net 15 = u_cortexm0ds/u_logic/n1535
Net 16 = u_cortexm0ds/u_logic/n1493
Net 17 = u_cortexm0ds/u_logic/n1497
Net 18 = u_cortexm0ds/u_logic/n1435
Net 19 = u_cortexm0ds/u_logic/n1437
Net 20 = u_cortexm0ds/u_logic/n1469
Net 21 = u_cortexm0ds/u_logic/n1402
Net 22 = u_cortexm0ds/u_logic/n1404
Net 23 = u_cortexm0ds/u_logic/n1310
Net 24 = u_cortexm0ds/u_logic/n1333
Net 25 = u_cortexm0ds/u_logic/n1339
Net 26 = u_cortexm0ds/u_logic/n1356
Net 27 = u_cortexm0ds/u_logic/n1201
Net 28 = u_cortexm0ds/u_logic/n1279
Net 29 = u_cortexm0ds/u_logic/n1286
Net 30 = u_cortexm0ds/u_logic/n1104
Net 31 = u_cortexm0ds/u_logic/n1151
Net 32 = u_cortexm0ds/u_logic/n1152
Net 33 = u_cortexm0ds/u_logic/n999
Net 34 = u_cortexm0ds/u_logic/n1001
Net 35 = u_cortexm0ds/u_logic/n1013
Net 36 = u_cortexm0ds/u_logic/n975
Net 37 = u_cortexm0ds/u_logic/n926
Net 38 = u_cortexm0ds/u_logic/n821
Net 39 = u_cortexm0ds/u_logic/n847
Net 40 = u_cortexm0ds/u_logic/n797
Net 41 = u_cortexm0ds/u_logic/n619
Net 42 = u_cortexm0ds/u_logic/n570
Net 43 = u_cortexm0ds/u_logic/n579
Net 44 = u_cortexm0ds/u_logic/n584
Net 45 = u_cortexm0ds/u_logic/n590
Net 46 = u_cortexm0ds/u_logic/n504
Net 47 = u_cortexm0ds/u_logic/n545
Net 48 = u_cortexm0ds/u_logic/n442
Net 49 = u_cortexm0ds/u_logic/n452
Net 50 = u_cortexm0ds/u_logic/n499
Net 51 = u_cortexm0ds/u_logic/n500
Net 52 = u_cortexm0ds/u_logic/n257
Net 53 = u_cortexm0ds/u_logic/n288
Net 54 = u_cortexm0ds/u_logic/n305
Net 55 = u_cortexm0ds/u_logic/n159
Net 56 = u_cortexm0ds/u_logic/n242
Net 57 = u_cortexm0ds/u_logic/n243
Net 58 = u_cortexm0ds/u_logic/n244
Net 59 = u_cortexm0ds/u_logic/n245
Net 60 = u_cortexm0ds/u_logic/n246
Net 61 = u_cortexm0ds/u_logic/n140
Net 62 = ahb/n5
Net 63 = u_cortexm0ds/u_logic/n19
Net 64 = n121
Net 65 = ahb/n1
Net 66 = u_cortexm0ds/u_logic/n65
Net 67 = n235
Net 68 = n330
Net 69 = u_cortexm0ds/u_logic/n162
Net 70 = u_cortexm0ds/u_logic/n175
Net 71 = ahb/n259
Net 72 = n271
Net 73 = u_cortexm0ds/u_logic/n362
Net 74 = ahb/n374
Net 75 = ahb/n375
Net 76 = ahb/n370
Net 77 = ahb/n371
Net 78 = u_cortexm0ds/u_logic/n32
Net 79 = u_cortexm0ds/u_logic/n602
Net 80 = u_cortexm0ds/u_logic/n151
Net 81 = u_cortexm0ds/u_logic/n158
Net 82 = u_cortexm0ds/u_logic/n222
Net 83 = u_cortexm0ds/u_logic/n229
Net 84 = u_cortexm0ds/u_logic/n233
Net 85 = u_cortexm0ds/u_logic/n238
Net 86 = u_cortexm0ds/u_logic/n239
Net 87 = u_cortexm0ds/u_logic/n240
Net 88 = u_cortexm0ds/u_logic/n241
Net 89 = u_cortexm0ds/u_logic/n308
Net 90 = u_cortexm0ds/u_logic/n509
Net 91 = u_cortexm0ds/u_logic/n513
Net 92 = u_cortexm0ds/u_logic/n515
Net 93 = u_cortexm0ds/u_logic/n900
Net 94 = u_cortexm0ds/u_logic/n942
Net 95 = u_cortexm0ds/u_logic/n1002
Net 96 = u_cortexm0ds/u_logic/n791
Net 97 = u_cortexm0ds/u_logic/n1099
Net 98 = u_cortexm0ds/u_logic/n1224
Net 99 = u_cortexm0ds/u_logic/n1830
Net 100 = u_cortexm0ds/u_logic/n1845
.... and 135 other nets
Total number of changed nets = 235 (out of 14696)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: DR] Elapsed real time: 0:00:14 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    2 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1407 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356762 micron
Total Number of Contacts =             131535
Total Number of Wires =                148515
Total Number of PtConns =              15868
Total Number of Routed Wires =       148515
Total Routed Wire Length =           355062 micron
Total Number of Routed Contacts =       131535
	Layer               M1 :       6793 micron
	Layer               M2 :     105499 micron
	Layer               M3 :      92574 micron
	Layer               M4 :      66533 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13281
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53737
	Via          VIA12SQ_C :      48550
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14696
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356762 micron
Total Number of Contacts =             131535
Total Number of Wires =                148515
Total Number of PtConns =              15868
Total Number of Routed Wires =       148515
Total Routed Wire Length =           355062 micron
Total Number of Routed Contacts =       131535
	Layer               M1 :       6793 micron
	Layer               M2 :     105499 micron
	Layer               M3 :      92574 micron
	Layer               M4 :      66533 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13281
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53737
	Via          VIA12SQ_C :      48550
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 235 nets
[ECO: End] Elapsed real time: 0:00:14 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    2 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1407 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec  8 23:02:15 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15650 nets in the design, 15451 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3710 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:02:31 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2428
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27532.4364
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164100.5469
  Net YLength        :    195870.9219
  -----------------------------------
  Cell Area:               42119.2857
  Design Area:             60769.3300
  Net Length        :     359971.4688


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            315.8189
  -----------------------------------------
  Overall Compile Time:            317.2008
  Overall Compile Wall Clock Time: 317.6727

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2428  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2428  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec  8 23:02:31 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.15  TNS: 31.24  Number of Violating Paths: 607  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41917.5
  Total fixed cell area: 202.8
  Total physical cell area: 42120.3
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42119.5      0.15      31.3       0.0 u_cortexm0ds/u_logic/Zr03z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:02:40 2016
****************************************
Std cell utilization: 84.89%  (165735/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.82%  (164937/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165735   sites, (non-fixed:164937 fixed:798)
                      13446    cells, (non-fixed:13425  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:02:40 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13425) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:02:40 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec  8 23:02:44 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec  8 23:02:45 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1407 
Num of eco nets = 14696
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1407 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1407 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1407 
Net statistics:
Total number of nets     = 14696
Number of nets to route  = 2
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14587
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
14684 nets are fully connected,
 of which 14684 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1407 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1407 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   64  Proc 1407 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   64  Proc 1407 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   64  Proc 1407 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2307 Max = 8 GRCs =  2099 (5.72%)
Initial. H routing: Overflow =  1899 Max = 3 (GRCs =  20) GRCs =  1783 (9.71%)
Initial. V routing: Overflow =   407 Max = 8 (GRCs =   1) GRCs =   316 (1.72%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
Initial. M3         Overflow =  1762 Max = 3 (GRCs =  20) GRCs =  1623 (8.84%)
Initial. M4         Overflow =   204 Max = 2 (GRCs =   8) GRCs =   217 (1.18%)
Initial. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
Initial. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.40 9.75 13.5 19.2 17.2 15.2 10.3 5.63 2.24 0.50 0.48 0.17 0.09 0.10
M3       1.46 2.42 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.54 5.22 1.05
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.78 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.16 1.90 9.50 1.91 7.82 9.53 1.00 5.04 0.06 12.7 0.22 0.66 0.21


Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   64  Proc 1407 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2307 Max = 8 GRCs =  2099 (5.72%)
phase1. H routing: Overflow =  1899 Max = 3 (GRCs =  20) GRCs =  1783 (9.71%)
phase1. V routing: Overflow =   407 Max = 8 (GRCs =   1) GRCs =   316 (1.72%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
phase1. M3         Overflow =  1762 Max = 3 (GRCs =  20) GRCs =  1623 (8.84%)
phase1. M4         Overflow =   204 Max = 2 (GRCs =   8) GRCs =   217 (1.18%)
phase1. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
phase1. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.40 9.75 13.5 19.2 17.2 15.2 10.3 5.63 2.24 0.50 0.48 0.17 0.09 0.10
M3       1.46 2.42 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.54 5.22 1.05
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.78 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.16 1.90 9.50 1.91 7.82 9.53 1.00 5.04 0.06 12.7 0.22 0.66 0.21


phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   64  Proc 1407 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2307 Max = 8 GRCs =  2099 (5.72%)
phase2. H routing: Overflow =  1899 Max = 3 (GRCs =  20) GRCs =  1783 (9.71%)
phase2. V routing: Overflow =   407 Max = 8 (GRCs =   1) GRCs =   316 (1.72%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
phase2. M3         Overflow =  1762 Max = 3 (GRCs =  20) GRCs =  1623 (8.84%)
phase2. M4         Overflow =   204 Max = 2 (GRCs =   8) GRCs =   217 (1.18%)
phase2. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
phase2. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.40 9.75 13.5 19.2 17.2 15.2 10.3 5.63 2.24 0.50 0.48 0.17 0.09 0.10
M3       1.46 2.42 0.24 6.80 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.54 5.22 1.05
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.78 0.24 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.16 1.90 9.50 1.91 7.82 9.53 1.00 5.04 0.06 12.7 0.22 0.66 0.21


phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   64  Proc 1407 

Congestion utilization per direction:
Average vertical track utilization   = 39.44 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.47 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1407 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1407 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1407 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1407 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1407 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 1 of 4


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   54  Proc 1407 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   54  Proc 1407 

Number of wires with overlap after iteration 1 = 1 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 2 		  : 0
Number of M2 wires: 0 		 VIA12SQ_C: 0
Number of M3 wires: 0 		 VIA23SQ_C: 0
Number of M4 wires: 0 		 VIA34SQ_C: 0
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 2 		 vias: 0

Total M1 wire length: 0.2
Total M2 wire length: 0.0
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 0.2

Longest M1 wire length: 0.1
Longest M2 wire length: 0.0
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1407 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	0
Checked	6/16 Partitions, Violations =	0
Checked	7/16 Partitions, Violations =	0
Checked	8/16 Partitions, Violations =	0
Checked	9/16 Partitions, Violations =	0
Checked	10/16 Partitions, Violations =	0
Checked	11/16 Partitions, Violations =	0
Checked	12/16 Partitions, Violations =	0
Checked	13/16 Partitions, Violations =	0
Checked	14/16 Partitions, Violations =	4
Checked	15/16 Partitions, Violations =	4
Checked	16/16 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1407 

Total Wire Length =                    356762 micron
Total Number of Contacts =             131535
Total Number of Wires =                148517
Total Number of PtConns =              15868
Total Number of Routed Wires =       148517
Total Routed Wire Length =           355062 micron
Total Number of Routed Contacts =       131535
	Layer               M1 :       6793 micron
	Layer               M2 :     105499 micron
	Layer               M3 :      92574 micron
	Layer               M4 :      66533 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13281
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53737
	Via          VIA12SQ_C :      48550
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1407 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356762 micron
Total Number of Contacts =             131535
Total Number of Wires =                148516
Total Number of PtConns =              15868
Total Number of Routed Wires =       148516
Total Routed Wire Length =           355062 micron
Total Number of Routed Contacts =       131535
	Layer               M1 :       6793 micron
	Layer               M2 :     105499 micron
	Layer               M3 :      92574 micron
	Layer               M4 :      66533 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13281
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53737
	Via          VIA12SQ_C :      48550
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         51
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54638   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54054   vias)
    Layer VIA2       =  0.00% (0      / 54445   vias)
        Un-optimized = 100.00% (54445   vias)
    Layer VIA3       =  0.00% (0      / 13401   vias)
        Un-optimized = 100.00% (13401   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   54  Alloctr   56  Proc 1407 

Begin timing soft drc check ...

Created 24 soft drcs

Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	23
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1407 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/7 Partitions, Violations =	0
Routed	2/7 Partitions, Violations =	0
Routed	3/7 Partitions, Violations =	0
Routed	4/7 Partitions, Violations =	0
Routed	5/7 Partitions, Violations =	0
Routed	6/7 Partitions, Violations =	0
Routed	7/7 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 0 with 7 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1407 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1533
Net 2 = u_cortexm0ds/u_logic/n1535
Net 3 = u_cortexm0ds/u_logic/n1310
Net 4 = u_cortexm0ds/u_logic/n1314
Net 5 = u_cortexm0ds/u_logic/n1279
Net 6 = u_cortexm0ds/u_logic/n847
Net 7 = u_cortexm0ds/u_logic/n590
Net 8 = u_cortexm0ds/u_logic/n504
Net 9 = u_cortexm0ds/u_logic/n489
Net 10 = u_cortexm0ds/u_logic/n316
Net 11 = u_cortexm0ds/u_logic/n322
Net 12 = u_cortexm0ds/u_logic/n159
Net 13 = u_cortexm0ds/u_logic/n242
Net 14 = u_cortexm0ds/u_logic/n111
Net 15 = u_cortexm0ds/u_logic/n126
Net 16 = u_cortexm0ds/u_logic/n32
Net 17 = u_cortexm0ds/u_logic/n34
Net 18 = u_cortexm0ds/u_logic/n60
Net 19 = u_cortexm0ds/u_logic/n151
Net 20 = u_cortexm0ds/u_logic/n773
Net 21 = u_cortexm0ds/u_logic/n1095
Net 22 = u_cortexm0ds/u_logic/n791
Net 23 = u_cortexm0ds/u_logic/n1089
Net 24 = u_cortexm0ds/u_logic/U566_Z_0
Net 25 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_449
Net 26 = u_cortexm0ds/u_logic/n16957
Net 27 = u_cortexm0ds/u_logic/n5216
Net 28 = HRDATA[24]
Net 29 = u_cortexm0ds/u_logic/n21284
Net 30 = u_cortexm0ds/u_logic/n21285
Net 31 = u_cortexm0ds/u_logic/n4972
Net 32 = u_cortexm0ds/u_logic/n21232
Net 33 = u_cortexm0ds/u_logic/U396_Z_0
Net 34 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_37
Net 35 = u_cortexm0ds/u_logic/n20531
Net 36 = u_cortexm0ds/u_logic/n18317
Net 37 = u_cortexm0ds/u_logic/n21341
Net 38 = u_cortexm0ds/u_logic/n24105
Net 39 = u_cortexm0ds/u_logic/n21221
Net 40 = u_cortexm0ds/u_logic/n5246
Net 41 = u_cortexm0ds/u_logic/n21850
Net 42 = u_cortexm0ds/u_logic/n21981
Net 43 = u_cortexm0ds/u_logic/n22525
Net 44 = u_cortexm0ds/u_logic/n5706
Total number of changed nets = 44 (out of 14696)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1407 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356762 micron
Total Number of Contacts =             131532
Total Number of Wires =                148522
Total Number of PtConns =              15869
Total Number of Routed Wires =       148522
Total Routed Wire Length =           355061 micron
Total Number of Routed Contacts =       131532
	Layer               M1 :       6792 micron
	Layer               M2 :     105496 micron
	Layer               M3 :      92573 micron
	Layer               M4 :      66538 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13282
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        707
	Via     VIA23SQ_C(rot) :      53733
	Via          VIA12SQ_C :      48551
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
        Un-optimized = 100.00% (54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
        Un-optimized = 100.00% (54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14696
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356762 micron
Total Number of Contacts =             131532
Total Number of Wires =                148522
Total Number of PtConns =              15869
Total Number of Routed Wires =       148522
Total Routed Wire Length =           355061 micron
Total Number of Routed Contacts =       131532
	Layer               M1 :       6792 micron
	Layer               M2 :     105496 micron
	Layer               M3 :      92573 micron
	Layer               M4 :      66538 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13282
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        707
	Via     VIA23SQ_C(rot) :      53733
	Via          VIA12SQ_C :      48551
	Via     VIA12SQ_C(rot) :       4959
	Via         VIA12BAR_C :        476
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         50
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
        Un-optimized = 100.00% (54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131532 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54440   vias)
        Un-optimized = 100.00% (54440   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 44 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1407 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec  8 23:02:58 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160896 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15650 nets in the design, 15451 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3710 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:03:14 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2262
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27532.6905
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164099.5156
  Net YLength        :    195871.7344
  -----------------------------------
  Cell Area:               42119.5398
  Design Area:             60769.5841
  Net Length        :     359971.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            321.4684
  -----------------------------------------
  Overall Compile Time:            322.9891
  Overall Compile Wall Clock Time: 323.4704

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2262  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2262  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
route_opt -effort high 	-stage detail 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : detail
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:03:16 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2262
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27532.6905
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164099.5156
  Net YLength        :    195871.7344
  -----------------------------------
  Cell Area:               42119.5398
  Design Area:             60769.5841
  Net Length        :     359971.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            321.4684
  -----------------------------------------
  Overall Compile Time:            322.9891
  Overall Compile Wall Clock Time: 323.4704

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2262  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2262  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec  8 23:03:16 2016

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec  8 23:03:16 2016
Too few nets violating (3) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec  8 23:03:18 2016
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:03:18 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2262
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27532.6905
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164099.5156
  Net YLength        :    195871.7344
  -----------------------------------
  Cell Area:               42119.5398
  Design Area:             60769.5841
  Net Length        :     359971.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            321.4684
  -----------------------------------------
  Overall Compile Time:            322.9891
  Overall Compile Wall Clock Time: 323.4704

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2262  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2262  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec  8 23:03:18 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.15  TNS: 31.23  Number of Violating Paths: 607  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41917.7
  Total fixed cell area: 202.8
  Total physical cell area: 42120.6
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   42119.8      0.15      31.2       0.0                          

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   42119.8      0.15      30.7       0.0 HTRANS[1]                
    0:00:09   42119.8      0.15      30.7       0.0 HTRANS[1]                


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   42121.1      0.15      30.8       0.0 u_cortexm0ds/u_logic/Mt13z4_reg/D
    0:00:14   42121.1      0.15      30.7       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D
    0:00:14   42121.1      0.15      30.7       0.0 u_cortexm0ds/u_logic/X6m2z4_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:03:33 2016
****************************************
Std cell utilization: 84.89%  (165741/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.83%  (164943/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165741   sites, (non-fixed:164943 fixed:798)
                      13446    cells, (non-fixed:13425  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:03:33 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 12 (out of 13425) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:03:33 2016
****************************************

avg cell displacement:    0.473 um ( 0.28 row height)
max cell displacement:    0.626 um ( 0.37 row height)
std deviation:            0.219 um ( 0.13 row height)
number of cell moved:         2 cells (out of 13425 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Legalizing 11 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:03:33 2016
****************************************

avg cell displacement:    1.207 um ( 0.72 row height)
max cell displacement:    3.192 um ( 1.91 row height)
std deviation:            0.844 um ( 0.50 row height)
number of cell moved:         7 cells (out of 13425 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Dec  8 23:03:37 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec  8 23:03:38 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1407 
Num of eco nets = 14696
Num of open eco nets = 19
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1407 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   53  Alloctr   54  Proc 1407 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,225.14,224.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   58  Alloctr   59  Proc 1407 
Net statistics:
Total number of nets     = 14696
Number of nets to route  = 19
Number of single or zero port nets = 10
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 14587
19 nets are partially connected,
 of which 19 are detail routed and 0 are global routed.
14667 nets are fully connected,
 of which 14667 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   63  Proc 1407 
Average gCell capacity  0.94	 on layer (1)	 M1
Average gCell capacity  10.34	 on layer (2)	 M2
Average gCell capacity  5.32	 on layer (3)	 M3
Average gCell capacity  5.17	 on layer (4)	 M4
Average gCell capacity  2.66	 on layer (5)	 M5
Average gCell capacity  2.60	 on layer (6)	 M6
Average gCell capacity  1.33	 on layer (7)	 M7
Average gCell capacity  1.21	 on layer (8)	 M8
Average gCell capacity  0.48	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 MRDL
Average number of tracks per gCell 11.02	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.52	 on layer (3)	 M3
Average number of tracks per gCell 5.50	 on layer (4)	 M4
Average number of tracks per gCell 2.77	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.39	 on layer (7)	 M7
Average number of tracks per gCell 1.39	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.35	 on layer (10)	 MRDL
Number of gCells = 180900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 1407 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   65  Proc 1407 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   65  Proc 1407 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   65  Proc 1407 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2314 Max = 8 GRCs =  2102 (5.72%)
Initial. H routing: Overflow =  1905 Max = 3 (GRCs =  20) GRCs =  1785 (9.72%)
Initial. V routing: Overflow =   408 Max = 8 (GRCs =   1) GRCs =   317 (1.73%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
Initial. M3         Overflow =  1768 Max = 3 (GRCs =  20) GRCs =  1625 (8.85%)
Initial. M4         Overflow =   205 Max = 2 (GRCs =   8) GRCs =   218 (1.19%)
Initial. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
Initial. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.41 9.75 13.5 19.2 17.2 15.2 10.3 5.64 2.24 0.49 0.49 0.17 0.09 0.10
M3       1.46 2.42 0.24 6.80 0.04 4.69 20.2 0.12 30.7 0.00 25.3 1.55 5.21 1.07
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.79 0.25 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.16 1.90 9.50 1.91 7.82 9.53 1.00 5.03 0.05 12.7 0.22 0.66 0.21


Initial. Total Wire Length = 31.67
Initial. Layer M1 wire length = 0.50
Initial. Layer M2 wire length = 11.41
Initial. Layer M3 wire length = 19.76
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 27
Initial. Via VIA12SQ_C count = 14
Initial. Via VIA23SQ_C count = 12
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   64  Alloctr   65  Proc 1407 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2306 Max = 8 GRCs =  2097 (5.71%)
phase1. H routing: Overflow =  1897 Max = 3 (GRCs =  20) GRCs =  1780 (9.69%)
phase1. V routing: Overflow =   408 Max = 8 (GRCs =   1) GRCs =   317 (1.73%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
phase1. M3         Overflow =  1760 Max = 3 (GRCs =  20) GRCs =  1620 (8.82%)
phase1. M4         Overflow =   205 Max = 2 (GRCs =   8) GRCs =   218 (1.19%)
phase1. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
phase1. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase1. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.40 9.77 13.5 19.2 17.2 15.2 10.3 5.63 2.23 0.49 0.49 0.17 0.09 0.10
M3       1.46 2.43 0.24 6.81 0.04 4.69 20.2 0.12 30.8 0.00 25.3 1.55 5.21 1.05
M4       8.41 14.1 3.20 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.77 0.25 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.50 1.91 7.82 9.54 0.99 5.04 0.05 12.7 0.22 0.66 0.21


phase1. Total Wire Length = 30.10
phase1. Layer M1 wire length = 0.50
phase1. Layer M2 wire length = 13.21
phase1. Layer M3 wire length = 13.59
phase1. Layer M4 wire length = 2.79
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 27
phase1. Via VIA12SQ_C count = 14
phase1. Via VIA23SQ_C count = 11
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   64  Alloctr   65  Proc 1407 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2306 Max = 8 GRCs =  2097 (5.71%)
phase2. H routing: Overflow =  1897 Max = 3 (GRCs =  20) GRCs =  1780 (9.69%)
phase2. V routing: Overflow =   408 Max = 8 (GRCs =   1) GRCs =   317 (1.73%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M2         Overflow =   190 Max = 8 (GRCs =   1) GRCs =    84 (0.46%)
phase2. M3         Overflow =  1760 Max = 3 (GRCs =  20) GRCs =  1620 (8.82%)
phase2. M4         Overflow =   205 Max = 2 (GRCs =   8) GRCs =   218 (1.19%)
phase2. M5         Overflow =   132 Max = 1 (GRCs = 110) GRCs =   155 (0.84%)
phase2. M6         Overflow =    13 Max = 1 (GRCs =  11) GRCs =    15 (0.08%)
phase2. M7         Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.01%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.9 2.27 0.04 0.55 0.01 0.42 0.22 0.01 0.23 0.00 0.25 0.00 0.01 0.02
M2       5.41 9.77 13.5 19.2 17.2 15.2 10.3 5.62 2.23 0.49 0.49 0.17 0.09 0.10
M3       1.46 2.43 0.24 6.80 0.04 4.70 20.2 0.12 30.7 0.00 25.3 1.55 5.21 1.05
M4       8.42 14.1 3.21 19.3 0.00 12.6 19.0 3.15 12.2 0.00 6.77 0.25 0.65 0.04
M5       15.0 0.00 0.13 15.3 0.00 12.9 23.5 0.11 0.00 0.00 32.2 0.00 0.00 0.61
M6       42.6 0.00 0.00 24.5 0.00 11.6 12.9 0.00 0.00 0.00 8.15 0.00 0.00 0.06
M7       46.2 0.00 0.00 0.00 0.00 12.9 0.00 0.00 0.00 0.00 40.7 0.00 0.00 0.01
M8       99.4 0.00 0.00 0.00 0.00 0.21 0.00 0.00 0.00 0.00 0.31 0.00 0.00 0.00
M9       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    46.2 3.17 1.90 9.50 1.91 7.82 9.54 0.99 5.03 0.05 12.7 0.22 0.66 0.21


phase2. Total Wire Length = 30.10
phase2. Layer M1 wire length = 0.50
phase2. Layer M2 wire length = 13.21
phase2. Layer M3 wire length = 13.59
phase2. Layer M4 wire length = 2.79
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 27
phase2. Via VIA12SQ_C count = 14
phase2. Via VIA23SQ_C count = 11
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   65  Proc 1407 

Congestion utilization per direction:
Average vertical track utilization   = 39.43 %
Peak    vertical track utilization   = 115.79 %
Average horizontal track utilization = 60.46 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1407 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[GR: Done] Total (MB): Used   62  Alloctr   63  Proc 1407 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   56  Alloctr   57  Proc 1407 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   53  Alloctr   54  Proc    0 
[ECO: GR] Total (MB): Used   56  Alloctr   57  Proc 1407 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   53  Alloctr   54  Proc 1407 

Start initial assignment
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

Number of wires with overlap after iteration 0 = 46 of 66


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   53  Alloctr   54  Proc 1407 

Reroute to fix overlaps
Routed partition 1/3       
Routed partition 2/3       
Routed partition 3/3       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   53  Alloctr   54  Proc 1407 

Number of wires with overlap after iteration 1 = 31 of 48


Wire length and via report:
---------------------------
Number of M1 wires: 11 		  : 0
Number of M2 wires: 23 		 VIA12SQ_C: 20
Number of M3 wires: 13 		 VIA23SQ_C: 19
Number of M4 wires: 1 		 VIA34SQ_C: 2
Number of M5 wires: 0 		 VIA45SQ_C: 0
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 48 		 vias: 41

Total M1 wire length: 3.5
Total M2 wire length: 17.2
Total M3 wire length: 16.1
Total M4 wire length: 3.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 39.9

Longest M1 wire length: 0.7
Longest M2 wire length: 2.6
Longest M3 wire length: 3.3
Longest M4 wire length: 3.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: CDR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: CDR] Total (MB): Used   52  Alloctr   53  Proc 1407 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	0
Checked	6/16 Partitions, Violations =	31
Checked	7/16 Partitions, Violations =	31
Checked	8/16 Partitions, Violations =	31
Checked	9/16 Partitions, Violations =	31
Checked	10/16 Partitions, Violations =	44
Checked	11/16 Partitions, Violations =	44
Checked	12/16 Partitions, Violations =	44
Checked	13/16 Partitions, Violations =	62
Checked	14/16 Partitions, Violations =	62
Checked	15/16 Partitions, Violations =	62
Checked	16/16 Partitions, Violations =	62

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	62

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1407 

Total Wire Length =                    356779 micron
Total Number of Contacts =             131540
Total Number of Wires =                148531
Total Number of PtConns =              15866
Total Number of Routed Wires =       148531
Total Routed Wire Length =           355079 micron
Total Number of Routed Contacts =       131540
	Layer               M1 :       6793 micron
	Layer               M2 :     105499 micron
	Layer               M3 :      92583 micron
	Layer               M4 :      66541 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13284
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        707
	Via     VIA23SQ_C(rot) :      53739
	Via          VIA12SQ_C :      48555
	Via     VIA12SQ_C(rot) :       4957
	Via         VIA12BAR_C :        475
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131540 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54446   vias)
        Un-optimized = 100.00% (54446   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131540 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54446   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131540 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54446   vias)
        Un-optimized = 100.00% (54446   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/3 Partitions, Violations =	31
Routed	2/3 Partitions, Violations =	13
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1407 

End DR iteration 0 with 3 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356784 micron
Total Number of Contacts =             131535
Total Number of Wires =                148538
Total Number of PtConns =              15869
Total Number of Routed Wires =       148538
Total Routed Wire Length =           355083 micron
Total Number of Routed Contacts =       131535
	Layer               M1 :       6792 micron
	Layer               M2 :     105507 micron
	Layer               M3 :      92583 micron
	Layer               M4 :      66538 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13282
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53735
	Via          VIA12SQ_C :      48554
	Via     VIA12SQ_C(rot) :       4956
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131535 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54443   vias)
        Un-optimized = 100.00% (54443   vias)
    Layer VIA3       =  0.00% (0      / 13402   vias)
        Un-optimized = 100.00% (13402   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1407 

Begin timing soft drc check ...

Created 18 soft drcs

Information: Merged away 3 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	15
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1407 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/5 Partitions, Violations =	0
Routed	2/5 Partitions, Violations =	0
Routed	3/5 Partitions, Violations =	0
Routed	4/5 Partitions, Violations =	0
Routed	5/5 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:09 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 0 with 5 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Internal Soft Spacing types : 2

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1407 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1694
Net 2 = u_cortexm0ds/u_logic/n1626
Net 3 = u_cortexm0ds/u_logic/n1535
Net 4 = u_cortexm0ds/u_logic/n1310
Net 5 = u_cortexm0ds/u_logic/n1279
Net 6 = u_cortexm0ds/u_logic/n847
Net 7 = u_cortexm0ds/u_logic/n792
Net 8 = u_cortexm0ds/u_logic/n590
Net 9 = u_cortexm0ds/u_logic/n504
Net 10 = u_cortexm0ds/u_logic/n111
Net 11 = u_cortexm0ds/u_logic/n32
Net 12 = u_cortexm0ds/u_logic/n151
Net 13 = u_cortexm0ds/u_logic/n237
Net 14 = u_cortexm0ds/u_logic/n509
Net 15 = u_cortexm0ds/u_logic/n900
Net 16 = u_cortexm0ds/u_logic/n1002
Net 17 = u_cortexm0ds/u_logic/n785
Net 18 = u_cortexm0ds/u_logic/n791
Net 19 = u_cortexm0ds/u_logic/n1096
Net 20 = u_cortexm0ds/u_logic/n1097
Net 21 = u_cortexm0ds/u_logic/n1252
Net 22 = u_cortexm0ds/u_logic/n1089
Net 23 = u_cortexm0ds/u_logic/n1233
Net 24 = u_cortexm0ds/u_logic/n1265
Net 25 = u_cortexm0ds/u_logic/n16957
Net 26 = u_cortexm0ds/u_logic/n5216
Net 27 = u_cortexm0ds/u_logic/n17397
Net 28 = u_cortexm0ds/u_logic/U290_Z_0
Net 29 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_285
Net 30 = u_cortexm0ds/u_logic/n17788
Net 31 = HRDATA[24]
Net 32 = u_cortexm0ds/u_logic/n24208
Net 33 = u_cortexm0ds/u_logic/n21284
Net 34 = u_cortexm0ds/u_logic/n21285
Net 35 = u_cortexm0ds/u_logic/n4972
Net 36 = u_cortexm0ds/u_logic/n21358
Net 37 = u_cortexm0ds/u_logic/n19495
Net 38 = u_cortexm0ds/u_logic/n19493
Net 39 = u_cortexm0ds/u_logic/n17616
Net 40 = u_cortexm0ds/u_logic/U396_Z_0
Net 41 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_37
Net 42 = u_cortexm0ds/u_logic/n24105
Net 43 = u_cortexm0ds/u_logic/n21175
Net 44 = u_cortexm0ds/u_logic/n5246
Net 45 = u_cortexm0ds/u_logic/n5212
Net 46 = u_cortexm0ds/u_logic/n21981
Net 47 = u_cortexm0ds/u_logic/n22525
Net 48 = u_cortexm0ds/u_logic/n22736
Total number of changed nets = 48 (out of 14696)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1407 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356785 micron
Total Number of Contacts =             131542
Total Number of Wires =                148539
Total Number of PtConns =              15870
Total Number of Routed Wires =       148539
Total Routed Wire Length =           355084 micron
Total Number of Routed Contacts =       131542
	Layer               M1 :       6792 micron
	Layer               M2 :     105503 micron
	Layer               M3 :      92585 micron
	Layer               M4 :      66542 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13284
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53740
	Via          VIA12SQ_C :      48555
	Via     VIA12SQ_C(rot) :       4955
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14696
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356785 micron
Total Number of Contacts =             131542
Total Number of Wires =                148539
Total Number of PtConns =              15870
Total Number of Routed Wires =       148539
Total Routed Wire Length =           355084 micron
Total Number of Routed Contacts =       131542
	Layer               M1 :       6792 micron
	Layer               M2 :     105503 micron
	Layer               M3 :      92585 micron
	Layer               M4 :      66542 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13284
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53740
	Via          VIA12SQ_C :      48555
	Via     VIA12SQ_C(rot) :       4955
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 48 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1407 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec  8 23:03:51 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 9 sec, memory: 160880 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15650 nets in the design, 15451 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3710 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:04:06 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2360
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27534.2154
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164115.4844
  Net YLength        :    195880.6562
  -----------------------------------
  Cell Area:               42121.0647
  Design Area:             60771.1090
  Net Length        :     359996.1250


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            332.8046
  -----------------------------------------
  Overall Compile Time:            334.4614
  Overall Compile Wall Clock Time: 334.9586

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2360  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2360  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec  8 23:04:07 2016

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  Design  WNS: 0.15  TNS: 31.24  Number of Violating Paths: 607  (with Crosstalk delta delays)

  Nets with DRC Violations: 0
  Total moveable cell area: 41919.3
  Total fixed cell area: 202.8
  Total physical cell area: 42122.1
  Core area: (1000 1000 224136 223376)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:04:15 2016
****************************************
Std cell utilization: 84.89%  (165741/(195244-0))
(Non-fixed + Fixed)
Std cell utilization: 84.83%  (164943/(195244-798))
(Non-fixed only)
Chip area:            195244   sites, bbox (1.00 1.00 224.14 223.38) um
Std cell area:        165741   sites, (non-fixed:164943 fixed:798)
                      13446    cells, (non-fixed:13425  fixed:21)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      798      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       97 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 133)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:04:15 2016
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 13425) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : cortex_soc
  Version: K-2015.06-SP1
  Date   : Thu Dec  8 23:04:15 2016
****************************************

No cell displacement.

Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(225136,224376). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(225136,224376). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec  8 23:04:18 2016
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec  8 23:04:19 2016
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: Extraction] Total (MB): Used   47  Alloctr   48  Proc 1407 
Num of eco nets = 14696
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   46  Alloctr   47  Proc    0 
[ECO: Init] Total (MB): Used   49  Alloctr   50  Proc 1407 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/16 Partitions, Violations =	0
Checked	2/16 Partitions, Violations =	0
Checked	3/16 Partitions, Violations =	0
Checked	4/16 Partitions, Violations =	0
Checked	5/16 Partitions, Violations =	0
Checked	6/16 Partitions, Violations =	0
Checked	7/16 Partitions, Violations =	0
Checked	8/16 Partitions, Violations =	0
Checked	9/16 Partitions, Violations =	0
Checked	10/16 Partitions, Violations =	0
Checked	11/16 Partitions, Violations =	0
Checked	12/16 Partitions, Violations =	0
Checked	13/16 Partitions, Violations =	0
Checked	14/16 Partitions, Violations =	0
Checked	15/16 Partitions, Violations =	0
Checked	16/16 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:09 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   56  Alloctr   57  Proc 1407 

Total Wire Length =                    356785 micron
Total Number of Contacts =             131542
Total Number of Wires =                148539
Total Number of PtConns =              15870
Total Number of Routed Wires =       148539
Total Routed Wire Length =           355084 micron
Total Number of Routed Contacts =       131542
	Layer               M1 :       6792 micron
	Layer               M2 :     105503 micron
	Layer               M3 :      92585 micron
	Layer               M4 :      66542 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13284
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53740
	Via          VIA12SQ_C :      48555
	Via     VIA12SQ_C(rot) :       4955
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    356785 micron
Total Number of Contacts =             131542
Total Number of Wires =                148539
Total Number of PtConns =              15870
Total Number of Routed Wires =       148539
Total Routed Wire Length =           355084 micron
Total Number of Routed Contacts =       131542
	Layer               M1 :       6792 micron
	Layer               M2 :     105503 micron
	Layer               M3 :      92585 micron
	Layer               M4 :      66542 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13284
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53740
	Via          VIA12SQ_C :      48555
	Via     VIA12SQ_C(rot) :       4955
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131542 vias)
 
    Layer VIA1       =  1.07% (584    / 54639   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54055   vias)
    Layer VIA2       =  0.00% (0      / 54448   vias)
        Un-optimized = 100.00% (54448   vias)
    Layer VIA3       =  0.00% (0      / 13404   vias)
        Un-optimized = 100.00% (13404   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1407 

Begin timing soft drc check ...

Created 44 soft drcs

Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	40
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   55  Alloctr   56  Proc 1407 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/10 Partitions, Violations =	0
Routed	2/10 Partitions, Violations =	0
Routed	3/10 Partitions, Violations =	0
Routed	4/10 Partitions, Violations =	0
Routed	5/10 Partitions, Violations =	0
Routed	6/10 Partitions, Violations =	0
Routed	7/10 Partitions, Violations =	0
Routed	8/10 Partitions, Violations =	1
Routed	9/10 Partitions, Violations =	3
Routed	10/10 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Less than minimum area : 1
	Same net spacing : 1
	Internal Soft Spacing types : 3

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 0 with 10 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Less than minimum area : 1
	Same net spacing : 1
	Internal Soft Spacing types : 3

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Iter 1] Total (MB): Used   56  Alloctr   58  Proc 1407 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1407 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   56  Proc 1407 
Total number of nets = 14696, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Iter 0] Total (MB): Used   56  Alloctr   57  Proc 1407 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   52  Alloctr   53  Proc 1407 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 

Nets that have been changed:
Net 1 = u_cortexm0ds/u_logic/n1576
Net 2 = u_cortexm0ds/u_logic/n1578
Net 3 = u_cortexm0ds/u_logic/n1535
Net 4 = u_cortexm0ds/u_logic/n1310
Net 5 = u_cortexm0ds/u_logic/n1279
Net 6 = u_cortexm0ds/u_logic/n847
Net 7 = u_cortexm0ds/u_logic/n849
Net 8 = u_cortexm0ds/u_logic/n590
Net 9 = u_cortexm0ds/u_logic/n504
Net 10 = u_cortexm0ds/u_logic/n242
Net 11 = u_cortexm0ds/u_logic/n212
Net 12 = u_cortexm0ds/u_logic/n496
Net 13 = u_cortexm0ds/u_logic/n6
Net 14 = u_cortexm0ds/u_logic/n32
Net 15 = u_cortexm0ds/u_logic/n78
Net 16 = u_cortexm0ds/u_logic/n612
Net 17 = u_cortexm0ds/u_logic/n231
Net 18 = u_cortexm0ds/u_logic/n600
Net 19 = u_cortexm0ds/u_logic/n791
Net 20 = u_cortexm0ds/u_logic/n1250
Net 21 = u_cortexm0ds/u_logic/n835
Net 22 = u_cortexm0ds/u_logic/n852
Net 23 = u_cortexm0ds/u_logic/n1089
Net 24 = u_cortexm0ds/u_logic/n1233
Net 25 = u_cortexm0ds/u_logic/n1265
Net 26 = u_cortexm0ds/u_logic/n1270
Net 27 = u_cortexm0ds/u_logic/n1271
Net 28 = u_cortexm0ds/u_logic/n16829
Net 29 = u_cortexm0ds/u_logic/n16792
Net 30 = u_cortexm0ds/u_logic/n5267
Net 31 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_353
Net 32 = u_cortexm0ds/u_logic/n16957
Net 33 = u_cortexm0ds/u_logic/n5200
Net 34 = u_cortexm0ds/u_logic/n5216
Net 35 = u_cortexm0ds/u_logic/n19677
Net 36 = HRDATA[24]
Net 37 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_417
Net 38 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_289
Net 39 = u_cortexm0ds/u_logic/n21284
Net 40 = u_cortexm0ds/u_logic/n21285
Net 41 = u_cortexm0ds/u_logic/n4972
Net 42 = u_cortexm0ds/u_logic/n23576
Net 43 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_292
Net 44 = u_cortexm0ds/SYNOPSYS_UNCONNECTED_37
Net 45 = u_cortexm0ds/u_logic/n24105
Net 46 = u_cortexm0ds/u_logic/n5333
Net 47 = u_cortexm0ds/u_logic/n5246
Net 48 = u_cortexm0ds/u_logic/n5492
Net 49 = u_cortexm0ds/u_logic/n5495
Net 50 = u_cortexm0ds/u_logic/n5294
Net 51 = u_cortexm0ds/u_logic/n5212
Net 52 = u_cortexm0ds/u_logic/n21981
Net 53 = u_cortexm0ds/u_logic/n22164
Net 54 = u_cortexm0ds/u_logic/n22525
Net 55 = u_cortexm0ds/u_logic/n22726
Total number of changed nets = 55 (out of 14696)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   53  Proc 1407 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: DR] Stage (MB): Used   49  Alloctr   50  Proc    0 
[ECO: DR] Total (MB): Used   52  Alloctr   53  Proc 1407 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    356780 micron
Total Number of Contacts =             131538
Total Number of Wires =                148563
Total Number of PtConns =              15870
Total Number of Routed Wires =       148563
Total Routed Wire Length =           355079 micron
Total Number of Routed Contacts =       131538
	Layer               M1 :       6795 micron
	Layer               M2 :     105496 micron
	Layer               M3 :      92587 micron
	Layer               M4 :      66539 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13285
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53741
	Via          VIA12SQ_C :      48548
	Via     VIA12SQ_C(rot) :       4956
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54049   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
        Un-optimized = 100.00% (54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
        Un-optimized = 100.00% (13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54049   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
        Un-optimized = 100.00% (54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
        Un-optimized = 100.00% (13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 

Total number of nets = 14696
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    356780 micron
Total Number of Contacts =             131538
Total Number of Wires =                148563
Total Number of PtConns =              15870
Total Number of Routed Wires =       148563
Total Routed Wire Length =           355079 micron
Total Number of Routed Contacts =       131538
	Layer               M1 :       6795 micron
	Layer               M2 :     105496 micron
	Layer               M3 :      92587 micron
	Layer               M4 :      66539 micron
	Layer               M5 :      43817 micron
	Layer               M6 :      22846 micron
	Layer               M7 :      18225 micron
	Layer               M8 :        147 micron
	Layer               M9 :        328 micron
	Layer             MRDL :          0 micron
	Via       VIA89_C(rot) :          8
	Via          VIA78SQ_C :          6
	Via      VIA78SQ_C_2x1 :          2
	Via          VIA67SQ_C :          7
	Via     VIA67SQ_C(rot) :       1225
	Via          VIA56SQ_C :       1954
	Via          VIA45SQ_C :          3
	Via     VIA45SQ_C(rot) :       5846
	Via          VIA34SQ_C :      13285
	Via     VIA34SQ_C(rot) :        120
	Via          VIA23SQ_C :        708
	Via     VIA23SQ_C(rot) :      53741
	Via          VIA12SQ_C :      48548
	Via     VIA12SQ_C(rot) :       4956
	Via         VIA12BAR_C :        477
	Via    VIA12BAR_C(rot) :         17
	Via           VIA12BAR :          2
	Via      VIA12BAR(rot) :         49
	Via      VIA12SQ_C_2x1 :        463
	Via        VIA12SQ_2x1 :        120
	Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54049   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
        Un-optimized = 100.00% (54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
        Un-optimized = 100.00% (13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
  Total double via conversion rate    =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
 
  The optimized via conversion rate based on total routed via count =  0.45% (586 / 131538 vias)
 
    Layer VIA1       =  1.07% (584    / 54633   vias)
        Weight 1     =  1.07% (584     vias)
        Un-optimized = 98.93% (54049   vias)
    Layer VIA2       =  0.00% (0      / 54449   vias)
        Un-optimized = 100.00% (54449   vias)
    Layer VIA3       =  0.00% (0      / 13405   vias)
        Un-optimized = 100.00% (13405   vias)
    Layer VIA4       =  0.00% (0      / 5849    vias)
        Un-optimized = 100.00% (5849    vias)
    Layer VIA5       =  0.00% (0      / 1954    vias)
        Un-optimized = 100.00% (1954    vias)
    Layer VIA6       =  0.00% (0      / 1232    vias)
        Un-optimized = 100.00% (1232    vias)
    Layer VIA7       = 25.00% (2      / 8       vias)
        Weight 1     = 25.00% (2       vias)
        Un-optimized = 75.00% (6       vias)
    Layer VIA8       =  0.00% (0      / 8       vias)
        Un-optimized = 100.00% (8       vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 55 nets
[ECO: End] Elapsed real time: 0:00:11 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1407 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec  8 23:04:31 2016

  Loading design 'cortex_soc'


Warning: Port 'hresp_s2[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hresp_s2[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'remap' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'scan_mode' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hready_resp_s2' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'hclk_2x' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...

Child process for TLU+ finished successfully
  CPU time: 6 sec, ELAPSE: 8 sec, memory: 160884 kbytes
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'memctl_v4/U_miu/SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Total 15650 nets in the design, 15451 nets have timing window. (TIM-180)
Information: Input delay ('rise') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'HCLK' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 3704 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:04:46 2016
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:            43.0000
  Critical Path Length:        2.4135
  Critical Path Slack:        -0.1511
  Critical Path Clk Period:    3.0000
  Total Negative Slack:      -31.2293
  No. of Violating Paths:    607.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2387
  Leaf Cell Count:              13446
  Buf/Inv Cell Count:            1867
  Buf Cell Count:                 215
  Inv Cell Count:                1652
  CT Buf/Inv Cell Count:           21
  Combinational Cell Count:     11397
  Sequential Cell Count:         2049
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      27534.2154
  Noncombinational Area:   14586.8493
  Buf/Inv Area:             3199.1647
  Total Buffer Area:         689.2385
  Total Inverter Area:      2509.9262
  Macro/Black Box Area:        0.0000
  Net Area:                18650.0443
  Net XLength        :    164118.8438
  Net YLength        :    195874.5781
  -----------------------------------
  Cell Area:               42121.0647
  Design Area:             60771.1090
  Net Length        :     359993.4375


  Design Rules
  -----------------------------------
  Total Number of Nets:         14778
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: chaosknight.ece.ncsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            337.8080
  -----------------------------------------
  Overall Compile Time:            339.6023
  Overall Compile Wall Clock Time: 340.1099

  --------------------------------------------------------------------

  Design  WNS: 0.1511  TNS: 31.2293  Number of Violating Paths: 607  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.1511 TNS: 31.2293  Number of Violating Path: 607
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_cts. (UIG-5)
1
# Uncomment the following lines to see an example of repeater insertion
# on one net.  Note that you may need to run more detail-route iterations
# to complete the routing with no violations.
#
# current_instance u_logic
# report_net -physical n4928
# add_buffer_on_route -repeater_distance 100 n4928 \ 
#                      saed32lvt_ff1p16v25c/NBUFFX2_LVT
# report_net -physical n4928
#verify_zrt_route
#insert_redundant_vias -auto_mode insert
insert_stdcell_filler -cell_without_metal SHFILL1 	-connect_to_power VDD -connect_to_ground VSS
Error: Nothing matched for collection (SEL-005)
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 0 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    424 placeable cells
    0 cover cells
    288 IO cells/pins
    13022 fixed core/macro cells
    13734 cell instances
    13022 soft fixed cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 133 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

=== End of Filler Cell Insertion ===


insert_stdcell_filler -cell_without_metal SHFILL2 	-connect_to_power VDD -connect_to_ground VSS
Reading reference libraries ...
Error: Nothing matched for collection (SEL-005)
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
User specify 0 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    424 placeable cells
    0 cover cells
    288 IO cells/pins
    13022 fixed core/macro cells
    13734 cell instances
    13022 soft fixed cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 133 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    187 pre-routes for placement blockage/checking
    37429 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 8 tracks may not cover core area at the right side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the bottom side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 133 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

=== End of Filler Cell Insertion ===


insert_well_filler -layer NWELL 	-higher_edge max -lower_edge min
********** Well Filler (IntraRow) ***********
INFO: maximum spacing = 1000.00
      any gap larger than that spacing will NOT be filled
Warning: No shapes with the specified well layer found on library cell XOR3X1_LVT. This cell will be ignored during well filler insertion. (APL-107)
4970 well rectangle created
Successful.
************** End of Well Filler ***********
preroute_standard_cells -nets VDD -connect horizontal
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.810 24.378) (145.198 24.438)) (Net: VDD) (Layer: M1 [11]) is blocked by ((125.311 24.438) (125.361 25.088)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.952 24.383) (125.002 24.433)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((124.975 24.383) (125.025 24.433)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.952 24.383) (125.002 24.433)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((124.975 24.383) (125.025 24.433)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.952 24.383) (125.002 24.433)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((124.975 24.383) (125.025 24.433)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
 [11.45%]  
Warning: wire dropped because obstruction, ((22.634 34.410) (25.049 34.470)) (Net: VDD) (Layer: M1 [11]) is blocked by ((24.864 34.410) (25.776 34.470)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((22.634 34.410) (25.049 34.470)) (Net: VDD) (Layer: M1 [11]) is blocked by ((24.864 34.410) (25.776 34.470)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((69.935 44.442) (70.045 44.502)) (Net: VDD) (Layer: M1 [11]) is blocked by ((70.008 44.442) (71.224 44.502)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((69.935 44.442) (70.045 44.502)) (Net: VDD) (Layer: M1 [11]) is blocked by ((70.008 44.442) (71.224 44.502)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [21.89%]  
Warning: wire dropped because obstruction, ((199.993 61.137) (200.103 61.247)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 61.137) (200.078 61.247)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.993 61.137) (200.103 61.247)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 61.137) (200.078 61.247)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.993 61.137) (200.103 61.247)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 61.137) (200.078 61.247)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 61.167) (200.073 61.217)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 61.167) (200.048 61.217)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((74.918 71.194) (75.028 71.254)) (Net: VDD) (Layer: M1 [11]) is blocked by ((75.024 71.194) (76.544 71.254)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.977 71.199) (85.027 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.979 71.199) (85.029 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.979 71.199) (85.029 71.249)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 71.199) (85.025 71.249)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((153.642 77.887) (153.812 77.937)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((153.782 77.887) (153.832 77.937)) (Net: VDD) (Layer: VIA2 [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((153.642 77.887) (153.812 77.937)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((153.782 77.887) (153.832 77.937)) (Net: VDD) (Layer: VIA2 [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((140.155 77.887) (142.365 77.937)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((140.111 77.862) (142.337 77.962)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((153.642 77.887) (153.812 77.937)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((153.782 77.887) (153.832 77.937)) (Net: VDD) (Layer: VIA2 [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((153.642 77.887) (153.812 77.937)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((153.782 77.887) (153.832 77.937)) (Net: VDD) (Layer: VIA2 [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((140.155 77.887) (142.365 77.937)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((140.111 77.862) (142.337 77.962)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
 [33.17%]  
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((65.023 74.543) (65.073 74.593)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((64.975 74.543) (65.025 74.593)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 84.550) (90.093 84.650)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 84.575) (90.085 84.625)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 84.550) (90.093 84.650)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 84.575) (90.025 84.625)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.720 81.226) (155.029 81.286)) (Net: VDD) (Layer: M1 [11]) is blocked by ((154.672 81.226) (155.888 81.286)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.720 81.226) (155.029 81.286)) (Net: VDD) (Layer: M1 [11]) is blocked by ((154.672 81.226) (155.888 81.286)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 97.951) (45.012 98.001)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 97.951) (45.025 98.001)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.962 104.639) (45.012 104.689)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 104.639) (45.025 104.689)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
 [44.56%]  
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 107.983) (95.045 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 107.983) (95.032 108.033)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 107.983) (95.032 108.033)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 107.983) (95.032 108.033)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 107.983) (95.025 108.033)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.944 107.935) (100.054 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.945 107.935) (100.055 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.945 107.935) (100.055 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.945 107.935) (100.055 108.081)) (Net: VDD) (Layer: M2 [13]) is blocked by ((99.792 107.935) (99.902 108.081)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 121.334) (90.093 121.434)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.915 121.359) (90.085 121.409)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.907 121.334) (90.093 121.434)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((89.975 121.359) (90.025 121.409)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.915 121.329) (180.025 121.439)) (Net: VDD) (Layer: M1 [11]) is blocked by ((179.934 121.329) (180.044 121.439)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.915 121.329) (180.025 121.439)) (Net: VDD) (Layer: M1 [11]) is blocked by ((179.934 121.329) (180.044 121.439)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.915 121.329) (180.025 121.439)) (Net: VDD) (Layer: M1 [11]) is blocked by ((179.934 121.329) (180.044 121.439)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 121.359) (179.995 121.409)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.964 121.359) (180.014 121.409)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.966 124.703) (95.016 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.966 124.703) (95.016 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.970 124.703) (95.020 124.753)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 124.703) (95.025 124.753)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
 [55.58%]  
Warning: wire dropped because obstruction, ((198.144 138.074) (200.011 138.134)) (Net: VDD) (Layer: M1 [11]) is blocked by ((198.904 138.074) (200.728 138.134)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.975 138.054) (200.025 138.154)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((199.975 138.079) (200.025 138.129)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((198.144 138.074) (200.011 138.134)) (Net: VDD) (Layer: M1 [11]) is blocked by ((198.904 138.074) (200.728 138.134)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.975 138.054) (200.025 138.154)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((199.975 138.079) (200.025 138.129)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.958 138.079) (90.008 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.973 138.079) (90.023 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.972 138.079) (90.022 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.972 138.079) (90.022 138.129)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 138.079) (90.025 138.129)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 134.687) (85.055 134.833)) (Net: VDD) (Layer: M2 [13]) is blocked by ((85.106 134.687) (85.216 134.833)) (Net: VDD) (Layer: M2 [13]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.905 144.697) (100.095 144.887)) (Net: VDD) (Layer: M8 [25]) is blocked by ((99.905 144.905) (100.095 145.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.905 144.697) (100.095 144.887)) (Net: VDD) (Layer: M8 [25]) is blocked by ((99.905 144.905) (100.095 145.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (89.110 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (89.110 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 144.762) (89.110 144.822)) (Net: VDD) (Layer: M1 [11]) is blocked by ((83.992 144.762) (84.904 144.822)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.975 151.430) (85.025 151.530)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((84.975 151.455) (85.025 151.505)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.975 151.430) (85.025 151.530)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((84.975 151.455) (85.025 151.505)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((118.040 151.450) (120.035 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((119.256 151.450) (120.472 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.975 151.430) (120.025 151.530)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 151.455) (120.025 151.505)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((118.040 151.450) (120.035 151.510)) (Net: VDD) (Layer: M1 [11]) is blocked by ((119.256 151.450) (120.472 151.510)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.975 151.430) (120.025 151.530)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 151.455) (120.025 151.505)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((158.286 151.455) (158.336 151.505)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((158.342 151.455) (158.392 151.505)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.139 151.455) (157.349 151.505)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((155.151 151.430) (157.377 151.530)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((158.286 151.455) (158.336 151.505)) (Net: VDD) (Layer: VIA5 [20]) is blocked by ((158.342 151.455) (158.392 151.505)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((155.139 151.455) (157.349 151.505)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((155.151 151.430) (157.377 151.530)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.942 151.455) (79.992 151.505)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 151.455) (80.025 151.505)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.942 151.455) (79.992 151.505)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 151.455) (80.025 151.505)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.912 151.425) (80.022 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.926 151.425) (80.036 151.535)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.945 151.425) (80.055 151.535)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.956 151.455) (80.006 151.505)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 151.455) (80.025 151.505)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.956 151.455) (80.006 151.505)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 151.455) (80.025 151.505)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.155 148.111) (17.365 148.161)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((15.111 148.086) (17.337 148.186)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((15.155 148.111) (17.365 148.161)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((15.111 148.086) (17.337 148.186)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.975 148.086) (170.025 148.186)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((169.975 148.111) (170.025 148.161)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.975 148.086) (170.025 148.186)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((169.975 148.111) (170.025 148.161)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.972 148.111) (50.022 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.970 148.111) (50.020 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.970 148.111) (50.020 148.161)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((49.975 148.111) (50.025 148.161)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
 [65.86%]  
Warning: wire dropped because obstruction, ((44.975 154.813) (45.025 154.863)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 154.799) (45.025 154.849)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.975 154.813) (45.025 154.863)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 154.799) (45.025 154.849)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.975 154.813) (45.025 154.863)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 154.799) (45.025 154.849)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.749 154.769) (86.859 154.879)) (Net: VDD) (Layer: M1 [11]) is blocked by ((86.778 154.769) (86.888 154.879)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.779 154.799) (86.829 154.849)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((86.808 154.799) (86.858 154.849)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.779 154.799) (86.829 154.849)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((86.808 154.799) (86.858 154.849)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.975 158.118) (30.025 158.218)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((29.975 158.143) (30.025 158.193)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.975 158.118) (30.025 158.218)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((29.975 158.143) (30.025 158.193)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((180.155 161.487) (182.365 161.537)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((180.111 161.462) (182.337 161.562)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((180.155 161.487) (182.365 161.537)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((180.111 161.462) (182.337 161.562)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((0.747 164.846) (0.797 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((0.747 164.831) (0.797 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((0.748 164.846) (0.798 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((0.747 164.831) (0.797 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((0.748 164.846) (0.798 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((0.747 164.831) (0.797 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.975 164.846) (5.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((4.975 164.831) (5.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.907 164.821) (5.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((4.975 164.831) (5.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.907 164.821) (5.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((4.975 164.831) (5.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.907 164.821) (5.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((4.975 164.831) (5.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.975 164.846) (10.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((9.975 164.831) (10.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.907 164.821) (10.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((9.975 164.831) (10.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.907 164.821) (10.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((9.975 164.831) (10.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((9.907 164.821) (10.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((9.975 164.831) (10.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.945 164.826) (15.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((14.990 164.950) (15.538 165.000)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.975 164.845) (15.025 164.895)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((14.975 164.831) (15.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((14.975 164.845) (15.025 164.895)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((14.975 164.831) (15.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((19.975 164.846) (20.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((19.975 164.831) (20.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((19.907 164.821) (20.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((19.975 164.831) (20.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((19.907 164.821) (20.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((19.975 164.831) (20.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((19.907 164.821) (20.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((19.975 164.831) (20.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((24.975 164.846) (25.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((24.975 164.831) (25.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((24.907 164.821) (25.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((24.975 164.831) (25.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((24.907 164.821) (25.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((24.975 164.831) (25.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((24.907 164.821) (25.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((24.975 164.831) (25.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.938 164.831) (29.988 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.938 164.831) (29.988 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.908 164.801) (30.018 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.921 164.826) (30.031 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((30.032 164.826) (32.008 164.886)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.951 164.846) (30.001 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.951 164.846) (30.001 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.922 164.801) (30.032 164.911)) (Net: VDD) (Layer: M1 [11]) is blocked by ((29.945 164.801) (30.055 164.911)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.952 164.831) (30.002 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.952 164.831) (30.002 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((29.975 164.831) (30.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.945 164.826) (35.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((34.871 164.886) (34.921 165.415)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.988 164.846) (35.038 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((34.975 164.831) (35.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.988 164.846) (35.038 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((34.975 164.831) (35.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((39.945 164.826) (40.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((39.887 164.886) (39.937 165.143)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((39.996 164.846) (40.046 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((39.975 164.831) (40.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((39.996 164.846) (40.046 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((39.975 164.831) (40.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.975 164.846) (45.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.975 164.831) (45.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.907 164.821) (45.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((44.975 164.831) (45.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.907 164.821) (45.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((44.975 164.831) (45.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.907 164.821) (45.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((44.975 164.831) (45.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.945 164.826) (80.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((79.863 164.886) (79.913 165.700)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.984 164.846) (80.034 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 164.831) (80.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.984 164.846) (80.034 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((79.975 164.831) (80.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.975 164.846) (85.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.975 164.831) (85.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.907 164.821) (85.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((84.975 164.831) (85.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.907 164.821) (85.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((84.975 164.831) (85.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.907 164.821) (85.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((84.975 164.831) (85.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.945 164.826) (90.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((89.803 164.944) (90.342 164.994)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.975 164.842) (90.025 164.892)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 164.831) (90.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((89.975 164.842) (90.025 164.892)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((89.975 164.831) (90.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.975 164.846) (95.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((94.975 164.831) (95.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.907 164.821) (95.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((94.975 164.831) (95.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.907 164.821) (95.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((94.975 164.831) (95.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.907 164.821) (95.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((94.975 164.831) (95.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.831) (100.024 164.881)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.945 164.826) (100.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((100.104 164.826) (102.080 164.886)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.846) (100.024 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.974 164.846) (100.024 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((99.975 164.831) (100.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((109.975 164.846) (110.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((109.975 164.831) (110.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.975 164.846) (115.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((114.975 164.831) (115.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.907 164.821) (115.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((114.975 164.831) (115.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.907 164.821) (115.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((114.975 164.831) (115.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.907 164.821) (115.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((114.975 164.831) (115.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.975 164.846) (120.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((119.975 164.831) (120.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 164.821) (120.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 164.831) (120.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 164.821) (120.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 164.831) (120.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 164.821) (120.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 164.831) (120.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.975 164.846) (125.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((124.975 164.831) (125.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.907 164.821) (125.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((124.975 164.831) (125.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.907 164.821) (125.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((124.975 164.831) (125.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((124.907 164.821) (125.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((124.975 164.831) (125.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((129.975 164.846) (130.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((129.975 164.831) (130.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((134.975 164.846) (135.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((134.975 164.831) (135.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((134.907 164.821) (135.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((134.975 164.831) (135.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((134.907 164.821) (135.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((134.975 164.831) (135.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((134.907 164.821) (135.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((134.975 164.831) (135.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.975 164.846) (140.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.975 164.831) (140.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.907 164.821) (140.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((139.975 164.831) (140.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.907 164.821) (140.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((139.975 164.831) (140.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.907 164.821) (140.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((139.975 164.831) (140.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((144.975 164.846) (145.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((144.975 164.831) (145.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((149.945 164.826) (150.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((150.087 164.886) (150.137 165.243)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((149.966 164.846) (150.016 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((149.975 164.831) (150.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((149.966 164.846) (150.016 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((149.975 164.831) (150.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.975 164.846) (155.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((154.975 164.831) (155.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.907 164.821) (155.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((154.975 164.831) (155.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.907 164.821) (155.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((154.975 164.831) (155.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((154.907 164.821) (155.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((154.975 164.831) (155.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((159.975 164.846) (160.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((159.975 164.831) (160.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((159.907 164.821) (160.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((159.975 164.831) (160.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((159.907 164.821) (160.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((159.975 164.831) (160.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((159.907 164.821) (160.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((159.975 164.831) (160.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((164.975 164.846) (165.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((164.975 164.831) (165.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((164.907 164.821) (165.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((164.975 164.831) (165.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((164.907 164.821) (165.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((164.975 164.831) (165.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((164.907 164.821) (165.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((164.975 164.831) (165.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.945 164.826) (170.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((169.847 164.886) (169.897 165.143)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.976 164.846) (170.026 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((169.975 164.831) (170.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((169.976 164.846) (170.026 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((169.975 164.831) (170.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((174.975 164.846) (175.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((174.975 164.831) (175.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((174.907 164.821) (175.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((174.975 164.831) (175.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((174.907 164.821) (175.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((174.975 164.831) (175.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((174.907 164.821) (175.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((174.975 164.831) (175.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.945 164.826) (180.055 164.901)) (Net: VDD) (Layer: M1 [11]) is blocked by ((179.879 164.886) (179.929 165.477)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.992 164.846) (180.042 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.975 164.831) (180.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((179.992 164.846) (180.042 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((179.975 164.831) (180.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.975 164.846) (185.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((184.975 164.831) (185.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.907 164.821) (185.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((184.975 164.831) (185.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.907 164.821) (185.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((184.975 164.831) (185.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((184.907 164.821) (185.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((184.975 164.831) (185.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.975 164.846) (190.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((189.975 164.831) (190.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.911 164.826) (189.995 165.688)) (Net: VDD) (Layer: M1 [11]) is blocked by ((190.033 165.257) (190.143 165.367)) (Net: memctl_v4/U_miu/U_dsdc_N4369) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.911 164.826) (189.995 165.688)) (Net: VDD) (Layer: M1 [11]) is blocked by ((190.033 165.257) (190.143 165.367)) (Net: memctl_v4/U_miu/U_dsdc_N4369) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((189.911 164.826) (189.995 165.688)) (Net: VDD) (Layer: M1 [11]) is blocked by ((190.033 165.257) (190.143 165.367)) (Net: memctl_v4/U_miu/U_dsdc_N4369) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((194.975 164.846) (195.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((194.975 164.831) (195.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((194.907 164.821) (195.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((194.975 164.831) (195.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((194.907 164.821) (195.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((194.975 164.831) (195.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((194.907 164.821) (195.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((194.975 164.831) (195.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.975 164.846) (200.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.975 164.831) (200.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.907 164.821) (200.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((199.975 164.831) (200.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.907 164.821) (200.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((199.975 164.831) (200.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.907 164.821) (200.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((199.975 164.831) (200.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((204.975 164.846) (205.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((204.975 164.831) (205.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((204.907 164.821) (205.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((204.975 164.831) (205.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((204.907 164.821) (205.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((204.975 164.831) (205.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((204.907 164.821) (205.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((204.975 164.831) (205.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((209.975 164.846) (210.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((209.975 164.831) (210.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((209.907 164.821) (210.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((209.975 164.831) (210.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((209.907 164.821) (210.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((209.975 164.831) (210.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((209.907 164.821) (210.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((209.975 164.831) (210.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.975 164.846) (215.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((214.975 164.831) (215.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.975 164.846) (220.025 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((219.975 164.831) (220.025 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.907 164.821) (220.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((219.975 164.831) (220.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.907 164.821) (220.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((219.975 164.831) (220.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.907 164.821) (220.093 164.921)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((219.975 164.831) (220.025 164.881)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.339 164.846) (224.389 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((224.339 164.831) (224.389 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.337 164.846) (224.387 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((224.339 164.831) (224.389 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.337 164.846) (224.387 164.896)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((224.339 164.831) (224.389 164.881)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.975 168.150) (35.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((34.975 168.175) (35.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((34.975 168.150) (35.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((34.975 168.175) (35.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.975 168.150) (100.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((99.975 168.175) (100.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((99.975 168.150) (100.025 168.250)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((99.975 168.175) (100.025 168.225)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.905 174.793) (30.095 174.983)) (Net: VDD) (Layer: M8 [25]) is blocked by ((29.905 174.905) (30.095 175.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((29.905 174.793) (30.095 174.983)) (Net: VDD) (Layer: M8 [25]) is blocked by ((29.905 174.905) (30.095 175.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
 [77.17%]  
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((44.993 178.207) (45.043 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((44.978 178.207) (45.028 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.993 178.177) (200.103 178.287)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 178.177) (200.078 178.287)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.993 178.177) (200.103 178.287)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 178.177) (200.078 178.287)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((199.993 178.177) (200.103 178.287)) (Net: VDD) (Layer: M1 [11]) is blocked by ((199.968 178.177) (200.078 178.287)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((200.023 178.207) (200.073 178.257)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((199.998 178.207) (200.048 178.257)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.915 181.521) (85.025 181.631)) (Net: VDD) (Layer: M1 [11]) is blocked by ((84.934 181.521) (85.044 181.631)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.915 181.521) (85.025 181.631)) (Net: VDD) (Layer: M1 [11]) is blocked by ((84.934 181.521) (85.044 181.631)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.915 181.521) (85.025 181.631)) (Net: VDD) (Layer: M1 [11]) is blocked by ((84.934 181.521) (85.044 181.631)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.945 181.551) (84.995 181.601)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((84.964 181.551) (85.014 181.601)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.905 184.825) (80.095 185.015)) (Net: VDD) (Layer: M8 [25]) is blocked by ((79.905 184.905) (80.095 185.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((79.905 184.825) (80.095 185.015)) (Net: VDD) (Layer: M8 [25]) is blocked by ((79.905 184.905) (80.095 185.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((104.533 184.865) (104.643 184.975)) (Net: VDD) (Layer: M1 [11]) is blocked by ((104.504 184.865) (104.614 184.975)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((104.563 184.895) (104.613 184.945)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((104.534 184.895) (104.584 184.945)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((104.563 184.895) (104.613 184.945)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((104.534 184.895) (104.584 184.945)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.975 188.214) (50.025 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 188.239) (50.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((49.975 188.214) (50.025 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((49.975 188.239) (50.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 188.214) (120.093 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA4 [18]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.915 188.239) (120.085 188.289)) (Net: VDD) (Layer: VIA6 [22]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((119.907 188.214) (120.093 188.314)) (Net: VDD) (Layer: VIA7 [24]) is blocked by ((119.975 188.239) (120.025 188.289)) (Net: VDD) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((85.001 188.239) (89.851 188.289)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((85.027 188.239) (89.877 188.289)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.979 188.239) (85.029 188.289)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((85.027 188.239) (85.197 188.289)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((84.979 188.239) (85.029 188.289)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((85.027 188.239) (85.197 188.289)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.995 188.239) (95.045 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((94.982 188.239) (95.032 188.289)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((94.975 188.239) (95.025 188.289)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((90.853 191.553) (90.963 191.663)) (Net: VDD) (Layer: M1 [11]) is blocked by ((90.882 191.553) (90.992 191.663)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((90.883 191.583) (90.933 191.633)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((90.912 191.583) (90.962 191.633)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((90.883 191.583) (90.933 191.633)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((90.912 191.583) (90.962 191.633)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.997 191.578) (115.107 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((114.088 191.578) (115.000 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((133.392 191.578) (140.055 191.638)) (Net: VDD) (Layer: M1 [11]) is blocked by ((140.080 191.578) (140.840 191.638)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.962 191.583) (140.012 191.633)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.930 191.583) (139.980 191.633)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.962 191.583) (140.012 191.633)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.930 191.583) (139.980 191.633)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.905 194.857) (140.095 195.047)) (Net: VDD) (Layer: M8 [25]) is blocked by ((139.905 194.905) (140.095 195.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.905 194.857) (140.095 195.047)) (Net: VDD) (Layer: M8 [25]) is blocked by ((139.905 194.905) (140.095 195.095)) (Net: VDD) (Layer: M8 [25]). (PGRT-030)
 [88.80%]  
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((139.993 211.647) (140.043 211.697)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((139.978 211.647) (140.028 211.697)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.445 208.273) (86.555 208.383)) (Net: VDD) (Layer: M1 [11]) is blocked by ((86.474 208.273) (86.584 208.383)) (Net: VDD) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.475 208.303) (86.525 208.353)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((86.504 208.303) (86.554 208.353)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.475 208.303) (86.525 208.353)) (Net: VDD) (Layer: VIA1 [12]) is blocked by ((86.504 208.303) (86.554 208.353)) (Net: VDD) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((55.007 218.335) (55.057 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA2 [14]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.994 218.335) (55.044 218.385)) (Net: VDD) (Layer: VIA3 [16]) is blocked by ((54.975 218.335) (55.025 218.385)) (Net: VDD) (Layer: VIA3 [16]). (PGRT-030)
 [100.00%]  
 [done] 
WARNING: 130 rail segments removed due to DRC errors
WARNING: 960 rail segments curtailed due to DRC errors
WARNING: 292 floating rail segments 

[Prerouter] CPU = 00:00:03, Elapsed = 00:00:04
	Peak Memory =      355M Data =       11M
1
preroute_standard_cells -nets VSS -connect horizontal
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((0.560 2.632) (0.610 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((0.560 2.647) (0.610 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((0.558 2.632) (0.608 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((0.560 2.647) (0.610 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((0.558 2.632) (0.608 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((0.560 2.647) (0.610 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.475 2.632) (2.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((2.475 2.647) (2.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.407 2.607) (2.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((2.475 2.647) (2.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.407 2.607) (2.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((2.475 2.647) (2.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((2.407 2.607) (2.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((2.475 2.647) (2.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((7.475 2.632) (7.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((7.475 2.647) (7.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((7.407 2.607) (7.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((7.475 2.647) (7.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((7.407 2.607) (7.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((7.475 2.647) (7.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((7.407 2.607) (7.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((7.475 2.647) (7.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((12.475 2.632) (12.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((12.475 2.647) (12.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((12.407 2.607) (12.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((12.475 2.647) (12.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((12.407 2.607) (12.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((12.475 2.647) (12.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((12.407 2.607) (12.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((12.475 2.647) (12.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.445 2.627) (17.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.394 2.426) (17.444 2.642)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.499 2.632) (17.549 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 2.647) (17.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.499 2.632) (17.549 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 2.647) (17.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((27.475 2.632) (27.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((27.475 2.647) (27.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((27.407 2.607) (27.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((27.475 2.647) (27.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((27.407 2.607) (27.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((27.475 2.647) (27.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((27.407 2.607) (27.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((27.475 2.647) (27.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((32.475 2.632) (32.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((32.475 2.647) (32.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.475 2.632) (37.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((37.475 2.647) (37.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.407 2.607) (37.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 2.647) (37.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.407 2.607) (37.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 2.647) (37.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.407 2.607) (37.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 2.647) (37.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.475 2.632) (42.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((42.475 2.647) (42.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.407 2.607) (42.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((42.475 2.647) (42.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.407 2.607) (42.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((42.475 2.647) (42.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.407 2.607) (42.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((42.475 2.647) (42.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.475 2.632) (47.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((47.475 2.647) (47.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.407 2.607) (47.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((47.475 2.647) (47.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.407 2.607) (47.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((47.475 2.647) (47.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.407 2.607) (47.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((47.475 2.647) (47.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.475 2.632) (52.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((52.475 2.647) (52.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.407 2.607) (52.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((52.475 2.647) (52.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.407 2.607) (52.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((52.475 2.647) (52.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((52.407 2.607) (52.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((52.475 2.647) (52.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 2.647) (57.494 2.697)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 2.647) (57.494 2.697)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.414 2.617) (57.524 2.727)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.445 2.617) (57.555 2.727)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.427 2.627) (57.537 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.544 2.642) (63.016 2.702)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.457 2.632) (57.507 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.457 2.632) (57.507 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 2.647) (57.508 2.697)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 2.647) (57.508 2.697)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 2.647) (57.508 2.697)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.475 2.647) (57.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.475 2.632) (72.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 2.647) (72.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.407 2.607) (72.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 2.647) (72.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.407 2.607) (72.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 2.647) (72.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.407 2.607) (72.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 2.647) (72.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.475 2.632) (77.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.475 2.647) (77.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.407 2.607) (77.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 2.647) (77.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.407 2.607) (77.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 2.647) (77.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.407 2.607) (77.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 2.647) (77.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((87.445 2.627) (87.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((87.371 2.498) (87.453 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((87.445 2.627) (87.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((87.371 2.498) (87.453 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((87.445 2.627) (87.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((87.371 2.498) (87.453 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((97.475 2.632) (97.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((97.475 2.647) (97.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((97.407 2.607) (97.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((97.475 2.647) (97.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((97.407 2.607) (97.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((97.475 2.647) (97.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((97.407 2.607) (97.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((97.475 2.647) (97.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.445 2.627) (102.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.419 2.498) (102.501 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.445 2.627) (102.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.419 2.498) (102.501 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.445 2.627) (102.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.419 2.498) (102.501 2.584)) (Net: memctl_v4/U_miu/n41) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.445 2.627) (107.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((106.995 2.534) (108.125 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.445 2.627) (107.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((106.995 2.534) (108.125 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.445 2.627) (107.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((106.995 2.534) (108.125 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.445 2.627) (112.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((111.555 2.534) (112.685 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.445 2.627) (112.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((111.555 2.534) (112.685 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.445 2.627) (112.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((111.555 2.534) (112.685 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((117.475 2.632) (117.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((117.475 2.647) (117.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((117.407 2.607) (117.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((117.475 2.647) (117.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((117.407 2.607) (117.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((117.475 2.647) (117.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((117.407 2.607) (117.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((117.475 2.647) (117.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.475 2.632) (122.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 2.647) (122.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.407 2.607) (122.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((122.475 2.647) (122.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.407 2.607) (122.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((122.475 2.647) (122.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.407 2.607) (122.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((122.475 2.647) (122.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((127.475 2.632) (127.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((127.475 2.647) (127.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.445 2.627) (132.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((132.515 2.498) (132.597 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.445 2.627) (132.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((132.515 2.498) (132.597 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.445 2.627) (132.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((132.515 2.498) (132.597 2.584)) (Net: memctl_v4/U_miu/n16) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.475 2.632) (137.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((137.475 2.647) (137.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.407 2.607) (137.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((137.475 2.647) (137.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.407 2.607) (137.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((137.475 2.647) (137.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.407 2.607) (137.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((137.475 2.647) (137.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.475 2.632) (142.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((142.475 2.647) (142.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.407 2.607) (142.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 2.647) (142.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.407 2.607) (142.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 2.647) (142.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.407 2.607) (142.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 2.647) (142.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.475 2.632) (147.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((147.475 2.647) (147.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.407 2.607) (147.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((147.475 2.647) (147.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.407 2.607) (147.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((147.475 2.647) (147.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.407 2.607) (147.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((147.475 2.647) (147.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.475 2.632) (152.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 2.647) (152.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.475 2.632) (157.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 2.647) (157.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.407 2.607) (157.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((157.475 2.647) (157.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.407 2.607) (157.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((157.475 2.647) (157.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.407 2.607) (157.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((157.475 2.647) (157.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.475 2.632) (162.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((162.475 2.647) (162.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.407 2.607) (162.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((162.475 2.647) (162.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.407 2.607) (162.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((162.475 2.647) (162.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.407 2.607) (162.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((162.475 2.647) (162.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.445 2.627) (167.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.567 2.110) (167.617 2.642)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.456 2.632) (167.506 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((167.475 2.647) (167.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.456 2.632) (167.506 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((167.475 2.647) (167.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.475 2.632) (172.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((172.475 2.647) (172.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.407 2.607) (172.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((172.475 2.647) (172.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.407 2.607) (172.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((172.475 2.647) (172.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((172.407 2.607) (172.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((172.475 2.647) (172.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((177.445 2.627) (177.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((177.599 2.253) (177.649 2.642)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((177.472 2.632) (177.522 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((177.475 2.647) (177.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((177.472 2.632) (177.522 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((177.475 2.647) (177.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((182.475 2.632) (182.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((182.475 2.647) (182.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((182.407 2.607) (182.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((182.475 2.647) (182.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((182.407 2.607) (182.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((182.475 2.647) (182.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((182.407 2.607) (182.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((182.475 2.647) (182.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.475 2.632) (202.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.475 2.647) (202.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.407 2.607) (202.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((202.475 2.647) (202.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.407 2.607) (202.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((202.475 2.647) (202.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.407 2.607) (202.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((202.475 2.647) (202.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((207.445 2.627) (207.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((207.391 2.285) (207.441 2.642)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((207.498 2.632) (207.548 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((207.475 2.647) (207.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((207.498 2.632) (207.548 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((207.475 2.647) (207.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.475 2.632) (212.525 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((212.475 2.647) (212.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.407 2.607) (212.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 2.647) (212.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.407 2.607) (212.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 2.647) (212.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.407 2.607) (212.593 2.707)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 2.647) (212.525 2.697)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((217.445 2.627) (217.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((217.575 2.110) (217.625 2.642)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((217.460 2.632) (217.510 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((217.475 2.647) (217.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((217.460 2.632) (217.510 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((217.475 2.647) (217.525 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((222.445 2.627) (222.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((221.603 2.534) (222.733 2.584)) (Net: memctl_v4/U_miu/n19) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((222.445 2.627) (222.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((221.603 2.534) (222.733 2.584)) (Net: memctl_v4/U_miu/n19) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((222.445 2.627) (222.555 2.702)) (Net: VSS) (Layer: M1 [11]) is blocked by ((221.603 2.534) (222.733 2.584)) (Net: memctl_v4/U_miu/n19) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.526 2.632) (224.576 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((224.526 2.647) (224.576 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.527 2.632) (224.577 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((224.526 2.647) (224.576 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((224.527 2.632) (224.577 2.682)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((224.526 2.647) (224.576 2.697)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.481 22.711) (62.531 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.481 22.711) (62.531 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.478 22.711) (62.528 22.761)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.475 22.711) (62.525 22.761)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [10.73%]  
Warning: wire dropped because obstruction, ((152.406 29.369) (152.516 29.479)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.428 29.369) (152.538 29.479)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.406 29.369) (152.516 29.479)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.428 29.369) (152.538 29.479)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.406 29.369) (152.516 29.479)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.428 29.369) (152.538 29.479)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.436 29.399) (152.486 29.449)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.458 29.399) (152.508 29.449)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [21.26%]  
Warning: wire dropped because obstruction, ((202.412 49.433) (202.522 49.543)) (Net: VSS) (Layer: M1 [11]) is blocked by ((202.432 49.433) (202.542 49.543)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.412 49.433) (202.522 49.543)) (Net: VSS) (Layer: M1 [11]) is blocked by ((202.432 49.433) (202.542 49.543)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.412 49.433) (202.522 49.543)) (Net: VSS) (Layer: M1 [11]) is blocked by ((202.432 49.433) (202.542 49.543)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((202.442 49.463) (202.492 49.513)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((202.462 49.463) (202.512 49.513)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [32.34%]  
Warning: wire dropped because obstruction, ((76.263 79.559) (76.433 79.609)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((76.414 79.559) (76.464 79.609)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.655 79.559) (74.865 79.609)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((72.611 79.534) (74.837 79.634)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((76.263 79.559) (76.433 79.609)) (Net: VSS) (Layer: VIA5 [20]) is blocked by ((76.414 79.559) (76.464 79.609)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.655 79.559) (74.865 79.609)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((72.611 79.534) (74.837 79.634)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.475 76.190) (77.525 76.290)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 76.215) (77.525 76.265)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.475 76.190) (77.525 76.290)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((77.475 76.215) (77.525 76.265)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 82.878) (67.525 82.978)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 82.903) (67.525 82.953)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 82.878) (67.525 82.978)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 82.903) (67.525 82.953)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.456 86.247) (17.506 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 86.247) (17.525 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.456 86.247) (17.506 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 86.247) (17.525 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.426 86.217) (17.536 86.327)) (Net: VSS) (Layer: M1 [11]) is blocked by ((17.445 86.217) (17.555 86.327)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.472 86.247) (17.522 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 86.247) (17.525 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.470 86.247) (17.520 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 86.247) (17.525 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((17.470 86.247) (17.520 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((17.475 86.247) (17.525 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.454 86.247) (112.504 86.297)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.470 86.247) (112.520 86.297)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((106.994 89.586) (113.328 89.646)) (Net: VSS) (Layer: M1 [11]) is blocked by ((111.656 89.586) (112.416 89.646)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 89.591) (112.585 89.641)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 89.591) (112.585 89.641)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.407 89.566) (112.593 89.666)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((106.994 89.586) (113.328 89.646)) (Net: VSS) (Layer: M1 [11]) is blocked by ((111.656 89.586) (112.416 89.646)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 89.591) (112.585 89.641)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.415 89.591) (112.585 89.641)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.407 89.566) (112.593 89.666)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.485 89.591) (112.535 89.641)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((112.475 89.591) (112.525 89.641)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 92.935) (67.540 92.985)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 92.935) (67.526 92.985)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.484 96.249) (77.594 96.359)) (Net: VSS) (Layer: M1 [11]) is blocked by ((77.462 96.249) (77.572 96.359)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.484 96.249) (77.594 96.359)) (Net: VSS) (Layer: M1 [11]) is blocked by ((77.462 96.249) (77.572 96.359)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.484 96.249) (77.594 96.359)) (Net: VSS) (Layer: M1 [11]) is blocked by ((77.462 96.249) (77.572 96.359)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((77.514 96.279) (77.564 96.329)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((77.492 96.279) (77.542 96.329)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [42.37%]  
Warning: wire dropped because obstruction, ((42.415 106.311) (42.585 106.361)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.415 106.311) (42.585 106.361)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.407 106.286) (42.593 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.415 106.311) (42.585 106.361)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.415 106.311) (42.585 106.361)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((42.407 106.286) (42.593 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((42.475 106.311) (42.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.475 106.286) (212.525 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 106.311) (212.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.475 106.286) (212.525 106.386)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((212.475 106.311) (212.525 106.361)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.448 109.655) (62.498 109.705)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((62.466 109.655) (62.516 109.705)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.407 112.974) (187.593 113.074)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.415 112.999) (187.585 113.049)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((187.407 112.974) (187.593 113.074)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((187.475 112.999) (187.525 113.049)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.433 119.682) (92.543 119.742)) (Net: VSS) (Layer: M1 [11]) is blocked by ((92.504 119.682) (93.720 119.742)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.433 119.682) (92.543 119.742)) (Net: VSS) (Layer: M1 [11]) is blocked by ((92.504 119.682) (93.720 119.742)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [53.68%]  
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.422 129.689) (157.532 129.799)) (Net: VSS) (Layer: M1 [11]) is blocked by ((157.445 129.689) (157.555 129.799)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.452 129.719) (157.502 129.769)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 129.719) (157.525 129.769)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.452 129.719) (157.502 129.769)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 129.719) (157.525 129.769)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.470 129.719) (157.520 129.769)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 129.719) (157.525 129.769)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.466 129.719) (157.516 129.769)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 129.719) (157.525 129.769)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((157.466 129.719) (157.516 129.769)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((157.475 129.719) (157.525 129.769)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 143.095) (82.585 143.145)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 143.095) (82.585 143.145)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.407 143.070) (82.593 143.170)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 143.095) (82.585 143.145)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 143.095) (82.585 143.145)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.407 143.070) (82.593 143.170)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((82.475 143.095) (82.525 143.145)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.415 143.095) (92.585 143.145)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.415 143.095) (92.585 143.145)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.407 143.070) (92.593 143.170)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.415 143.095) (92.585 143.145)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.415 143.095) (92.585 143.145)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.407 143.070) (92.593 143.170)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((92.475 143.095) (92.525 143.145)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.297 146.439) (102.347 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.283 146.439) (102.333 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.297 146.439) (102.347 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.283 146.439) (102.333 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.297 146.439) (102.347 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.283 146.439) (102.333 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.450 146.409) (212.560 146.519)) (Net: VSS) (Layer: M1 [11]) is blocked by ((212.490 146.409) (212.600 146.519)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.480 146.439) (212.530 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((212.520 146.439) (212.570 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((212.480 146.439) (212.530 146.489)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((212.520 146.439) (212.570 146.489)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
 [65.08%]  
Warning: wire dropped because obstruction, ((37.475 153.102) (37.525 153.202)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 153.127) (37.525 153.177)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((37.475 153.102) (37.525 153.202)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((37.475 153.127) (37.525 153.177)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.406 163.129) (57.516 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.428 163.129) (57.538 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.406 163.129) (57.516 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.428 163.129) (57.538 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.406 163.129) (57.516 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.428 163.129) (57.538 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.436 163.159) (57.486 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.458 163.159) (57.508 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.400 163.129) (197.510 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((197.424 163.129) (197.534 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.400 163.129) (197.510 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((197.424 163.129) (197.534 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.400 163.129) (197.510 163.239)) (Net: VSS) (Layer: M1 [11]) is blocked by ((197.424 163.129) (197.534 163.239)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((197.430 163.159) (197.480 163.209)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((197.454 163.159) (197.504 163.209)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((47.398 166.473) (47.508 166.583)) (Net: VSS) (Layer: M1 [11]) is blocked by ((47.445 166.473) (47.555 166.583)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.276 166.503) (57.326 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.291 166.503) (57.341 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.276 166.503) (57.326 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.291 166.503) (57.341 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.276 166.503) (57.326 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((57.291 166.503) (57.341 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.460 166.503) (67.510 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.474 166.503) (67.524 166.553)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.474 166.503) (67.524 166.553)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.474 166.503) (67.524 166.553)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((67.475 166.503) (67.525 166.553)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.476 166.503) (107.526 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.477 166.503) (107.527 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.477 166.503) (107.527 166.553)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 166.503) (107.525 166.553)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.402 173.186) (57.549 173.246)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.544 173.186) (58.304 173.246)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.475 173.166) (57.525 173.266)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((54.402 173.186) (57.549 173.246)) (Net: VSS) (Layer: M1 [11]) is blocked by ((57.544 173.186) (58.304 173.246)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.475 173.166) (57.525 173.266)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.444 173.191) (57.494 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.458 173.191) (57.508 173.241)) (Net: VSS) (Layer: VIA3 [16]) is blocked by ((57.475 173.191) (57.525 173.241)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 173.161) (107.528 173.271)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 173.161) (107.555 173.271)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.448 173.191) (107.498 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 173.191) (107.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.448 173.191) (107.498 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 173.191) (107.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 173.191) (122.523 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.472 173.191) (122.522 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.472 173.191) (122.522 173.241)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 173.191) (122.525 173.241)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.423 169.842) (142.533 169.902)) (Net: VSS) (Layer: M1 [11]) is blocked by ((142.512 169.842) (143.272 169.902)) (Net: null) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.423 169.842) (142.533 169.902)) (Net: VSS) (Layer: M1 [11]) is blocked by ((142.512 169.842) (143.272 169.902)) (Net: null) (Layer: M1 [11]). (PGRT-030)
 [76.40%]  
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.448 176.535) (107.498 176.585)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 176.535) (107.525 176.585)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.448 176.535) (107.498 176.585)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((107.475 176.535) (107.525 176.585)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((107.418 176.505) (107.528 176.615)) (Net: VSS) (Layer: M1 [11]) is blocked by ((107.445 176.505) (107.555 176.615)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.490 183.223) (67.540 183.273)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((67.476 183.223) (67.526 183.273)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.444 186.567) (152.494 186.617)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 186.567) (152.525 186.617)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.444 186.567) (152.494 186.617)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 186.567) (152.525 186.617)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.414 186.537) (152.524 186.647)) (Net: VSS) (Layer: M1 [11]) is blocked by ((152.445 186.537) (152.555 186.647)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.458 186.567) (152.508 186.617)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 186.567) (152.525 186.617)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.458 186.567) (152.508 186.617)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 186.567) (152.525 186.617)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((152.458 186.567) (152.508 186.617)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((152.475 186.567) (152.525 186.617)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.467 193.225) (167.577 193.335)) (Net: VSS) (Layer: M1 [11]) is blocked by ((167.445 193.225) (167.555 193.335)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.497 193.255) (167.547 193.305)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((167.475 193.255) (167.525 193.305)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((167.497 193.255) (167.547 193.305)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((167.475 193.255) (167.525 193.305)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.475 196.574) (132.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((132.475 196.599) (132.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((132.475 196.574) (132.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((132.475 196.599) (132.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.475 196.574) (142.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 196.599) (142.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((142.475 196.574) (142.525 196.674)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((142.475 196.599) (142.525 196.649)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((92.424 196.599) (92.474 196.649)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((92.475 196.599) (92.525 196.649)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
 [87.90%]  
Warning: wire dropped because obstruction, ((67.475 206.606) (67.525 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 206.631) (67.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((67.475 206.606) (67.525 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((67.475 206.631) (67.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 206.631) (82.585 206.681)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 206.631) (82.585 206.681)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.407 206.606) (82.593 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 206.631) (82.585 206.681)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.415 206.631) (82.585 206.681)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((82.407 206.606) (82.593 206.706)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((82.475 206.631) (82.525 206.681)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.471 206.631) (72.521 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.468 206.631) (72.518 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.468 206.631) (72.518 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((72.475 206.631) (72.525 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.445 206.601) (86.555 206.711)) (Net: VSS) (Layer: M1 [11]) is blocked by ((86.474 206.601) (86.584 206.711)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.475 206.631) (86.525 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((86.504 206.631) (86.554 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((86.475 206.631) (86.525 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((86.504 206.631) (86.554 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.456 206.631) (112.506 206.681)) (Net: VSS) (Layer: VIA2 [14]) is blocked by ((112.475 206.631) (112.525 206.681)) (Net: VSS) (Layer: VIA3 [16]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.325 206.601) (115.435 206.711)) (Net: VSS) (Layer: M1 [11]) is blocked by ((115.296 206.601) (115.406 206.711)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.355 206.631) (115.405 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((115.326 206.631) (115.376 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((115.355 206.631) (115.405 206.681)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((115.326 206.631) (115.376 206.681)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.475 203.262) (137.525 203.362)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((137.475 203.287) (137.525 203.337)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((137.475 203.262) (137.525 203.362)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((137.475 203.287) (137.525 203.337)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.386 203.287) (146.436 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.388 203.287) (146.438 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.388 203.287) (146.438 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.386 203.287) (146.436 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.386 203.287) (146.436 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.386 203.287) (146.436 203.337)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((146.385 203.287) (146.435 203.337)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.475 213.294) (72.525 213.394)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((72.475 213.294) (72.525 213.394)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((72.475 213.319) (72.525 213.369)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.440 213.319) (102.490 213.369)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.475 213.319) (102.525 213.369)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.440 213.319) (102.490 213.369)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.475 213.319) (102.525 213.369)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.410 213.289) (102.520 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.424 213.289) (102.534 213.399)) (Net: VSS) (Layer: M1 [11]) is blocked by ((102.445 213.289) (102.555 213.399)) (Net: VSS) (Layer: M1 [11]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.454 213.319) (102.504 213.369)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.475 213.319) (102.525 213.369)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.454 213.319) (102.504 213.369)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((102.475 213.319) (102.525 213.369)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.473 220.007) (122.523 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.472 220.007) (122.522 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((122.472 220.007) (122.522 220.057)) (Net: VSS) (Layer: VIA1 [12]) is blocked by ((122.475 220.007) (122.525 220.057)) (Net: VSS) (Layer: VIA1 [12]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.415 216.663) (147.585 216.713)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.415 216.663) (147.585 216.713)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.407 216.638) (147.593 216.738)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.415 216.663) (147.585 216.713)) (Net: VSS) (Layer: VIA4 [18]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA4 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.415 216.663) (147.585 216.713)) (Net: VSS) (Layer: VIA6 [22]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA6 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((147.407 216.638) (147.593 216.738)) (Net: VSS) (Layer: VIA7 [24]) is blocked by ((147.475 216.663) (147.525 216.713)) (Net: VSS) (Layer: VIA7 [24]). (PGRT-030)
 [99.41%]  
 [100.00%] [done] 
WARNING: 121 rail segments removed due to DRC errors
WARNING: 956 rail segments curtailed due to DRC errors
WARNING: 291 floating rail segments 

[Prerouter] CPU = 00:00:01, Elapsed = 00:00:02
	Peak Memory =      355M Data =       16M
1
verify_pg_nets
Cell cortex_soc_cts.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
Checking [VSS]:
	ERROR: There are 180 floating shapes
	ERROR: There are 443 floating pins
Checking [VDD]:
	ERROR: There are 171 floating shapes
	ERROR: There are 400 floating pins
Checked 2 nets, 2 have Errors
Update error cell ...
1
verify_pg_nets  -pad_pin_connection all
Cell cortex_soc_cts.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
Checking [VSS]:
	ERROR: There are 180 floating shapes
	ERROR: There are 443 floating pins
Checking [VDD]:
	ERROR: There are 171 floating shapes
	ERROR: There are 400 floating pins
Checked 2 nets, 2 have Errors
Update error cell ...
1
set_write_stream_options       -map_layer ${SAED32_ROOT}/tech/milkyway/saed32nm_1p9m_gdsout_mw.map       -output_filling fill       -child_depth 20       -output_outdated_fill        -output_pin  {text geometry}
1
write_stream -lib work -format gds -cells ${modname}_routed ${modname}.gds
The layer map file </afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/synopsys/SAED32/SAED32_EDK/tech/milkyway/saed32nm_1p9m_gdsout_mw.map> specified through -map_layer is used during stream out!
Error: Cannot open cell cortex_soc_routed.CEL for read. (MW-004)
write_gds failed!
0
extract_rc -coupling_cap
Floorplan loading succeeded.
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
1
write_parasitics -output ${modname}_routed.spef
Writing SPEF to cortex_soc_routed.spef.max ...
Writing SPEF to cortex_soc_routed.spef.min ...
1
#write_verilog -pg -no_physical_only_cells xbar_wpg.v
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cortex_soc
Version: K-2015.06-SP1
Date   : Thu Dec  8 23:05:08 2016
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 14.03%

Information: Percent of CCS-based delays = 14.02%

  Startpoint: u_cortexm0ds/u_logic/Fij2z4_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HTRANS[1] (output port clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                0.0000     0.0000
  clock network delay (propagated)                      0.1216     0.1216
  u_cortexm0ds/u_logic/Fij2z4_reg/CLK (DFFARX2_LVT)     0.0000     0.1216 r
  u_cortexm0ds/u_logic/Fij2z4_reg/QN (DFFARX2_LVT)      0.1268     0.2484 r
  u_cortexm0ds/u_logic/U42/Y (NBUFFX16_LVT)             0.0519 c   0.3003 r
  u_cortexm0ds/u_logic/U2382/Y (NAND3X0_LVT)            0.0583 c   0.3586 f
  u_cortexm0ds/u_logic/U327/Y (OR2X2_LVT)               0.0668 &   0.4254 f
  u_cortexm0ds/u_logic/U2633/Y (OA22X1_LVT)             0.0606 &   0.4860 f
  u_cortexm0ds/u_logic/U2428/Y (NAND3X0_LVT)            0.0371 &   0.5231 r
  u_cortexm0ds/u_logic/U2728/Y (INVX1_LVT)              0.0166 &   0.5397 f
  u_cortexm0ds/u_logic/U2726/Y (NAND2X4_LVT)            0.0847 &   0.6244 r
  u_cortexm0ds/u_logic/U1570/Y (OR2X2_LVT)              0.0658 &   0.6902 r
  u_cortexm0ds/u_logic/U853/Y (OA222X1_LVT)             0.0833 &   0.7734 r
  u_cortexm0ds/u_logic/U1379/Y (NAND2X0_LVT)            0.0387 &   0.8121 f
  u_cortexm0ds/u_logic/U1378/Y (OR2X2_LVT)              0.0668 &   0.8788 f
  u_cortexm0ds/u_logic/U2006/Y (NAND2X0_LVT)            0.0301 &   0.9089 r
  u_cortexm0ds/u_logic/U2792/Y (NAND2X0_LVT)            0.0414 &   0.9503 f
  u_cortexm0ds/u_logic/U2800/Y (AOI22X1_LVT)            0.0760 &   1.0263 r
  u_cortexm0ds/u_logic/U2484/Y (AO21X1_LVT)             0.0398 &   1.0662 r
  u_cortexm0ds/u_logic/U1812/Y (NAND3X0_LVT)            0.0407 &   1.1069 f
  u_cortexm0ds/u_logic/U3380/Y (NAND3X0_LVT)            0.0509 &   1.1578 r
  u_cortexm0ds/u_logic/U2421/Y (NAND3X0_LVT)            0.0411 &   1.1989 f
  u_cortexm0ds/u_logic/U2258/Y (AND2X2_LVT)             0.0754 &   1.2743 f
  u_cortexm0ds/u_logic/U3409/Y (OA221X1_LVT)            0.0723 &   1.3465 f
  u_cortexm0ds/u_logic/U618/Y (OAI221X2_LVT)            0.0998 &   1.4463 r
  u_cortexm0ds/u_logic/U2780/Y (NAND2X0_LVT)            0.0488 &   1.4952 f
  u_cortexm0ds/u_logic/U2512/Y (NAND2X0_LVT)            0.0322 &   1.5273 r
  u_cortexm0ds/u_logic/U2093/Y (AO221X1_LVT)            0.0704 &   1.5977 r
  u_cortexm0ds/u_logic/U2360/Y (NAND2X4_LVT)            0.0713 &   1.6690 f
  u_cortexm0ds/u_logic/U3022/Y (NAND2X0_LVT)            0.0227 &   1.6917 r
  u_cortexm0ds/u_logic/U2334/Y (AND2X1_LVT)             0.0431 &   1.7349 r
  u_cortexm0ds/u_logic/U2375/Y (OA21X1_LVT)             0.0604 &   1.7952 r
  u_cortexm0ds/u_logic/U2195/Y (XNOR2X2_LVT)            0.0786 &   1.8738 r
  u_cortexm0ds/u_logic/U2973/Y (OR2X1_LVT)              0.0478 &   1.9216 r
  u_cortexm0ds/u_logic/U2974/Y (OR2X2_LVT)              0.0555 &   1.9770 r
  u_cortexm0ds/u_logic/U1567/Y (INVX4_LVT)              0.0151 &   1.9922 f
  u_cortexm0ds/u_logic/U1918/Y (NAND2X0_LVT)            0.0208 &   2.0130 r
  u_cortexm0ds/u_logic/U1350/Y (OR2X2_LVT)              0.0505 &   2.0635 r
  u_cortexm0ds/u_logic/U3578/Y (OR2X1_LVT)              0.0476 &   2.1111 r
  u_cortexm0ds/u_logic/U1899/Y (NAND3X0_LVT)            0.0430 &   2.1541 f
  u_cortexm0ds/u_logic/U3149/Y (NAND3X0_LVT)            0.0612 &   2.2154 r
  u_cortexm0ds/u_logic/U1657/Y (AO21X1_LVT)             0.0605 &   2.2758 r
  u_cortexm0ds/u_logic/U2219/Y (NAND3X0_LVT)            0.0597 &   2.3355 f
  u_cortexm0ds/u_logic/U1951/Y (NAND2X0_LVT)            0.0440 &   2.3795 r
  u_cortexm0ds/u_logic/U1927/Y (MUX21X2_LVT)            0.0813 &   2.4608 r
  u_cortexm0ds/u_logic/U2369/Y (NBUFFX16_LVT)           0.0482 c   2.5089 r
  u_cortexm0ds/u_logic/htrans_o[1] (cortexm0ds_logic)   0.0000     2.5089 r
  u_cortexm0ds/HTRANS[1] (CORTEXM0DS)                   0.0000     2.5089 r
  U82/Y (INVX16_LVT)                                    0.0192 c   2.5281 f
  HTRANS[1] (out)                                       0.0069 c   2.5351 f
  data arrival time                                                2.5351

  clock HCLK (rise edge)                                3.0000     3.0000
  clock network delay (ideal)                           0.0000     3.0000
  clock uncertainty                                    -0.0500     2.9500
  output external delay                                -0.5660     2.3840
  data required time                                               2.3840
  --------------------------------------------------------------------------
  data required time                                               2.3840
  data arrival time                                               -2.5351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.1511


1
write_verilog -no_physical_only_cells ${modname}_routed.v
Generating description for top level cell.
Processing module cortexm0ds_logic
Processing module CORTEXM0DS
Processing module DW_memctl_miu
Processing module DW_memctl_hiu
Processing module DW_memctl
Processing module AHB_Lite_2s
Processing module cortex_soc
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
write_def -output ${modname}.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/13446 (DDEFW-015)
Information: Completed COMPONENTS 2000/13446 (DDEFW-015)
Information: Completed COMPONENTS 3000/13446 (DDEFW-015)
Information: Completed COMPONENTS 4000/13446 (DDEFW-015)
Information: Completed COMPONENTS 5000/13446 (DDEFW-015)
Information: Completed COMPONENTS 6000/13446 (DDEFW-015)
Information: Completed COMPONENTS 7000/13446 (DDEFW-015)
Information: Completed COMPONENTS 8000/13446 (DDEFW-015)
Information: Completed COMPONENTS 9000/13446 (DDEFW-015)
Information: Completed COMPONENTS 10000/13446 (DDEFW-015)
Information: Completed COMPONENTS 11000/13446 (DDEFW-015)
Information: Completed COMPONENTS 12000/13446 (DDEFW-015)
Information: Completed COMPONENTS 13000/13446 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 2000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 3000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 4000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 5000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 6000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 7000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 8000/9389 (DDEFW-015)
Information: Completed SPECIALNETS 9000/9389 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/14694 (DDEFW-015)
Information: Completed NETS 2000/14694 (DDEFW-015)
Information: Completed NETS 3000/14694 (DDEFW-015)
Information: Completed NETS 4000/14694 (DDEFW-015)
Information: Completed NETS 5000/14694 (DDEFW-015)
Information: Completed NETS 6000/14694 (DDEFW-015)
Information: Completed NETS 7000/14694 (DDEFW-015)
Information: Completed NETS 8000/14694 (DDEFW-015)
Information: Completed NETS 9000/14694 (DDEFW-015)
Information: Completed NETS 10000/14694 (DDEFW-015)
Information: Completed NETS 11000/14694 (DDEFW-015)
Information: Completed NETS 12000/14694 (DDEFW-015)
Information: Completed NETS 13000/14694 (DDEFW-015)
Information: Completed NETS 14000/14694 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
save_mw_cel -as ${modname}_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cortex_soc_routed. (UIG-5)
1
set endtime [clock seconds]
1481256314
set timestr [timef [expr $endtime-$begintime]]
0h 9m 47s
puts "run_route.tcl completed successfully (elapsed time: $timestr actual)"
run_route.tcl completed successfully (elapsed time: 0h 9m 47s actual)
exit

Thank you...
Exit IC Compiler!
