{"vcs1":{"timestamp_begin":1745911210.495362473, "rt":0.71, "ut":0.15, "st":0.04}}
{"vcselab":{"timestamp_begin":1745911211.272448595, "rt":0.46, "ut":0.16, "st":0.03}}
{"link":{"timestamp_begin":1745911211.814753714, "rt":0.45, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745911210.281056316}
{"VCS_COMP_START_TIME": 1745911210.281056316}
{"VCS_COMP_END_TIME": 1745911212.385939076}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263988}}
{"vcselab": {"peak_mem": 140048}}
